// avr-cpp -dM -mmcu=atxmega128a4u ./subprojects/atomthreads/ports/avr/atomport-asm.s >> ./assembler-defines.h

#define __ACCUM_EPSILON__         0x1P-15K
#define __ACCUM_FBIT__            15
#define __ACCUM_IBIT__            16
#define __ACCUM_MAX__             0X7FFFFFFFP-15K
#define __ACCUM_MIN__             (-0X1P15K - 0X1P15K)
#define __ASSEMBLER__             1
#define __ATOMIC_ACQ_REL          4
#define __ATOMIC_ACQUIRE          2
#define __ATOMIC_CONSUME          1
#define __ATOMIC_RELAXED          0
#define __ATOMIC_RELEASE          3
#define __ATOMIC_SEQ_CST          5
#define __AVR                     1
#define __AVR__                   1
#define __AVR_3_BYTE_PC__         1
#define __AVR_ARCH__              107
#define __AVR_ATxmega128A4U__     1
#define __AVR_DEVICE_NAME__       atxmega128a4u
#define __AVR_ENHANCED__          1
#define __AVR_HAVE_16BIT_SP__     1
#define __AVR_HAVE_EIJMP_EICALL__ 1
#define __AVR_HAVE_ELPM__         1
#define __AVR_HAVE_ELPMX__        1
#define __AVR_HAVE_JMP_CALL__     1
#define __AVR_HAVE_LPMX__         1
#define __AVR_HAVE_MOVW__         1
#define __AVR_HAVE_MUL__          1
#define __AVR_HAVE_PRGEN          (PR_USB_bm | PR_AES_bm | PR_EBI_bm | PR_RTC_bm | PR_EVSYS_bm | PR_DMA_bm)
#define __AVR_HAVE_PRGEN_AES
#define __AVR_HAVE_PRGEN_DMA
#define __AVR_HAVE_PRGEN_EBI
#define __AVR_HAVE_PRGEN_EVSYS
#define __AVR_HAVE_PRGEN_RTC
#define __AVR_HAVE_PRGEN_USB
#define __AVR_HAVE_PRPA (PR_DAC_bm | PR_ADC_bm | PR_AC_bm)
#define __AVR_HAVE_PRPA_AC
#define __AVR_HAVE_PRPA_ADC
#define __AVR_HAVE_PRPA_DAC
#define __AVR_HAVE_PRPB (PR_DAC_bm | PR_ADC_bm | PR_AC_bm)
#define __AVR_HAVE_PRPB_AC
#define __AVR_HAVE_PRPB_ADC
#define __AVR_HAVE_PRPB_DAC
#define __AVR_HAVE_PRPC (PR_TWI_bm | PR_USART1_bm | PR_USART0_bm | PR_SPI_bm | PR_HIRES_bm | PR_TC1_bm | PR_TC0_bm)
#define __AVR_HAVE_PRPC_HIRES
#define __AVR_HAVE_PRPC_SPI
#define __AVR_HAVE_PRPC_TC0
#define __AVR_HAVE_PRPC_TC1
#define __AVR_HAVE_PRPC_TWI
#define __AVR_HAVE_PRPC_USART0
#define __AVR_HAVE_PRPC_USART1
#define __AVR_HAVE_PRPD (PR_TWI_bm | PR_USART1_bm | PR_USART0_bm | PR_SPI_bm | PR_HIRES_bm | PR_TC1_bm | PR_TC0_bm)
#define __AVR_HAVE_PRPD_HIRES
#define __AVR_HAVE_PRPD_SPI
#define __AVR_HAVE_PRPD_TC0
#define __AVR_HAVE_PRPD_TC1
#define __AVR_HAVE_PRPD_TWI
#define __AVR_HAVE_PRPD_USART0
#define __AVR_HAVE_PRPD_USART1
#define __AVR_HAVE_PRPE (PR_TWI_bm | PR_USART1_bm | PR_USART0_bm | PR_SPI_bm | PR_HIRES_bm | PR_TC1_bm | PR_TC0_bm)
#define __AVR_HAVE_PRPE_HIRES
#define __AVR_HAVE_PRPE_SPI
#define __AVR_HAVE_PRPE_TC0
#define __AVR_HAVE_PRPE_TC1
#define __AVR_HAVE_PRPE_TWI
#define __AVR_HAVE_PRPE_USART0
#define __AVR_HAVE_PRPE_USART1
#define __AVR_HAVE_PRPF (PR_TWI_bm | PR_USART1_bm | PR_USART0_bm | PR_SPI_bm | PR_HIRES_bm | PR_TC1_bm | PR_TC0_bm)
#define __AVR_HAVE_PRPF_HIRES
#define __AVR_HAVE_PRPF_SPI
#define __AVR_HAVE_PRPF_TC0
#define __AVR_HAVE_PRPF_TC1
#define __AVR_HAVE_PRPF_TWI
#define __AVR_HAVE_PRPF_USART0
#define __AVR_HAVE_PRPF_USART1
#define __AVR_HAVE_RAMPD__          1
#define __AVR_HAVE_RAMPX__          1
#define __AVR_HAVE_RAMPY__          1
#define __AVR_HAVE_RAMPZ__          1
#define __AVR_HAVE_SPH__            1
#define __AVR_ISA_RMW__             1
#define __AVR_LIBC_DATE_            20220128UL
#define __AVR_LIBC_DATE_STRING__    "20220128"
#define __AVR_LIBC_MAJOR__          2
#define __AVR_LIBC_MINOR__          1
#define __AVR_LIBC_REVISION__       0
#define __AVR_LIBC_VERSION__        20100UL
#define __AVR_LIBC_VERSION_STRING__ "2.1.0"
#define __AVR_MEGA__                1
#define __AVR_SFR_OFFSET__          0x0
#define __AVR_XMEGA__               1
#define __BIGGEST_ALIGNMENT__       1
#define __BOOT_LOCK_APPLICATION_BITS_EXIST
#define __BOOT_LOCK_APPLICATION_TABLE_BITS_EXIST
#define __BOOT_LOCK_BOOT_BITS_EXIST
#define __BUILTIN_AVR_ABSFX                1
#define __BUILTIN_AVR_ABSHK                1
#define __BUILTIN_AVR_ABSHR                1
#define __BUILTIN_AVR_ABSK                 1
#define __BUILTIN_AVR_ABSLK                1
#define __BUILTIN_AVR_ABSLLK               1
#define __BUILTIN_AVR_ABSLLR               1
#define __BUILTIN_AVR_ABSLR                1
#define __BUILTIN_AVR_ABSR                 1
#define __BUILTIN_AVR_BITSHK               1
#define __BUILTIN_AVR_BITSHR               1
#define __BUILTIN_AVR_BITSK                1
#define __BUILTIN_AVR_BITSLK               1
#define __BUILTIN_AVR_BITSLLK              1
#define __BUILTIN_AVR_BITSLLR              1
#define __BUILTIN_AVR_BITSLR               1
#define __BUILTIN_AVR_BITSR                1
#define __BUILTIN_AVR_BITSUHK              1
#define __BUILTIN_AVR_BITSUHR              1
#define __BUILTIN_AVR_BITSUK               1
#define __BUILTIN_AVR_BITSULK              1
#define __BUILTIN_AVR_BITSULLK             1
#define __BUILTIN_AVR_BITSULLR             1
#define __BUILTIN_AVR_BITSULR              1
#define __BUILTIN_AVR_BITSUR               1
#define __BUILTIN_AVR_CLI                  1
#define __BUILTIN_AVR_COUNTLSFX            1
#define __BUILTIN_AVR_COUNTLSHK            1
#define __BUILTIN_AVR_COUNTLSHR            1
#define __BUILTIN_AVR_COUNTLSK             1
#define __BUILTIN_AVR_COUNTLSLK            1
#define __BUILTIN_AVR_COUNTLSLLK           1
#define __BUILTIN_AVR_COUNTLSLLR           1
#define __BUILTIN_AVR_COUNTLSLR            1
#define __BUILTIN_AVR_COUNTLSR             1
#define __BUILTIN_AVR_COUNTLSUHK           1
#define __BUILTIN_AVR_COUNTLSUHR           1
#define __BUILTIN_AVR_COUNTLSUK            1
#define __BUILTIN_AVR_COUNTLSULK           1
#define __BUILTIN_AVR_COUNTLSULLK          1
#define __BUILTIN_AVR_COUNTLSULLR          1
#define __BUILTIN_AVR_COUNTLSULR           1
#define __BUILTIN_AVR_COUNTLSUR            1
#define __BUILTIN_AVR_DELAY_CYCLES         1
#define __BUILTIN_AVR_FLASH_SEGMENT        1
#define __BUILTIN_AVR_FMUL                 1
#define __BUILTIN_AVR_FMULS                1
#define __BUILTIN_AVR_FMULSU               1
#define __BUILTIN_AVR_HKBITS               1
#define __BUILTIN_AVR_HRBITS               1
#define __BUILTIN_AVR_INSERT_BITS          1
#define __BUILTIN_AVR_KBITS                1
#define __BUILTIN_AVR_LKBITS               1
#define __BUILTIN_AVR_LLKBITS              1
#define __BUILTIN_AVR_LLRBITS              1
#define __BUILTIN_AVR_LRBITS               1
#define __BUILTIN_AVR_NOP                  1
#define __BUILTIN_AVR_NOPS                 1
#define __BUILTIN_AVR_RBITS                1
#define __BUILTIN_AVR_ROUNDFX              1
#define __BUILTIN_AVR_ROUNDHK              1
#define __BUILTIN_AVR_ROUNDHR              1
#define __BUILTIN_AVR_ROUNDK               1
#define __BUILTIN_AVR_ROUNDLK              1
#define __BUILTIN_AVR_ROUNDLLK             1
#define __BUILTIN_AVR_ROUNDLLR             1
#define __BUILTIN_AVR_ROUNDLR              1
#define __BUILTIN_AVR_ROUNDR               1
#define __BUILTIN_AVR_ROUNDUHK             1
#define __BUILTIN_AVR_ROUNDUHR             1
#define __BUILTIN_AVR_ROUNDUK              1
#define __BUILTIN_AVR_ROUNDULK             1
#define __BUILTIN_AVR_ROUNDULLK            1
#define __BUILTIN_AVR_ROUNDULLR            1
#define __BUILTIN_AVR_ROUNDULR             1
#define __BUILTIN_AVR_ROUNDUR              1
#define __BUILTIN_AVR_SEI                  1
#define __BUILTIN_AVR_SLEEP                1
#define __BUILTIN_AVR_SWAP                 1
#define __BUILTIN_AVR_UHKBITS              1
#define __BUILTIN_AVR_UHRBITS              1
#define __BUILTIN_AVR_UKBITS               1
#define __BUILTIN_AVR_ULKBITS              1
#define __BUILTIN_AVR_ULLKBITS             1
#define __BUILTIN_AVR_ULLRBITS             1
#define __BUILTIN_AVR_ULRBITS              1
#define __BUILTIN_AVR_URBITS               1
#define __BUILTIN_AVR_WDR                  1
#define __BYTE_ORDER__                     __ORDER_LITTLE_ENDIAN__
#define __CHAR_BIT__                       8
#define __CHAR16_TYPE__                    unsigned int
#define __CHAR32_TYPE__                    long unsigned int
#define __DA_FBIT__                        31
#define __DA_IBIT__                        32
#define __DBL_DECIMAL_DIG__                9
#define __DBL_DENORM_MIN__                 ((double)1.4012984643248171e-45L)
#define __DBL_DIG__                        6
#define __DBL_EPSILON__                    ((double)1.1920928955078125e-7L)
#define __DBL_HAS_DENORM__                 1
#define __DBL_HAS_INFINITY__               1
#define __DBL_HAS_QUIET_NAN__              1
#define __DBL_IS_IEC_60559__               2
#define __DBL_MANT_DIG__                   24
#define __DBL_MAX__                        ((double)3.4028234663852886e+38L)
#define __DBL_MAX_10_EXP__                 38
#define __DBL_MAX_EXP__                    128
#define __DBL_MIN__                        ((double)1.1754943508222875e-38L)
#define __DBL_MIN_10_EXP__                 (-37)
#define __DBL_MIN_EXP__                    (-125)
#define __DBL_NORM_MAX__                   ((double)3.4028234663852886e+38L)
#define __DEC_EVAL_METHOD__                2
#define __DECIMAL_DIG__                    17
#define __DEFAULT_DOUBLE__                 32
#define __DEFAULT_LONG_DOUBLE__            64
#define __DQ_FBIT__                        63
#define __DQ_IBIT__                        0
#define __ELF__                            1
#define __FINITE_MATH_ONLY__               0
#define __FLASH                            1
#define __FLASH1                           1
#define __FLASH2                           1
#define __FLOAT_WORD_ORDER__               __ORDER_LITTLE_ENDIAN__
#define __FLT_DECIMAL_DIG__                9
#define __FLT_DENORM_MIN__                 1.4012984643248171e-45F
#define __FLT_DIG__                        6
#define __FLT_EPSILON__                    1.1920928955078125e-7F
#define __FLT_EVAL_METHOD__                0
#define __FLT_EVAL_METHOD_TS_18661_3__     0
#define __FLT_HAS_DENORM__                 1
#define __FLT_HAS_INFINITY__               1
#define __FLT_HAS_QUIET_NAN__              1
#define __FLT_IS_IEC_60559__               2
#define __FLT_MANT_DIG__                   24
#define __FLT_MAX__                        3.4028234663852886e+38F
#define __FLT_MAX_10_EXP__                 38
#define __FLT_MAX_EXP__                    128
#define __FLT_MIN__                        1.1754943508222875e-38F
#define __FLT_MIN_10_EXP__                 (-37)
#define __FLT_MIN_EXP__                    (-125)
#define __FLT_NORM_MAX__                   3.4028234663852886e+38F
#define __FLT_RADIX__                      2
#define __FLT32_DECIMAL_DIG__              9
#define __FLT32_DENORM_MIN__               1.4012984643248171e-45F32
#define __FLT32_DIG__                      6
#define __FLT32_EPSILON__                  1.1920928955078125e-7F32
#define __FLT32_HAS_DENORM__               1
#define __FLT32_HAS_INFINITY__             1
#define __FLT32_HAS_QUIET_NAN__            1
#define __FLT32_IS_IEC_60559__             2
#define __FLT32_MANT_DIG__                 24
#define __FLT32_MAX__                      3.4028234663852886e+38F32
#define __FLT32_MAX_10_EXP__               38
#define __FLT32_MAX_EXP__                  128
#define __FLT32_MIN__                      1.1754943508222875e-38F32
#define __FLT32_MIN_10_EXP__               (-37)
#define __FLT32_MIN_EXP__                  (-125)
#define __FLT32_NORM_MAX__                 3.4028234663852886e+38F32
#define __FLT32X_DECIMAL_DIG__             17
#define __FLT32X_DENORM_MIN__              4.9406564584124654e-324F32x
#define __FLT32X_DIG__                     15
#define __FLT32X_EPSILON__                 2.2204460492503131e-16F32x
#define __FLT32X_HAS_DENORM__              1
#define __FLT32X_HAS_INFINITY__            1
#define __FLT32X_HAS_QUIET_NAN__           1
#define __FLT32X_IS_IEC_60559__            2
#define __FLT32X_MANT_DIG__                53
#define __FLT32X_MAX__                     1.7976931348623157e+308F32x
#define __FLT32X_MAX_10_EXP__              308
#define __FLT32X_MAX_EXP__                 1024
#define __FLT32X_MIN__                     2.2250738585072014e-308F32x
#define __FLT32X_MIN_10_EXP__              (-307)
#define __FLT32X_MIN_EXP__                 (-1021)
#define __FLT32X_NORM_MAX__                1.7976931348623157e+308F32x
#define __FLT64_DECIMAL_DIG__              17
#define __FLT64_DENORM_MIN__               4.9406564584124654e-324F64
#define __FLT64_DIG__                      15
#define __FLT64_EPSILON__                  2.2204460492503131e-16F64
#define __FLT64_HAS_DENORM__               1
#define __FLT64_HAS_INFINITY__             1
#define __FLT64_HAS_QUIET_NAN__            1
#define __FLT64_IS_IEC_60559__             2
#define __FLT64_MANT_DIG__                 53
#define __FLT64_MAX__                      1.7976931348623157e+308F64
#define __FLT64_MAX_10_EXP__               308
#define __FLT64_MAX_EXP__                  1024
#define __FLT64_MIN__                      2.2250738585072014e-308F64
#define __FLT64_MIN_10_EXP__               (-307)
#define __FLT64_MIN_EXP__                  (-1021)
#define __FLT64_NORM_MAX__                 1.7976931348623157e+308F64
#define __FRACT_EPSILON__                  0x1P-15R
#define __FRACT_FBIT__                     15
#define __FRACT_IBIT__                     0
#define __FRACT_MAX__                      0X7FFFP-15R
#define __FRACT_MIN__                      (-0.5R - 0.5R)
#define __GCC_ATOMIC_BOOL_LOCK_FREE        1
#define __GCC_ATOMIC_CHAR_LOCK_FREE        1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE    1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE    1
#define __GCC_ATOMIC_INT_LOCK_FREE         1
#define __GCC_ATOMIC_LLONG_LOCK_FREE       1
#define __GCC_ATOMIC_LONG_LOCK_FREE        1
#define __GCC_ATOMIC_POINTER_LOCK_FREE     1
#define __GCC_ATOMIC_SHORT_LOCK_FREE       1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL  1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE     1
#define __GCC_IEC_559                      0
#define __GCC_IEC_559_COMPLEX              0
#define __GNUC__                           12
#define __GNUC_EXECUTION_CHARSET_NAME      "UTF-8"
#define __GNUC_MINOR__                     2
#define __GNUC_PATCHLEVEL__                0
#define __GNUC_STDC_INLINE__               1
#define __GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-16LE"
#define __GXX_ABI_VERSION                  1017
#define __HA_FBIT__                        7
#define __HA_IBIT__                        8
#define __HAVE_DOUBLE_MULTILIB__           1
#define __HAVE_DOUBLE32__                  1
#define __HAVE_DOUBLE64__                  1
#define __HAVE_LONG_DOUBLE_MULTILIB__      1
#define __HAVE_LONG_DOUBLE32__             1
#define __HAVE_LONG_DOUBLE64__             1
#define __HQ_FBIT__                        15
#define __HQ_IBIT__                        0
#define __INT_FAST16_MAX__                 0x7fff
#define __INT_FAST16_TYPE__                int
#define __INT_FAST16_WIDTH__               16
#define __INT_FAST32_MAX__                 0x7fffffffL
#define __INT_FAST32_TYPE__                long int
#define __INT_FAST32_WIDTH__               32
#define __INT_FAST64_MAX__                 0x7fffffffffffffffLL
#define __INT_FAST64_TYPE__                long long int
#define __INT_FAST64_WIDTH__               64
#define __INT_FAST8_MAX__                  0x7f
#define __INT_FAST8_TYPE__                 signed char
#define __INT_FAST8_WIDTH__                8
#define __INT_LEAST16_MAX__                0x7fff
#define __INT_LEAST16_TYPE__               int
#define __INT_LEAST16_WIDTH__              16
#define __INT_LEAST32_MAX__                0x7fffffffL
#define __INT_LEAST32_TYPE__               long int
#define __INT_LEAST32_WIDTH__              32
#define __INT_LEAST64_MAX__                0x7fffffffffffffffLL
#define __INT_LEAST64_TYPE__               long long int
#define __INT_LEAST64_WIDTH__              64
#define __INT_LEAST8_MAX__                 0x7f
#define __INT_LEAST8_TYPE__                signed char
#define __INT_LEAST8_WIDTH__               8
#define __INT_MAX__                        0x7fff
#define __INT_WIDTH__                      16
#define __INT16_C(c)                       c
#define __INT16_MAX__                      0x7fff
#define __INT16_TYPE__                     int
#define __INT24_MAX__                      8388607L
#define __INT24_MIN__                      (-__INT24_MAX__ - 1)
#define __INT32_C(c)                       c##L
#define __INT32_MAX__                      0x7fffffffL
#define __INT32_TYPE__                     long int
#define __INT64_C(c)                       c##LL
#define __INT64_MAX__                      0x7fffffffffffffffLL
#define __INT64_TYPE__                     long long int
#define __INT8_C(c)                        c
#define __INT8_MAX__                       0x7f
#define __INT8_TYPE__                      signed char
#define __INTMAX_C(c)                      c##LL
#define __INTMAX_MAX__                     0x7fffffffffffffffLL
#define __INTMAX_TYPE__                    long long int
#define __INTMAX_WIDTH__                   64
#define __INTPTR_MAX__                     0x7fff
#define __INTPTR_TYPE__                    int
#define __INTPTR_WIDTH__                   16
#define __LACCUM_EPSILON__                 0x1P-31LK
#define __LACCUM_FBIT__                    31
#define __LACCUM_IBIT__                    32
#define __LACCUM_MAX__                     0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_MIN__                     (-0X1P31LK - 0X1P31LK)
#define __LDBL_DECIMAL_DIG__               17
#define __LDBL_DENORM_MIN__                4.9406564584124654e-324L
#define __LDBL_DIG__                       15
#define __LDBL_EPSILON__                   2.2204460492503131e-16L
#define __LDBL_HAS_DENORM__                1
#define __LDBL_HAS_INFINITY__              1
#define __LDBL_HAS_QUIET_NAN__             1
#define __LDBL_IS_IEC_60559__              2
#define __LDBL_MANT_DIG__                  53
#define __LDBL_MAX__                       1.7976931348623157e+308L
#define __LDBL_MAX_10_EXP__                308
#define __LDBL_MAX_EXP__                   1024
#define __LDBL_MIN__                       2.2250738585072014e-308L
#define __LDBL_MIN_10_EXP__                (-307)
#define __LDBL_MIN_EXP__                   (-1021)
#define __LDBL_NORM_MAX__                  1.7976931348623157e+308L
#define __LFRACT_EPSILON__                 0x1P-31LR
#define __LFRACT_FBIT__                    31
#define __LFRACT_IBIT__                    0
#define __LFRACT_MAX__                     0X7FFFFFFFP-31LR
#define __LFRACT_MIN__                     (-0.5LR - 0.5LR)
#define __LLACCUM_EPSILON__                0x1P-47LLK
#define __LLACCUM_FBIT__                   47
#define __LLACCUM_IBIT__                   16
#define __LLACCUM_MAX__                    0X7FFFFFFFFFFFFFFFP-47LLK
#define __LLACCUM_MIN__                    (-0X1P15LLK - 0X1P15LLK)
#define __LLFRACT_EPSILON__                0x1P-63LLR
#define __LLFRACT_FBIT__                   63
#define __LLFRACT_IBIT__                   0
#define __LLFRACT_MAX__                    0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_MIN__                    (-0.5LLR - 0.5LLR)
#define __LOCK_BITS_EXIST
#define __LONG_LONG_MAX__         0x7fffffffffffffffLL
#define __LONG_LONG_WIDTH__       64
#define __LONG_MAX__              0x7fffffffL
#define __LONG_WIDTH__            32
#define __MEMX                    1
#define __NO_INLINE__             1
#define __ORDER_BIG_ENDIAN__      4321
#define __ORDER_LITTLE_ENDIAN__   1234
#define __ORDER_PDP_ENDIAN__      3412
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __PTRDIFF_MAX__           0x7fff
#define __PTRDIFF_TYPE__          int
#define __PTRDIFF_WIDTH__         16
#define __QQ_FBIT__               7
#define __QQ_IBIT__               0
#define __REGISTER_PREFIX__
#define __SA_FBIT__            15
#define __SA_IBIT__            16
#define __SACCUM_EPSILON__     0x1P-7HK
#define __SACCUM_FBIT__        7
#define __SACCUM_IBIT__        8
#define __SACCUM_MAX__         0X7FFFP-7HK
#define __SACCUM_MIN__         (-0X1P7HK - 0X1P7HK)
#define __SCHAR_MAX__          0x7f
#define __SCHAR_WIDTH__        8
#define __SFR_OFFSET           0x00
#define __SFRACT_EPSILON__     0x1P-7HR
#define __SFRACT_FBIT__        7
#define __SFRACT_IBIT__        0
#define __SFRACT_MAX__         0X7FP-7HR
#define __SFRACT_MIN__         (-0.5HR - 0.5HR)
#define __SHRT_MAX__           0x7fff
#define __SHRT_WIDTH__         16
#define __SIG_ATOMIC_MAX__     0x7f
#define __SIG_ATOMIC_MIN__     (-__SIG_ATOMIC_MAX__ - 1)
#define __SIG_ATOMIC_TYPE__    char
#define __SIG_ATOMIC_WIDTH__   8
#define __SIZE_MAX__           0xffffU
#define __SIZE_TYPE__          unsigned int
#define __SIZE_WIDTH__         16
#define __SIZEOF_DOUBLE__      4
#define __SIZEOF_FLOAT__       4
#define __SIZEOF_INT__         2
#define __SIZEOF_LONG__        4
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_LONG_LONG__   8
#define __SIZEOF_POINTER__     2
#define __SIZEOF_PTRDIFF_T__   2
#define __SIZEOF_SHORT__       2
#define __SIZEOF_SIZE_T__      2
#define __SIZEOF_WCHAR_T__     2
#define __SIZEOF_WINT_T__      2
#define __SQ_FBIT__            31
#define __SQ_IBIT__            0
#define __STDC__               1
#define __STDC_HOSTED__        1
#define __TA_FBIT__            47
#define __TA_IBIT__            16
#define __TQ_FBIT__            127
#define __TQ_IBIT__            0
#define __UACCUM_EPSILON__     0x1P-16UK
#define __UACCUM_FBIT__        16
#define __UACCUM_IBIT__        16
#define __UACCUM_MAX__         0XFFFFFFFFP-16UK
#define __UACCUM_MIN__         0.0UK
#define __UDA_FBIT__           32
#define __UDA_IBIT__           32
#define __UDQ_FBIT__           64
#define __UDQ_IBIT__           0
#define __UFRACT_EPSILON__     0x1P-16UR
#define __UFRACT_FBIT__        16
#define __UFRACT_IBIT__        0
#define __UFRACT_MAX__         0XFFFFP-16UR
#define __UFRACT_MIN__         0.0UR
#define __UHA_FBIT__           8
#define __UHA_IBIT__           8
#define __UHQ_FBIT__           16
#define __UHQ_IBIT__           0
#define __UINT_FAST16_MAX__    0xffffU
#define __UINT_FAST16_TYPE__   unsigned int
#define __UINT_FAST32_MAX__    0xffffffffUL
#define __UINT_FAST32_TYPE__   long unsigned int
#define __UINT_FAST64_MAX__    0xffffffffffffffffULL
#define __UINT_FAST64_TYPE__   long long unsigned int
#define __UINT_FAST8_MAX__     0xff
#define __UINT_FAST8_TYPE__    unsigned char
#define __UINT_LEAST16_MAX__   0xffffU
#define __UINT_LEAST16_TYPE__  unsigned int
#define __UINT_LEAST32_MAX__   0xffffffffUL
#define __UINT_LEAST32_TYPE__  long unsigned int
#define __UINT_LEAST64_MAX__   0xffffffffffffffffULL
#define __UINT_LEAST64_TYPE__  long long unsigned int
#define __UINT_LEAST8_MAX__    0xff
#define __UINT_LEAST8_TYPE__   unsigned char
#define __UINT16_C(c)          c##U
#define __UINT16_MAX__         0xffffU
#define __UINT16_TYPE__        unsigned int
#define __UINT24_MAX__         16777215UL
#define __UINT32_C(c)          c##UL
#define __UINT32_MAX__         0xffffffffUL
#define __UINT32_TYPE__        long unsigned int
#define __UINT64_C(c)          c##ULL
#define __UINT64_MAX__         0xffffffffffffffffULL
#define __UINT64_TYPE__        long long unsigned int
#define __UINT8_C(c)           c
#define __UINT8_MAX__          0xff
#define __UINT8_TYPE__         unsigned char
#define __UINTMAX_C(c)         c##ULL
#define __UINTMAX_MAX__        0xffffffffffffffffULL
#define __UINTMAX_TYPE__       long long unsigned int
#define __UINTPTR_MAX__        0xffffU
#define __UINTPTR_TYPE__       unsigned int
#define __ULACCUM_EPSILON__    0x1P-32ULK
#define __ULACCUM_FBIT__       32
#define __ULACCUM_IBIT__       32
#define __ULACCUM_MAX__        0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_MIN__        0.0ULK
#define __ULFRACT_EPSILON__    0x1P-32ULR
#define __ULFRACT_FBIT__       32
#define __ULFRACT_IBIT__       0
#define __ULFRACT_MAX__        0XFFFFFFFFP-32ULR
#define __ULFRACT_MIN__        0.0ULR
#define __ULLACCUM_EPSILON__   0x1P-48ULLK
#define __ULLACCUM_FBIT__      48
#define __ULLACCUM_IBIT__      16
#define __ULLACCUM_MAX__       0XFFFFFFFFFFFFFFFFP-48ULLK
#define __ULLACCUM_MIN__       0.0ULLK
#define __ULLFRACT_EPSILON__   0x1P-64ULLR
#define __ULLFRACT_FBIT__      64
#define __ULLFRACT_IBIT__      0
#define __ULLFRACT_MAX__       0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_MIN__       0.0ULLR
#define __UQQ_FBIT__           8
#define __UQQ_IBIT__           0
#define __USA_FBIT__           16
#define __USA_IBIT__           16
#define __USACCUM_EPSILON__    0x1P-8UHK
#define __USACCUM_FBIT__       8
#define __USACCUM_IBIT__       8
#define __USACCUM_MAX__        0XFFFFP-8UHK
#define __USACCUM_MIN__        0.0UHK
#define __USER_LABEL_PREFIX__
#define __USFRACT_EPSILON__         0x1P-8UHR
#define __USFRACT_FBIT__            8
#define __USFRACT_IBIT__            0
#define __USFRACT_MAX__             0XFFP-8UHR
#define __USFRACT_MIN__             0.0UHR
#define __USING_SJLJ_EXCEPTIONS__   1
#define __USQ_FBIT__                32
#define __USQ_IBIT__                0
#define __UTA_FBIT__                48
#define __UTA_IBIT__                16
#define __UTQ_FBIT__                128
#define __UTQ_IBIT__                0
#define __VERSION__                 "12.2.0"
#define __WCHAR_MAX__               0x7fff
#define __WCHAR_MIN__               (-__WCHAR_MAX__ - 1)
#define __WCHAR_TYPE__              int
#define __WCHAR_WIDTH__             16
#define __WINT_MAX__                0xffffU
#define __WINT_MIN__                0U
#define __WINT_TYPE__               unsigned int
#define __WINT_WIDTH__              16
#define __WITH_AVRLIBC__            1
#define __WITH_DOUBLE_COMPARISON__  2
#define __WITH_LIBF7_LIBGCC__       1
#define __WITH_LIBF7_MATH__         1
#define __WITH_LIBF7_MATH_SYMBOLS__ 1
#define _AVR_ATXMEGA128A4U_H_INCLUDED
#define _AVR_COMMON_H
#define _AVR_FUSE_H_ 1
#define _AVR_IO_H_
#define _AVR_IOXXX_H_    "iox128a4u.h"
#define _AVR_LOCK_H_     1
#define _AVR_PORTPINS_H_ 1
#define _AVR_SFR_DEFS_H_ 1
#define _AVR_VERSION_H_
#define _AVR_XMEGA_H
#define _BV(bit)                   (1 << (bit))
#define _HAVE_AVR_STACK_POINTER_HI 1
#define _PROTECTED_WRITE(reg, value)                                                                                                       \
    __asm__ __volatile__("out %[ccp], %[ccp_ioreg]"                                                                                        \
                         "\n\t"                                                                                                            \
                         "sts %[ioreg], %[val]"                                                                                            \
                         :                                                                                                                 \
                         : [ccp] "I"(_SFR_IO_ADDR(CCP)), [ccp_ioreg] "d"((uint8_t)CCP_IOREG_gc), [ioreg] "n"(_SFR_MEM_ADDR(reg)),          \
                           [val] "r"((uint8_t)value))
#define _SFR_ASM_COMPAT             1
#define _SFR_BYTE(sfr)              _MMIO_BYTE(_SFR_ADDR(sfr))
#define _SFR_DWORD(sfr)             _MMIO_DWORD(_SFR_ADDR(sfr))
#define _SFR_IO_ADDR(sfr)           ((sfr)-__SFR_OFFSET)
#define _SFR_IO_REG_P(sfr)          ((sfr) < 0x40 + __SFR_OFFSET)
#define _SFR_IO16(io_addr)          ((io_addr) + __SFR_OFFSET)
#define _SFR_IO8(io_addr)           ((io_addr) + __SFR_OFFSET)
#define _SFR_MEM_ADDR(sfr)          (sfr)
#define _SFR_MEM16(mem_addr)        (mem_addr)
#define _SFR_MEM32(mem_addr)        (mem_addr)
#define _SFR_MEM8(mem_addr)         (mem_addr)
#define _SFR_WORD(sfr)              _MMIO_WORD(_SFR_ADDR(sfr))
#define _VECTOR_SIZE                4
#define _VECTOR(N)                  __vector_##N
#define _VECTORS_SIZE               (127 * _VECTOR_SIZE)
#define AC_AC0IF_bm                 0x01
#define AC_AC0IF_bp                 0
#define AC_AC0OUT_bm                0x01
#define AC_AC0OUT_bp                0
#define AC_AC0STATE_bm              0x10
#define AC_AC0STATE_bp              4
#define AC_AC1IF_bm                 0x02
#define AC_AC1IF_bp                 1
#define AC_AC1OUT_bm                0x02
#define AC_AC1OUT_bp                1
#define AC_AC1STATE_bm              0x20
#define AC_AC1STATE_bp              5
#define AC_ENABLE_bm                0x01
#define AC_ENABLE_bp                0
#define AC_HSMODE_bm                0x08
#define AC_HSMODE_bp                3
#define AC_HYSMODE_gm               0x06
#define AC_HYSMODE_gp               1
#define AC_HYSMODE0_bm              (1 << 1)
#define AC_HYSMODE0_bp              1
#define AC_HYSMODE1_bm              (1 << 2)
#define AC_HYSMODE1_bp              2
#define AC_INTLVL_gm                0x30
#define AC_INTLVL_gp                4
#define AC_INTLVL0_bm               (1 << 4)
#define AC_INTLVL0_bp               4
#define AC_INTLVL1_bm               (1 << 5)
#define AC_INTLVL1_bp               5
#define AC_INTMODE_gm               0xC0
#define AC_INTMODE_gp               6
#define AC_INTMODE0_bm              (1 << 6)
#define AC_INTMODE0_bp              6
#define AC_INTMODE1_bm              (1 << 7)
#define AC_INTMODE1_bp              7
#define AC_MUXNEG_gm                0x07
#define AC_MUXNEG_gp                0
#define AC_MUXNEG0_bm               (1 << 0)
#define AC_MUXNEG0_bp               0
#define AC_MUXNEG1_bm               (1 << 1)
#define AC_MUXNEG1_bp               1
#define AC_MUXNEG2_bm               (1 << 2)
#define AC_MUXNEG2_bp               2
#define AC_MUXPOS_gm                0x38
#define AC_MUXPOS_gp                3
#define AC_MUXPOS0_bm               (1 << 3)
#define AC_MUXPOS0_bp               3
#define AC_MUXPOS1_bm               (1 << 4)
#define AC_MUXPOS1_bp               4
#define AC_MUXPOS2_bm               (1 << 5)
#define AC_MUXPOS2_bp               5
#define AC_SCALEFAC_gm              0x3F
#define AC_SCALEFAC_gp              0
#define AC_SCALEFAC0_bm             (1 << 0)
#define AC_SCALEFAC0_bp             0
#define AC_SCALEFAC1_bm             (1 << 1)
#define AC_SCALEFAC1_bp             1
#define AC_SCALEFAC2_bm             (1 << 2)
#define AC_SCALEFAC2_bp             2
#define AC_SCALEFAC3_bm             (1 << 3)
#define AC_SCALEFAC3_bp             3
#define AC_SCALEFAC4_bm             (1 << 4)
#define AC_SCALEFAC4_bp             4
#define AC_SCALEFAC5_bm             (1 << 5)
#define AC_SCALEFAC5_bp             5
#define AC_WEN_bm                   0x10
#define AC_WEN_bp                   4
#define AC_WIF_bm                   0x04
#define AC_WIF_bp                   2
#define AC_WINTLVL_gm               0x03
#define AC_WINTLVL_gp               0
#define AC_WINTLVL0_bm              (1 << 0)
#define AC_WINTLVL0_bp              0
#define AC_WINTLVL1_bm              (1 << 1)
#define AC_WINTLVL1_bp              1
#define AC_WINTMODE_gm              0x0C
#define AC_WINTMODE_gp              2
#define AC_WINTMODE0_bm             (1 << 2)
#define AC_WINTMODE0_bp             2
#define AC_WINTMODE1_bm             (1 << 3)
#define AC_WINTMODE1_bp             3
#define AC_WSTATE_gm                0xC0
#define AC_WSTATE_gp                6
#define AC_WSTATE0_bm               (1 << 6)
#define AC_WSTATE0_bp               6
#define AC_WSTATE1_bm               (1 << 7)
#define AC_WSTATE1_bp               7
#define ACA_AC0_vect                _VECTOR(68)
#define ACA_AC0_vect_num            68
#define ACA_AC0CTRL                 _SFR_MEM8(0x0380)
#define ACA_AC0MUXCTRL              _SFR_MEM8(0x0382)
#define ACA_AC1_vect                _VECTOR(69)
#define ACA_AC1_vect_num            69
#define ACA_AC1CTRL                 _SFR_MEM8(0x0381)
#define ACA_AC1MUXCTRL              _SFR_MEM8(0x0383)
#define ACA_ACW_vect                _VECTOR(70)
#define ACA_ACW_vect_num            70
#define ACA_CTRLA                   _SFR_MEM8(0x0384)
#define ACA_CTRLB                   _SFR_MEM8(0x0385)
#define ACA_STATUS                  _SFR_MEM8(0x0387)
#define ACA_WINCTRL                 _SFR_MEM8(0x0386)
#define ADC_BANDGAP_bm              0x02
#define ADC_BANDGAP_bp              1
#define ADC_CH_CHIF_bm              0x01
#define ADC_CH_CHIF_bp              0
#define ADC_CH_GAIN_gm              0x1C
#define ADC_CH_GAIN_gp              2
#define ADC_CH_GAIN0_bm             (1 << 2)
#define ADC_CH_GAIN0_bp             2
#define ADC_CH_GAIN1_bm             (1 << 3)
#define ADC_CH_GAIN1_bp             3
#define ADC_CH_GAIN2_bm             (1 << 4)
#define ADC_CH_GAIN2_bp             4
#define ADC_CH_INPUTMODE_gm         0x03
#define ADC_CH_INPUTMODE_gp         0
#define ADC_CH_INPUTMODE0_bm        (1 << 0)
#define ADC_CH_INPUTMODE0_bp        0
#define ADC_CH_INPUTMODE1_bm        (1 << 1)
#define ADC_CH_INPUTMODE1_bp        1
#define ADC_CH_INTLVL_gm            0x03
#define ADC_CH_INTLVL_gp            0
#define ADC_CH_INTLVL0_bm           (1 << 0)
#define ADC_CH_INTLVL0_bp           0
#define ADC_CH_INTLVL1_bm           (1 << 1)
#define ADC_CH_INTLVL1_bp           1
#define ADC_CH_INTMODE_gm           0x0C
#define ADC_CH_INTMODE_gp           2
#define ADC_CH_INTMODE0_bm          (1 << 2)
#define ADC_CH_INTMODE0_bp          2
#define ADC_CH_INTMODE1_bm          (1 << 3)
#define ADC_CH_INTMODE1_bp          3
#define ADC_CH_MUXINT_gm            0x78
#define ADC_CH_MUXINT_gp            3
#define ADC_CH_MUXINT0_bm           (1 << 3)
#define ADC_CH_MUXINT0_bp           3
#define ADC_CH_MUXINT1_bm           (1 << 4)
#define ADC_CH_MUXINT1_bp           4
#define ADC_CH_MUXINT2_bm           (1 << 5)
#define ADC_CH_MUXINT2_bp           5
#define ADC_CH_MUXINT3_bm           (1 << 6)
#define ADC_CH_MUXINT3_bp           6
#define ADC_CH_MUXNEG_gm            0x07
#define ADC_CH_MUXNEG_gp            0
#define ADC_CH_MUXNEG0_bm           (1 << 0)
#define ADC_CH_MUXNEG0_bp           0
#define ADC_CH_MUXNEG1_bm           (1 << 1)
#define ADC_CH_MUXNEG1_bp           1
#define ADC_CH_MUXNEG2_bm           (1 << 2)
#define ADC_CH_MUXNEG2_bp           2
#define ADC_CH_MUXPOS_gm            0x78
#define ADC_CH_MUXPOS_gp            3
#define ADC_CH_MUXPOS0_bm           (1 << 3)
#define ADC_CH_MUXPOS0_bp           3
#define ADC_CH_MUXPOS1_bm           (1 << 4)
#define ADC_CH_MUXPOS1_bp           4
#define ADC_CH_MUXPOS2_bm           (1 << 5)
#define ADC_CH_MUXPOS2_bp           5
#define ADC_CH_MUXPOS3_bm           (1 << 6)
#define ADC_CH_MUXPOS3_bp           6
#define ADC_CH_OFFSET_gm            0xF0
#define ADC_CH_OFFSET_gp            4
#define ADC_CH_OFFSET0_bm           (1 << 4)
#define ADC_CH_OFFSET0_bp           4
#define ADC_CH_OFFSET1_bm           (1 << 5)
#define ADC_CH_OFFSET1_bp           5
#define ADC_CH_OFFSET2_bm           (1 << 6)
#define ADC_CH_OFFSET2_bp           6
#define ADC_CH_OFFSET3_bm           (1 << 7)
#define ADC_CH_OFFSET3_bp           7
#define ADC_CH_SCANNUM_gm           0x0F
#define ADC_CH_SCANNUM_gp           0
#define ADC_CH_SCANNUM0_bm          (1 << 0)
#define ADC_CH_SCANNUM0_bp          0
#define ADC_CH_SCANNUM1_bm          (1 << 1)
#define ADC_CH_SCANNUM1_bp          1
#define ADC_CH_SCANNUM2_bm          (1 << 2)
#define ADC_CH_SCANNUM2_bp          2
#define ADC_CH_SCANNUM3_bm          (1 << 3)
#define ADC_CH_SCANNUM3_bp          3
#define ADC_CH_START_bm             0x80
#define ADC_CH_START_bp             7
#define ADC_CH0IF_bm                0x01
#define ADC_CH0IF_bp                0
#define ADC_CH0START_bm             0x04
#define ADC_CH0START_bp             2
#define ADC_CH1IF_bm                0x02
#define ADC_CH1IF_bp                1
#define ADC_CH1START_bm             0x08
#define ADC_CH1START_bp             3
#define ADC_CH2IF_bm                0x04
#define ADC_CH2IF_bp                2
#define ADC_CH2START_bm             0x10
#define ADC_CH2START_bp             4
#define ADC_CH3IF_bm                0x08
#define ADC_CH3IF_bp                3
#define ADC_CH3START_bm             0x20
#define ADC_CH3START_bp             5
#define ADC_CONMODE_bm              0x10
#define ADC_CONMODE_bp              4
#define ADC_CURRLIMIT_gm            0x60
#define ADC_CURRLIMIT_gp            5
#define ADC_CURRLIMIT0_bm           (1 << 5)
#define ADC_CURRLIMIT0_bp           5
#define ADC_CURRLIMIT1_bm           (1 << 6)
#define ADC_CURRLIMIT1_bp           6
#define ADC_DMASEL_gm               0xC0
#define ADC_DMASEL_gp               6
#define ADC_DMASEL0_bm              (1 << 6)
#define ADC_DMASEL0_bp              6
#define ADC_DMASEL1_bm              (1 << 7)
#define ADC_DMASEL1_bp              7
#define ADC_ENABLE_bm               0x01
#define ADC_ENABLE_bp               0
#define ADC_EVACT_gm                0x07
#define ADC_EVACT_gp                0
#define ADC_EVACT0_bm               (1 << 0)
#define ADC_EVACT0_bp               0
#define ADC_EVACT1_bm               (1 << 1)
#define ADC_EVACT1_bp               1
#define ADC_EVACT2_bm               (1 << 2)
#define ADC_EVACT2_bp               2
#define ADC_EVSEL_gm                0x38
#define ADC_EVSEL_gp                3
#define ADC_EVSEL0_bm               (1 << 3)
#define ADC_EVSEL0_bp               3
#define ADC_EVSEL1_bm               (1 << 4)
#define ADC_EVSEL1_bp               4
#define ADC_EVSEL2_bm               (1 << 5)
#define ADC_EVSEL2_bp               5
#define ADC_FLUSH_bm                0x02
#define ADC_FLUSH_bp                1
#define ADC_FREERUN_bm              0x08
#define ADC_FREERUN_bp              3
#define ADC_IMPMODE_bm              0x80
#define ADC_IMPMODE_bp              7
#define ADC_PRESCALER_gm            0x07
#define ADC_PRESCALER_gp            0
#define ADC_PRESCALER0_bm           (1 << 0)
#define ADC_PRESCALER0_bp           0
#define ADC_PRESCALER1_bm           (1 << 1)
#define ADC_PRESCALER1_bp           1
#define ADC_PRESCALER2_bm           (1 << 2)
#define ADC_PRESCALER2_bp           2
#define ADC_REFSEL_gm               0x70
#define ADC_REFSEL_gp               4
#define ADC_REFSEL0_bm              (1 << 4)
#define ADC_REFSEL0_bp              4
#define ADC_REFSEL1_bm              (1 << 5)
#define ADC_REFSEL1_bp              5
#define ADC_REFSEL2_bm              (1 << 6)
#define ADC_REFSEL2_bp              6
#define ADC_RESOLUTION_gm           0x06
#define ADC_RESOLUTION_gp           1
#define ADC_RESOLUTION0_bm          (1 << 1)
#define ADC_RESOLUTION0_bp          1
#define ADC_RESOLUTION1_bm          (1 << 2)
#define ADC_RESOLUTION1_bp          2
#define ADC_SWEEP_gm                0xC0
#define ADC_SWEEP_gp                6
#define ADC_SWEEP0_bm               (1 << 6)
#define ADC_SWEEP0_bp               6
#define ADC_SWEEP1_bm               (1 << 7)
#define ADC_SWEEP1_bp               7
#define ADC_TEMPREF_bm              0x01
#define ADC_TEMPREF_bp              0
#define ADCA_CAL                    _SFR_MEM16(0x020C)
#define ADCA_CH0_CTRL               _SFR_MEM8(0x0220)
#define ADCA_CH0_INTCTRL            _SFR_MEM8(0x0222)
#define ADCA_CH0_INTFLAGS           _SFR_MEM8(0x0223)
#define ADCA_CH0_MUXCTRL            _SFR_MEM8(0x0221)
#define ADCA_CH0_RES                _SFR_MEM16(0x0224)
#define ADCA_CH0_SCAN               _SFR_MEM8(0x0226)
#define ADCA_CH0_vect               _VECTOR(71)
#define ADCA_CH0_vect_num           71
#define ADCA_CH0RES                 _SFR_MEM16(0x0210)
#define ADCA_CH1_CTRL               _SFR_MEM8(0x0228)
#define ADCA_CH1_INTCTRL            _SFR_MEM8(0x022A)
#define ADCA_CH1_INTFLAGS           _SFR_MEM8(0x022B)
#define ADCA_CH1_MUXCTRL            _SFR_MEM8(0x0229)
#define ADCA_CH1_RES                _SFR_MEM16(0x022C)
#define ADCA_CH1_SCAN               _SFR_MEM8(0x022E)
#define ADCA_CH1_vect               _VECTOR(72)
#define ADCA_CH1_vect_num           72
#define ADCA_CH1RES                 _SFR_MEM16(0x0212)
#define ADCA_CH2_CTRL               _SFR_MEM8(0x0230)
#define ADCA_CH2_INTCTRL            _SFR_MEM8(0x0232)
#define ADCA_CH2_INTFLAGS           _SFR_MEM8(0x0233)
#define ADCA_CH2_MUXCTRL            _SFR_MEM8(0x0231)
#define ADCA_CH2_RES                _SFR_MEM16(0x0234)
#define ADCA_CH2_SCAN               _SFR_MEM8(0x0236)
#define ADCA_CH2_vect               _VECTOR(73)
#define ADCA_CH2_vect_num           73
#define ADCA_CH2RES                 _SFR_MEM16(0x0214)
#define ADCA_CH3_CTRL               _SFR_MEM8(0x0238)
#define ADCA_CH3_INTCTRL            _SFR_MEM8(0x023A)
#define ADCA_CH3_INTFLAGS           _SFR_MEM8(0x023B)
#define ADCA_CH3_MUXCTRL            _SFR_MEM8(0x0239)
#define ADCA_CH3_RES                _SFR_MEM16(0x023C)
#define ADCA_CH3_SCAN               _SFR_MEM8(0x023E)
#define ADCA_CH3_vect               _VECTOR(74)
#define ADCA_CH3_vect_num           74
#define ADCA_CH3RES                 _SFR_MEM16(0x0216)
#define ADCA_CMP                    _SFR_MEM16(0x0218)
#define ADCA_CTRLA                  _SFR_MEM8(0x0200)
#define ADCA_CTRLB                  _SFR_MEM8(0x0201)
#define ADCA_EVCTRL                 _SFR_MEM8(0x0203)
#define ADCA_INTFLAGS               _SFR_MEM8(0x0206)
#define ADCA_PRESCALER              _SFR_MEM8(0x0204)
#define ADCA_REFCTRL                _SFR_MEM8(0x0202)
#define ADCA_TEMP                   _SFR_MEM8(0x0207)
#define AES_AUTO_bm                 0x40
#define AES_AUTO_bp                 6
#define AES_CTRL                    _SFR_MEM8(0x00C0)
#define AES_DECRYPT_bm              0x10
#define AES_DECRYPT_bp              4
#define AES_ERROR_bm                0x80
#define AES_ERROR_bp                7
#define AES_INT_vect                _VECTOR(31)
#define AES_INT_vect_num            31
#define AES_INTCTRL                 _SFR_MEM8(0x00C4)
#define AES_INTLVL_gm               0x03
#define AES_INTLVL_gp               0
#define AES_INTLVL0_bm              (1 << 0)
#define AES_INTLVL0_bp              0
#define AES_INTLVL1_bm              (1 << 1)
#define AES_INTLVL1_bp              1
#define AES_KEY                     _SFR_MEM8(0x00C3)
#define AES_RESET_bm                0x20
#define AES_RESET_bp                5
#define AES_SRIF_bm                 0x01
#define AES_SRIF_bp                 0
#define AES_START_bm                0x80
#define AES_START_bp                7
#define AES_STATE                   _SFR_MEM8(0x00C2)
#define AES_STATUS                  _SFR_MEM8(0x00C1)
#define AES_XOR_bm                  0x04
#define AES_XOR_bp                  2
#define APP_SECTION_END             (APP_SECTION_START + APP_SECTION_SIZE - 1)
#define APP_SECTION_PAGE_SIZE       (256)
#define APP_SECTION_SIZE            (131072)
#define APP_SECTION_START           (0x0000)
#define APPTABLE_SECTION_END        (APPTABLE_SECTION_START + APPTABLE_SECTION_SIZE - 1)
#define APPTABLE_SECTION_PAGE_SIZE  (256)
#define APPTABLE_SECTION_SIZE       (8192)
#define APPTABLE_SECTION_START      (0x1E000)
#define AVR                         1
#define AVR_EXTENDED_INDIRECT_ADDR  _SFR_MEM_ADDR(EIND)
#define AVR_EXTENDED_INDIRECT_REG   EIND
#define AVR_RAMPD_ADDR              _SFR_MEM_ADDR(RAMPD)
#define AVR_RAMPD_REG               RAMPD
#define AVR_RAMPX_ADDR              _SFR_MEM_ADDR(RAMPX)
#define AVR_RAMPX_REG               RAMPX
#define AVR_RAMPY_ADDR              _SFR_MEM_ADDR(RAMPY)
#define AVR_RAMPY_REG               RAMPY
#define AVR_RAMPZ_ADDR              _SFR_MEM_ADDR(RAMPZ)
#define AVR_RAMPZ_REG               RAMPZ
#define AVR_STACK_POINTER_ADDR      _SFR_MEM_ADDR(SP)
#define AVR_STACK_POINTER_HI_ADDR   _SFR_MEM_ADDR(SPH)
#define AVR_STACK_POINTER_HI_REG    SPH
#define AVR_STACK_POINTER_LO_ADDR   _SFR_MEM_ADDR(SPL)
#define AVR_STACK_POINTER_LO_REG    SPL
#define AVR_STACK_POINTER_REG       SP
#define AVR_STATUS_ADDR             _SFR_MEM_ADDR(SREG)
#define AVR_STATUS_REG              SREG
#define AWEX_CWCM_bm                0x10
#define AWEX_CWCM_bp                4
#define AWEX_DTHSBUFV_bm            0x02
#define AWEX_DTHSBUFV_bp            1
#define AWEX_DTICCAEN_bm            0x01
#define AWEX_DTICCAEN_bp            0
#define AWEX_DTICCBEN_bm            0x02
#define AWEX_DTICCBEN_bp            1
#define AWEX_DTICCCEN_bm            0x04
#define AWEX_DTICCCEN_bp            2
#define AWEX_DTICCDEN_bm            0x08
#define AWEX_DTICCDEN_bp            3
#define AWEX_DTLSBUFV_bm            0x01
#define AWEX_DTLSBUFV_bp            0
#define AWEX_FDACT_gm               0x03
#define AWEX_FDACT_gp               0
#define AWEX_FDACT0_bm              (1 << 0)
#define AWEX_FDACT0_bp              0
#define AWEX_FDACT1_bm              (1 << 1)
#define AWEX_FDACT1_bp              1
#define AWEX_FDDBD_bm               0x10
#define AWEX_FDDBD_bp               4
#define AWEX_FDF_bm                 0x04
#define AWEX_FDF_bp                 2
#define AWEX_FDMODE_bm              0x04
#define AWEX_FDMODE_bp              2
#define AWEX_PGM_bm                 0x20
#define AWEX_PGM_bp                 5
#define AWEXC_CTRL                  _SFR_MEM8(0x0880)
#define AWEXC_DTBOTH                _SFR_MEM8(0x0886)
#define AWEXC_DTBOTHBUF             _SFR_MEM8(0x0887)
#define AWEXC_DTHS                  _SFR_MEM8(0x0889)
#define AWEXC_DTHSBUF               _SFR_MEM8(0x088B)
#define AWEXC_DTLS                  _SFR_MEM8(0x0888)
#define AWEXC_DTLSBUF               _SFR_MEM8(0x088A)
#define AWEXC_FDCTRL                _SFR_MEM8(0x0883)
#define AWEXC_FDEMASK               _SFR_MEM8(0x0882)
#define AWEXC_OUTOVEN               _SFR_MEM8(0x088C)
#define AWEXC_STATUS                _SFR_MEM8(0x0884)
#define AWEXC_STATUSSET             _SFR_MEM8(0x0885)
#define BOOT_SECTION_END            (BOOT_SECTION_START + BOOT_SECTION_SIZE - 1)
#define BOOT_SECTION_PAGE_SIZE      (256)
#define BOOT_SECTION_SIZE           (8192)
#define BOOT_SECTION_START          (0x20000)
#define CCP                         _SFR_MEM8(0x0034)
#define CLK_CTRL                    _SFR_MEM8(0x0040)
#define CLK_LOCK                    _SFR_MEM8(0x0042)
#define CLK_LOCK_bm                 0x01
#define CLK_LOCK_bp                 0
#define CLK_PSADIV_gm               0x7C
#define CLK_PSADIV_gp               2
#define CLK_PSADIV0_bm              (1 << 2)
#define CLK_PSADIV0_bp              2
#define CLK_PSADIV1_bm              (1 << 3)
#define CLK_PSADIV1_bp              3
#define CLK_PSADIV2_bm              (1 << 4)
#define CLK_PSADIV2_bp              4
#define CLK_PSADIV3_bm              (1 << 5)
#define CLK_PSADIV3_bp              5
#define CLK_PSADIV4_bm              (1 << 6)
#define CLK_PSADIV4_bp              6
#define CLK_PSBCDIV_gm              0x03
#define CLK_PSBCDIV_gp              0
#define CLK_PSBCDIV0_bm             (1 << 0)
#define CLK_PSBCDIV0_bp             0
#define CLK_PSBCDIV1_bm             (1 << 1)
#define CLK_PSBCDIV1_bp             1
#define CLK_PSCTRL                  _SFR_MEM8(0x0041)
#define CLK_RTCCTRL                 _SFR_MEM8(0x0043)
#define CLK_RTCEN_bm                0x01
#define CLK_RTCEN_bp                0
#define CLK_RTCSRC_gm               0x0E
#define CLK_RTCSRC_gp               1
#define CLK_RTCSRC0_bm              (1 << 1)
#define CLK_RTCSRC0_bp              1
#define CLK_RTCSRC1_bm              (1 << 2)
#define CLK_RTCSRC1_bp              2
#define CLK_RTCSRC2_bm              (1 << 3)
#define CLK_RTCSRC2_bp              3
#define CLK_SCLKSEL_gm              0x07
#define CLK_SCLKSEL_gp              0
#define CLK_SCLKSEL0_bm             (1 << 0)
#define CLK_SCLKSEL0_bp             0
#define CLK_SCLKSEL1_bm             (1 << 1)
#define CLK_SCLKSEL1_bp             1
#define CLK_SCLKSEL2_bm             (1 << 2)
#define CLK_SCLKSEL2_bp             2
#define CLK_USBCTRL                 _SFR_MEM8(0x0044)
#define CLK_USBPSDIV_gm             0x38
#define CLK_USBPSDIV_gp             3
#define CLK_USBPSDIV0_bm            (1 << 3)
#define CLK_USBPSDIV0_bp            3
#define CLK_USBPSDIV1_bm            (1 << 4)
#define CLK_USBPSDIV1_bp            4
#define CLK_USBPSDIV2_bm            (1 << 5)
#define CLK_USBPSDIV2_bp            5
#define CLK_USBSEN_bm               0x01
#define CLK_USBSEN_bp               0
#define CLK_USBSRC_gm               0x06
#define CLK_USBSRC_gp               1
#define CLK_USBSRC0_bm              (1 << 1)
#define CLK_USBSRC0_bp              1
#define CLK_USBSRC1_bm              (1 << 2)
#define CLK_USBSRC1_bp              2
#define CPU_C_bm                    0x01
#define CPU_C_bp                    0
#define CPU_CCP                     _SFR_MEM8(0x0034)
#define CPU_CCP_gm                  0xFF
#define CPU_CCP_gp                  0
#define CPU_CCP0_bm                 (1 << 0)
#define CPU_CCP0_bp                 0
#define CPU_CCP1_bm                 (1 << 1)
#define CPU_CCP1_bp                 1
#define CPU_CCP2_bm                 (1 << 2)
#define CPU_CCP2_bp                 2
#define CPU_CCP3_bm                 (1 << 3)
#define CPU_CCP3_bp                 3
#define CPU_CCP4_bm                 (1 << 4)
#define CPU_CCP4_bp                 4
#define CPU_CCP5_bm                 (1 << 5)
#define CPU_CCP5_bp                 5
#define CPU_CCP6_bm                 (1 << 6)
#define CPU_CCP6_bp                 6
#define CPU_CCP7_bm                 (1 << 7)
#define CPU_CCP7_bp                 7
#define CPU_EIND                    _SFR_MEM8(0x003C)
#define CPU_H_bm                    0x20
#define CPU_H_bp                    5
#define CPU_I_bm                    0x80
#define CPU_I_bp                    7
#define CPU_N_bm                    0x04
#define CPU_N_bp                    2
#define CPU_RAMPD                   _SFR_MEM8(0x0038)
#define CPU_RAMPX                   _SFR_MEM8(0x0039)
#define CPU_RAMPY                   _SFR_MEM8(0x003A)
#define CPU_RAMPZ                   _SFR_MEM8(0x003B)
#define CPU_S_bm                    0x10
#define CPU_S_bp                    4
#define CPU_SPH                     _SFR_MEM8(0x003E)
#define CPU_SPL                     _SFR_MEM8(0x003D)
#define CPU_SREG                    _SFR_MEM8(0x003F)
#define CPU_T_bm                    0x40
#define CPU_T_bp                    6
#define CPU_V_bm                    0x08
#define CPU_V_bp                    3
#define CPU_Z_bm                    0x02
#define CPU_Z_bp                    1
#define CRC_BUSY_bm                 0x01
#define CRC_BUSY_bp                 0
#define CRC_CHECKSUM0               _SFR_MEM8(0x00D4)
#define CRC_CHECKSUM1               _SFR_MEM8(0x00D5)
#define CRC_CHECKSUM2               _SFR_MEM8(0x00D6)
#define CRC_CHECKSUM3               _SFR_MEM8(0x00D7)
#define CRC_CRC32_bm                0x20
#define CRC_CRC32_bp                5
#define CRC_CTRL                    _SFR_MEM8(0x00D0)
#define CRC_DATAIN                  _SFR_MEM8(0x00D3)
#define CRC_RESET_gm                0xC0
#define CRC_RESET_gp                6
#define CRC_RESET0_bm               (1 << 6)
#define CRC_RESET0_bp               6
#define CRC_RESET1_bm               (1 << 7)
#define CRC_RESET1_bp               7
#define CRC_SOURCE_gm               0x0F
#define CRC_SOURCE_gp               0
#define CRC_SOURCE0_bm              (1 << 0)
#define CRC_SOURCE0_bp              0
#define CRC_SOURCE1_bm              (1 << 1)
#define CRC_SOURCE1_bp              1
#define CRC_SOURCE2_bm              (1 << 2)
#define CRC_SOURCE2_bp              2
#define CRC_SOURCE3_bm              (1 << 3)
#define CRC_SOURCE3_bp              3
#define CRC_STATUS                  _SFR_MEM8(0x00D1)
#define CRC_ZERO_bm                 0x02
#define CRC_ZERO_bp                 1
#define DAC_CH0DRE_bm               0x01
#define DAC_CH0DRE_bp               0
#define DAC_CH0EN_bm                0x04
#define DAC_CH0EN_bp                2
#define DAC_CH0GAINCAL_gm           0x7F
#define DAC_CH0GAINCAL_gp           0
#define DAC_CH0GAINCAL0_bm          (1 << 0)
#define DAC_CH0GAINCAL0_bp          0
#define DAC_CH0GAINCAL1_bm          (1 << 1)
#define DAC_CH0GAINCAL1_bp          1
#define DAC_CH0GAINCAL2_bm          (1 << 2)
#define DAC_CH0GAINCAL2_bp          2
#define DAC_CH0GAINCAL3_bm          (1 << 3)
#define DAC_CH0GAINCAL3_bp          3
#define DAC_CH0GAINCAL4_bm          (1 << 4)
#define DAC_CH0GAINCAL4_bp          4
#define DAC_CH0GAINCAL5_bm          (1 << 5)
#define DAC_CH0GAINCAL5_bp          5
#define DAC_CH0GAINCAL6_bm          (1 << 6)
#define DAC_CH0GAINCAL6_bp          6
#define DAC_CH0OFFSETCAL_gm         0x7F
#define DAC_CH0OFFSETCAL_gp         0
#define DAC_CH0OFFSETCAL0_bm        (1 << 0)
#define DAC_CH0OFFSETCAL0_bp        0
#define DAC_CH0OFFSETCAL1_bm        (1 << 1)
#define DAC_CH0OFFSETCAL1_bp        1
#define DAC_CH0OFFSETCAL2_bm        (1 << 2)
#define DAC_CH0OFFSETCAL2_bp        2
#define DAC_CH0OFFSETCAL3_bm        (1 << 3)
#define DAC_CH0OFFSETCAL3_bp        3
#define DAC_CH0OFFSETCAL4_bm        (1 << 4)
#define DAC_CH0OFFSETCAL4_bp        4
#define DAC_CH0OFFSETCAL5_bm        (1 << 5)
#define DAC_CH0OFFSETCAL5_bp        5
#define DAC_CH0OFFSETCAL6_bm        (1 << 6)
#define DAC_CH0OFFSETCAL6_bp        6
#define DAC_CH0TRIG_bm              0x01
#define DAC_CH0TRIG_bp              0
#define DAC_CH1DRE_bm               0x02
#define DAC_CH1DRE_bp               1
#define DAC_CH1EN_bm                0x08
#define DAC_CH1EN_bp                3
#define DAC_CH1GAINCAL_gm           0x7F
#define DAC_CH1GAINCAL_gp           0
#define DAC_CH1GAINCAL0_bm          (1 << 0)
#define DAC_CH1GAINCAL0_bp          0
#define DAC_CH1GAINCAL1_bm          (1 << 1)
#define DAC_CH1GAINCAL1_bp          1
#define DAC_CH1GAINCAL2_bm          (1 << 2)
#define DAC_CH1GAINCAL2_bp          2
#define DAC_CH1GAINCAL3_bm          (1 << 3)
#define DAC_CH1GAINCAL3_bp          3
#define DAC_CH1GAINCAL4_bm          (1 << 4)
#define DAC_CH1GAINCAL4_bp          4
#define DAC_CH1GAINCAL5_bm          (1 << 5)
#define DAC_CH1GAINCAL5_bp          5
#define DAC_CH1GAINCAL6_bm          (1 << 6)
#define DAC_CH1GAINCAL6_bp          6
#define DAC_CH1OFFSETCAL_gm         0x7F
#define DAC_CH1OFFSETCAL_gp         0
#define DAC_CH1OFFSETCAL0_bm        (1 << 0)
#define DAC_CH1OFFSETCAL0_bp        0
#define DAC_CH1OFFSETCAL1_bm        (1 << 1)
#define DAC_CH1OFFSETCAL1_bp        1
#define DAC_CH1OFFSETCAL2_bm        (1 << 2)
#define DAC_CH1OFFSETCAL2_bp        2
#define DAC_CH1OFFSETCAL3_bm        (1 << 3)
#define DAC_CH1OFFSETCAL3_bp        3
#define DAC_CH1OFFSETCAL4_bm        (1 << 4)
#define DAC_CH1OFFSETCAL4_bp        4
#define DAC_CH1OFFSETCAL5_bm        (1 << 5)
#define DAC_CH1OFFSETCAL5_bp        5
#define DAC_CH1OFFSETCAL6_bm        (1 << 6)
#define DAC_CH1OFFSETCAL6_bp        6
#define DAC_CH1TRIG_bm              0x02
#define DAC_CH1TRIG_bp              1
#define DAC_CHSEL_gm                0x60
#define DAC_CHSEL_gp                5
#define DAC_CHSEL0_bm               (1 << 5)
#define DAC_CHSEL0_bp               5
#define DAC_CHSEL1_bm               (1 << 6)
#define DAC_CHSEL1_bp               6
#define DAC_ENABLE_bm               0x01
#define DAC_ENABLE_bp               0
#define DAC_EVSEL_gm                0x07
#define DAC_EVSEL_gp                0
#define DAC_EVSEL0_bm               (1 << 0)
#define DAC_EVSEL0_bp               0
#define DAC_EVSEL1_bm               (1 << 1)
#define DAC_EVSEL1_bp               1
#define DAC_EVSEL2_bm               (1 << 2)
#define DAC_EVSEL2_bp               2
#define DAC_EVSPLIT_bm              0x08
#define DAC_EVSPLIT_bp              3
#define DAC_IDOEN_bm                0x10
#define DAC_IDOEN_bp                4
#define DAC_LEFTADJ_bm              0x01
#define DAC_LEFTADJ_bp              0
#define DAC_LPMODE_bm               0x02
#define DAC_LPMODE_bp               1
#define DAC_REFSEL_gm               0x18
#define DAC_REFSEL_gp               3
#define DAC_REFSEL0_bm              (1 << 3)
#define DAC_REFSEL0_bp              3
#define DAC_REFSEL1_bm              (1 << 4)
#define DAC_REFSEL1_bp              4
#define DACB_CH0DATA                _SFR_MEM16(0x0338)
#define DACB_CH0GAINCAL             _SFR_MEM8(0x0328)
#define DACB_CH0OFFSETCAL           _SFR_MEM8(0x0329)
#define DACB_CH1DATA                _SFR_MEM16(0x033A)
#define DACB_CH1GAINCAL             _SFR_MEM8(0x032A)
#define DACB_CH1OFFSETCAL           _SFR_MEM8(0x032B)
#define DACB_CTRLA                  _SFR_MEM8(0x0320)
#define DACB_CTRLB                  _SFR_MEM8(0x0321)
#define DACB_CTRLC                  _SFR_MEM8(0x0322)
#define DACB_EVCTRL                 _SFR_MEM8(0x0323)
#define DACB_STATUS                 _SFR_MEM8(0x0325)
#define DATAMEM_END                 (DATAMEM_START + DATAMEM_SIZE - 1)
#define DATAMEM_SIZE                (16384)
#define DATAMEM_START               (0x0000)
#define DD0                         0
#define DD1                         1
#define DD2                         2
#define DD3                         3
#define DD4                         4
#define DD5                         5
#define DD6                         6
#define DD7                         7
#define DFLL_CALH_gm                0x3F
#define DFLL_CALH_gp                0
#define DFLL_CALH0_bm               (1 << 0)
#define DFLL_CALH0_bp               0
#define DFLL_CALH1_bm               (1 << 1)
#define DFLL_CALH1_bp               1
#define DFLL_CALH2_bm               (1 << 2)
#define DFLL_CALH2_bp               2
#define DFLL_CALH3_bm               (1 << 3)
#define DFLL_CALH3_bp               3
#define DFLL_CALH4_bm               (1 << 4)
#define DFLL_CALH4_bp               4
#define DFLL_CALH5_bm               (1 << 5)
#define DFLL_CALH5_bp               5
#define DFLL_CALL_gm                0x7F
#define DFLL_CALL_gp                0
#define DFLL_CALL0_bm               (1 << 0)
#define DFLL_CALL0_bp               0
#define DFLL_CALL1_bm               (1 << 1)
#define DFLL_CALL1_bp               1
#define DFLL_CALL2_bm               (1 << 2)
#define DFLL_CALL2_bp               2
#define DFLL_CALL3_bm               (1 << 3)
#define DFLL_CALL3_bp               3
#define DFLL_CALL4_bm               (1 << 4)
#define DFLL_CALL4_bp               4
#define DFLL_CALL5_bm               (1 << 5)
#define DFLL_CALL5_bp               5
#define DFLL_CALL6_bm               (1 << 6)
#define DFLL_CALL6_bp               6
#define DFLL_ENABLE_bm              0x01
#define DFLL_ENABLE_bp              0
#define DFLLRC2M_CALA               _SFR_MEM8(0x006A)
#define DFLLRC2M_CALB               _SFR_MEM8(0x006B)
#define DFLLRC2M_COMP0              _SFR_MEM8(0x006C)
#define DFLLRC2M_COMP1              _SFR_MEM8(0x006D)
#define DFLLRC2M_COMP2              _SFR_MEM8(0x006E)
#define DFLLRC2M_CTRL               _SFR_MEM8(0x0068)
#define DFLLRC32M_CALA              _SFR_MEM8(0x0062)
#define DFLLRC32M_CALB              _SFR_MEM8(0x0063)
#define DFLLRC32M_COMP0             _SFR_MEM8(0x0064)
#define DFLLRC32M_COMP1             _SFR_MEM8(0x0065)
#define DFLLRC32M_COMP2             _SFR_MEM8(0x0066)
#define DFLLRC32M_CTRL              _SFR_MEM8(0x0060)
#define DMA_CH_BURSTLEN_gm          0x03
#define DMA_CH_BURSTLEN_gp          0
#define DMA_CH_BURSTLEN0_bm         (1 << 0)
#define DMA_CH_BURSTLEN0_bp         0
#define DMA_CH_BURSTLEN1_bm         (1 << 1)
#define DMA_CH_BURSTLEN1_bp         1
#define DMA_CH_CHBUSY_bm            0x80
#define DMA_CH_CHBUSY_bp            7
#define DMA_CH_CHPEND_bm            0x40
#define DMA_CH_CHPEND_bp            6
#define DMA_CH_DESTDIR_gm           0x03
#define DMA_CH_DESTDIR_gp           0
#define DMA_CH_DESTDIR0_bm          (1 << 0)
#define DMA_CH_DESTDIR0_bp          0
#define DMA_CH_DESTDIR1_bm          (1 << 1)
#define DMA_CH_DESTDIR1_bp          1
#define DMA_CH_DESTRELOAD_gm        0x0C
#define DMA_CH_DESTRELOAD_gp        2
#define DMA_CH_DESTRELOAD0_bm       (1 << 2)
#define DMA_CH_DESTRELOAD0_bp       2
#define DMA_CH_DESTRELOAD1_bm       (1 << 3)
#define DMA_CH_DESTRELOAD1_bp       3
#define DMA_CH_ENABLE_bm            0x80
#define DMA_CH_ENABLE_bp            7
#define DMA_CH_ERRIF_bm             0x20
#define DMA_CH_ERRIF_bp             5
#define DMA_CH_ERRINTLVL_gm         0x0C
#define DMA_CH_ERRINTLVL_gp         2
#define DMA_CH_ERRINTLVL0_bm        (1 << 2)
#define DMA_CH_ERRINTLVL0_bp        2
#define DMA_CH_ERRINTLVL1_bm        (1 << 3)
#define DMA_CH_ERRINTLVL1_bp        3
#define DMA_CH_REPEAT_bm            0x20
#define DMA_CH_REPEAT_bp            5
#define DMA_CH_RESET_bm             0x40
#define DMA_CH_RESET_bp             6
#define DMA_CH_SINGLE_bm            0x04
#define DMA_CH_SINGLE_bp            2
#define DMA_CH_SRCDIR_gm            0x30
#define DMA_CH_SRCDIR_gp            4
#define DMA_CH_SRCDIR0_bm           (1 << 4)
#define DMA_CH_SRCDIR0_bp           4
#define DMA_CH_SRCDIR1_bm           (1 << 5)
#define DMA_CH_SRCDIR1_bp           5
#define DMA_CH_SRCRELOAD_gm         0xC0
#define DMA_CH_SRCRELOAD_gp         6
#define DMA_CH_SRCRELOAD0_bm        (1 << 6)
#define DMA_CH_SRCRELOAD0_bp        6
#define DMA_CH_SRCRELOAD1_bm        (1 << 7)
#define DMA_CH_SRCRELOAD1_bp        7
#define DMA_CH_TRFREQ_bm            0x10
#define DMA_CH_TRFREQ_bp            4
#define DMA_CH_TRIGSRC_gm           0xFF
#define DMA_CH_TRIGSRC_gp           0
#define DMA_CH_TRIGSRC0_bm          (1 << 0)
#define DMA_CH_TRIGSRC0_bp          0
#define DMA_CH_TRIGSRC1_bm          (1 << 1)
#define DMA_CH_TRIGSRC1_bp          1
#define DMA_CH_TRIGSRC2_bm          (1 << 2)
#define DMA_CH_TRIGSRC2_bp          2
#define DMA_CH_TRIGSRC3_bm          (1 << 3)
#define DMA_CH_TRIGSRC3_bp          3
#define DMA_CH_TRIGSRC4_bm          (1 << 4)
#define DMA_CH_TRIGSRC4_bp          4
#define DMA_CH_TRIGSRC5_bm          (1 << 5)
#define DMA_CH_TRIGSRC5_bp          5
#define DMA_CH_TRIGSRC6_bm          (1 << 6)
#define DMA_CH_TRIGSRC6_bp          6
#define DMA_CH_TRIGSRC7_bm          (1 << 7)
#define DMA_CH_TRIGSRC7_bp          7
#define DMA_CH_TRNIF_bm             0x10
#define DMA_CH_TRNIF_bp             4
#define DMA_CH_TRNINTLVL_gm         0x03
#define DMA_CH_TRNINTLVL_gp         0
#define DMA_CH_TRNINTLVL0_bm        (1 << 0)
#define DMA_CH_TRNINTLVL0_bp        0
#define DMA_CH_TRNINTLVL1_bm        (1 << 1)
#define DMA_CH_TRNINTLVL1_bp        1
#define DMA_CH0_ADDRCTRL            _SFR_MEM8(0x0112)
#define DMA_CH0_CTRLA               _SFR_MEM8(0x0110)
#define DMA_CH0_CTRLB               _SFR_MEM8(0x0111)
#define DMA_CH0_DESTADDR0           _SFR_MEM8(0x011C)
#define DMA_CH0_DESTADDR1           _SFR_MEM8(0x011D)
#define DMA_CH0_DESTADDR2           _SFR_MEM8(0x011E)
#define DMA_CH0_REPCNT              _SFR_MEM8(0x0116)
#define DMA_CH0_SRCADDR0            _SFR_MEM8(0x0118)
#define DMA_CH0_SRCADDR1            _SFR_MEM8(0x0119)
#define DMA_CH0_SRCADDR2            _SFR_MEM8(0x011A)
#define DMA_CH0_TRFCNT              _SFR_MEM16(0x0114)
#define DMA_CH0_TRIGSRC             _SFR_MEM8(0x0113)
#define DMA_CH0_vect                _VECTOR(6)
#define DMA_CH0_vect_num            6
#define DMA_CH0BUSY_bm              0x10
#define DMA_CH0BUSY_bp              4
#define DMA_CH0ERRIF_bm             0x10
#define DMA_CH0ERRIF_bp             4
#define DMA_CH0PEND_bm              0x01
#define DMA_CH0PEND_bp              0
#define DMA_CH0TRNIF_bm             0x01
#define DMA_CH0TRNIF_bp             0
#define DMA_CH1_ADDRCTRL            _SFR_MEM8(0x0122)
#define DMA_CH1_CTRLA               _SFR_MEM8(0x0120)
#define DMA_CH1_CTRLB               _SFR_MEM8(0x0121)
#define DMA_CH1_DESTADDR0           _SFR_MEM8(0x012C)
#define DMA_CH1_DESTADDR1           _SFR_MEM8(0x012D)
#define DMA_CH1_DESTADDR2           _SFR_MEM8(0x012E)
#define DMA_CH1_REPCNT              _SFR_MEM8(0x0126)
#define DMA_CH1_SRCADDR0            _SFR_MEM8(0x0128)
#define DMA_CH1_SRCADDR1            _SFR_MEM8(0x0129)
#define DMA_CH1_SRCADDR2            _SFR_MEM8(0x012A)
#define DMA_CH1_TRFCNT              _SFR_MEM16(0x0124)
#define DMA_CH1_TRIGSRC             _SFR_MEM8(0x0123)
#define DMA_CH1_vect                _VECTOR(7)
#define DMA_CH1_vect_num            7
#define DMA_CH1BUSY_bm              0x20
#define DMA_CH1BUSY_bp              5
#define DMA_CH1ERRIF_bm             0x20
#define DMA_CH1ERRIF_bp             5
#define DMA_CH1PEND_bm              0x02
#define DMA_CH1PEND_bp              1
#define DMA_CH1TRNIF_bm             0x02
#define DMA_CH1TRNIF_bp             1
#define DMA_CH2_ADDRCTRL            _SFR_MEM8(0x0132)
#define DMA_CH2_CTRLA               _SFR_MEM8(0x0130)
#define DMA_CH2_CTRLB               _SFR_MEM8(0x0131)
#define DMA_CH2_DESTADDR0           _SFR_MEM8(0x013C)
#define DMA_CH2_DESTADDR1           _SFR_MEM8(0x013D)
#define DMA_CH2_DESTADDR2           _SFR_MEM8(0x013E)
#define DMA_CH2_REPCNT              _SFR_MEM8(0x0136)
#define DMA_CH2_SRCADDR0            _SFR_MEM8(0x0138)
#define DMA_CH2_SRCADDR1            _SFR_MEM8(0x0139)
#define DMA_CH2_SRCADDR2            _SFR_MEM8(0x013A)
#define DMA_CH2_TRFCNT              _SFR_MEM16(0x0134)
#define DMA_CH2_TRIGSRC             _SFR_MEM8(0x0133)
#define DMA_CH2_vect                _VECTOR(8)
#define DMA_CH2_vect_num            8
#define DMA_CH2BUSY_bm              0x40
#define DMA_CH2BUSY_bp              6
#define DMA_CH2ERRIF_bm             0x40
#define DMA_CH2ERRIF_bp             6
#define DMA_CH2PEND_bm              0x04
#define DMA_CH2PEND_bp              2
#define DMA_CH2TRNIF_bm             0x04
#define DMA_CH2TRNIF_bp             2
#define DMA_CH3_ADDRCTRL            _SFR_MEM8(0x0142)
#define DMA_CH3_CTRLA               _SFR_MEM8(0x0140)
#define DMA_CH3_CTRLB               _SFR_MEM8(0x0141)
#define DMA_CH3_DESTADDR0           _SFR_MEM8(0x014C)
#define DMA_CH3_DESTADDR1           _SFR_MEM8(0x014D)
#define DMA_CH3_DESTADDR2           _SFR_MEM8(0x014E)
#define DMA_CH3_REPCNT              _SFR_MEM8(0x0146)
#define DMA_CH3_SRCADDR0            _SFR_MEM8(0x0148)
#define DMA_CH3_SRCADDR1            _SFR_MEM8(0x0149)
#define DMA_CH3_SRCADDR2            _SFR_MEM8(0x014A)
#define DMA_CH3_TRFCNT              _SFR_MEM16(0x0144)
#define DMA_CH3_TRIGSRC             _SFR_MEM8(0x0143)
#define DMA_CH3_vect                _VECTOR(9)
#define DMA_CH3_vect_num            9
#define DMA_CH3BUSY_bm              0x80
#define DMA_CH3BUSY_bp              7
#define DMA_CH3ERRIF_bm             0x80
#define DMA_CH3ERRIF_bp             7
#define DMA_CH3PEND_bm              0x08
#define DMA_CH3PEND_bp              3
#define DMA_CH3TRNIF_bm             0x08
#define DMA_CH3TRNIF_bp             3
#define DMA_CTRL                    _SFR_MEM8(0x0100)
#define DMA_DBUFMODE_gm             0x0C
#define DMA_DBUFMODE_gp             2
#define DMA_DBUFMODE0_bm            (1 << 2)
#define DMA_DBUFMODE0_bp            2
#define DMA_DBUFMODE1_bm            (1 << 3)
#define DMA_DBUFMODE1_bp            3
#define DMA_ENABLE_bm               0x80
#define DMA_ENABLE_bp               7
#define DMA_INTFLAGS                _SFR_MEM8(0x0103)
#define DMA_PRIMODE_gm              0x03
#define DMA_PRIMODE_gp              0
#define DMA_PRIMODE0_bm             (1 << 0)
#define DMA_PRIMODE0_bp             0
#define DMA_PRIMODE1_bm             (1 << 1)
#define DMA_PRIMODE1_bp             1
#define DMA_RESET_bm                0x40
#define DMA_RESET_bp                6
#define DMA_STATUS                  _SFR_MEM8(0x0104)
#define DMA_TEMP                    _SFR_MEM16(0x0106)
#define E2END                       EEPROM_END
#define E2PAGESIZE                  EEPROM_PAGE_SIZE
#define EEPROM_END                  (EEPROM_START + EEPROM_SIZE - 1)
#define EEPROM_PAGE_SIZE            (32)
#define EEPROM_SIZE                 (2048)
#define EEPROM_START                (0x0000)
#define EIND                        _SFR_MEM8(0x003C)
#define EVSYS_CH0CTRL               _SFR_MEM8(0x0188)
#define EVSYS_CH0MUX                _SFR_MEM8(0x0180)
#define EVSYS_CH1CTRL               _SFR_MEM8(0x0189)
#define EVSYS_CH1MUX                _SFR_MEM8(0x0181)
#define EVSYS_CH2CTRL               _SFR_MEM8(0x018A)
#define EVSYS_CH2MUX                _SFR_MEM8(0x0182)
#define EVSYS_CH3CTRL               _SFR_MEM8(0x018B)
#define EVSYS_CH3MUX                _SFR_MEM8(0x0183)
#define EVSYS_CH4CTRL               _SFR_MEM8(0x018C)
#define EVSYS_CH4MUX                _SFR_MEM8(0x0184)
#define EVSYS_CH5CTRL               _SFR_MEM8(0x018D)
#define EVSYS_CH5MUX                _SFR_MEM8(0x0185)
#define EVSYS_CH6CTRL               _SFR_MEM8(0x018E)
#define EVSYS_CH6MUX                _SFR_MEM8(0x0186)
#define EVSYS_CH7CTRL               _SFR_MEM8(0x018F)
#define EVSYS_CH7MUX                _SFR_MEM8(0x0187)
#define EVSYS_CHMUX_gm              0xFF
#define EVSYS_CHMUX_gp              0
#define EVSYS_CHMUX0_bm             (1 << 0)
#define EVSYS_CHMUX0_bp             0
#define EVSYS_CHMUX1_bm             (1 << 1)
#define EVSYS_CHMUX1_bp             1
#define EVSYS_CHMUX2_bm             (1 << 2)
#define EVSYS_CHMUX2_bp             2
#define EVSYS_CHMUX3_bm             (1 << 3)
#define EVSYS_CHMUX3_bp             3
#define EVSYS_CHMUX4_bm             (1 << 4)
#define EVSYS_CHMUX4_bp             4
#define EVSYS_CHMUX5_bm             (1 << 5)
#define EVSYS_CHMUX5_bp             5
#define EVSYS_CHMUX6_bm             (1 << 6)
#define EVSYS_CHMUX6_bp             6
#define EVSYS_CHMUX7_bm             (1 << 7)
#define EVSYS_CHMUX7_bp             7
#define EVSYS_DATA                  _SFR_MEM8(0x0191)
#define EVSYS_DIGFILT_gm            0x07
#define EVSYS_DIGFILT_gp            0
#define EVSYS_DIGFILT0_bm           (1 << 0)
#define EVSYS_DIGFILT0_bp           0
#define EVSYS_DIGFILT1_bm           (1 << 1)
#define EVSYS_DIGFILT1_bp           1
#define EVSYS_DIGFILT2_bm           (1 << 2)
#define EVSYS_DIGFILT2_bp           2
#define EVSYS_QDEN_bm               0x08
#define EVSYS_QDEN_bp               3
#define EVSYS_QDIEN_bm              0x10
#define EVSYS_QDIEN_bp              4
#define EVSYS_QDIRM_gm              0x60
#define EVSYS_QDIRM_gp              5
#define EVSYS_QDIRM0_bm             (1 << 5)
#define EVSYS_QDIRM0_bp             5
#define EVSYS_QDIRM1_bm             (1 << 6)
#define EVSYS_QDIRM1_bp             6
#define EVSYS_STROBE                _SFR_MEM8(0x0190)
#define FLASHEND                    PROGMEM_END
#define FLASHSTART                  PROGMEM_START
#define FUSE_BODACT0                (unsigned char)~_BV(4)
#define FUSE_BODACT1                (unsigned char)~_BV(5)
#define FUSE_BODLVL0                (unsigned char)~_BV(0)
#define FUSE_BODLVL1                (unsigned char)~_BV(1)
#define FUSE_BODLVL2                (unsigned char)~_BV(2)
#define FUSE_BODPD0                 (unsigned char)~_BV(0)
#define FUSE_BODPD1                 (unsigned char)~_BV(1)
#define FUSE_BOOTRST                (unsigned char)~_BV(6)
#define FUSE_EESAVE                 (unsigned char)~_BV(3)
#define FUSE_FUSEBYTE1              _SFR_MEM8(0x0001)
#define FUSE_FUSEBYTE2              _SFR_MEM8(0x0002)
#define FUSE_FUSEBYTE4              _SFR_MEM8(0x0004)
#define FUSE_FUSEBYTE5              _SFR_MEM8(0x0005)
#define FUSE_MEMORY_SIZE            6
#define FUSE_RSTDISBL               (unsigned char)~_BV(4)
#define FUSE_SUT0                   (unsigned char)~_BV(2)
#define FUSE_SUT1                   (unsigned char)~_BV(3)
#define FUSE_TOSCSEL                (unsigned char)~_BV(5)
#define FUSE_WDLOCK                 (unsigned char)~_BV(1)
#define FUSE_WDP0                   (unsigned char)~_BV(0)
#define FUSE_WDP1                   (unsigned char)~_BV(1)
#define FUSE_WDP2                   (unsigned char)~_BV(2)
#define FUSE_WDP3                   (unsigned char)~_BV(3)
#define FUSE_WDWP0                  (unsigned char)~_BV(4)
#define FUSE_WDWP1                  (unsigned char)~_BV(5)
#define FUSE_WDWP2                  (unsigned char)~_BV(6)
#define FUSE_WDWP3                  (unsigned char)~_BV(7)
#define FUSE1_DEFAULT               (0xFF)
#define FUSE2_DEFAULT               (0xFF)
#define FUSE4_DEFAULT               (0xFF)
#define FUSE5_DEFAULT               (0xFF)
#define FUSES_END                   (FUSES_START + FUSES_SIZE - 1)
#define FUSES_PAGE_SIZE             (0)
#define FUSES_SIZE                  (6)
#define FUSES_START                 (0x0000)
#define GPIO_GPIO0                  _SFR_MEM8(0x0000)
#define GPIO_GPIO1                  _SFR_MEM8(0x0001)
#define GPIO_GPIO2                  _SFR_MEM8(0x0002)
#define GPIO_GPIO3                  _SFR_MEM8(0x0003)
#define GPIO_GPIO4                  _SFR_MEM8(0x0004)
#define GPIO_GPIO5                  _SFR_MEM8(0x0005)
#define GPIO_GPIO6                  _SFR_MEM8(0x0006)
#define GPIO_GPIO7                  _SFR_MEM8(0x0007)
#define GPIO_GPIO8                  _SFR_MEM8(0x0008)
#define GPIO_GPIO9                  _SFR_MEM8(0x0009)
#define GPIO_GPIOA                  _SFR_MEM8(0x000A)
#define GPIO_GPIOB                  _SFR_MEM8(0x000B)
#define GPIO_GPIOC                  _SFR_MEM8(0x000C)
#define GPIO_GPIOD                  _SFR_MEM8(0x000D)
#define GPIO_GPIOE                  _SFR_MEM8(0x000E)
#define GPIO_GPIOF                  _SFR_MEM8(0x000F)
#define GPIO_GPIOR0                 _SFR_MEM8(0x0000)
#define GPIO_GPIOR1                 _SFR_MEM8(0x0001)
#define GPIO_GPIOR2                 _SFR_MEM8(0x0002)
#define GPIO_GPIOR3                 _SFR_MEM8(0x0003)
#define GPIO_GPIOR4                 _SFR_MEM8(0x0004)
#define GPIO_GPIOR5                 _SFR_MEM8(0x0005)
#define GPIO_GPIOR6                 _SFR_MEM8(0x0006)
#define GPIO_GPIOR7                 _SFR_MEM8(0x0007)
#define GPIO_GPIOR8                 _SFR_MEM8(0x0008)
#define GPIO_GPIOR9                 _SFR_MEM8(0x0009)
#define GPIO_GPIORA                 _SFR_MEM8(0x000A)
#define GPIO_GPIORB                 _SFR_MEM8(0x000B)
#define GPIO_GPIORC                 _SFR_MEM8(0x000C)
#define GPIO_GPIORD                 _SFR_MEM8(0x000D)
#define GPIO_GPIORE                 _SFR_MEM8(0x000E)
#define GPIO_GPIORF                 _SFR_MEM8(0x000F)
#define GPIO0                       _SFR_MEM8(0x0000)
#define GPIO1                       _SFR_MEM8(0x0001)
#define GPIO2                       _SFR_MEM8(0x0002)
#define GPIO3                       _SFR_MEM8(0x0003)
#define GPIO4                       _SFR_MEM8(0x0004)
#define GPIO5                       _SFR_MEM8(0x0005)
#define GPIO6                       _SFR_MEM8(0x0006)
#define GPIO7                       _SFR_MEM8(0x0007)
#define GPIO8                       _SFR_MEM8(0x0008)
#define GPIO9                       _SFR_MEM8(0x0009)
#define GPIOA                       _SFR_MEM8(0x000A)
#define GPIOB                       _SFR_MEM8(0x000B)
#define GPIOC                       _SFR_MEM8(0x000C)
#define GPIOD                       _SFR_MEM8(0x000D)
#define GPIOE                       _SFR_MEM8(0x000E)
#define GPIOF                       _SFR_MEM8(0x000F)
#define GPIOR0                      _SFR_MEM8(0x0000)
#define GPIOR1                      _SFR_MEM8(0x0001)
#define GPIOR2                      _SFR_MEM8(0x0002)
#define GPIOR3                      _SFR_MEM8(0x0003)
#define GPIOR4                      _SFR_MEM8(0x0004)
#define GPIOR5                      _SFR_MEM8(0x0005)
#define GPIOR6                      _SFR_MEM8(0x0006)
#define GPIOR7                      _SFR_MEM8(0x0007)
#define GPIOR8                      _SFR_MEM8(0x0008)
#define GPIOR9                      _SFR_MEM8(0x0009)
#define GPIORA                      _SFR_MEM8(0x000A)
#define GPIORB                      _SFR_MEM8(0x000B)
#define GPIORC                      _SFR_MEM8(0x000C)
#define GPIORD                      _SFR_MEM8(0x000D)
#define GPIORE                      _SFR_MEM8(0x000E)
#define GPIORF                      _SFR_MEM8(0x000F)
#define HIRES_HREN_gm               0x03
#define HIRES_HREN_gp               0
#define HIRES_HREN0_bm              (1 << 0)
#define HIRES_HREN0_bp              0
#define HIRES_HREN1_bm              (1 << 1)
#define HIRES_HREN1_bp              1
#define HIRESC_CTRLA                _SFR_MEM8(0x0890)
#define HIRESD_CTRLA                _SFR_MEM8(0x0990)
#define HIRESE_CTRLA                _SFR_MEM8(0x0A90)
#define INTERNAL_SRAM_END           (INTERNAL_SRAM_START + INTERNAL_SRAM_SIZE - 1)
#define INTERNAL_SRAM_PAGE_SIZE     (0)
#define INTERNAL_SRAM_SIZE          (8192)
#define INTERNAL_SRAM_START         (0x2000)
#define IO_END                      (IO_START + IO_SIZE - 1)
#define IO_PAGE_SIZE                (0)
#define IO_SIZE                     (4096)
#define IO_START                    (0x0000)
#define IRCOM_CTRL                  _SFR_MEM8(0x08F8)
#define IRCOM_EVSEL_gm              0x0F
#define IRCOM_EVSEL_gp              0
#define IRCOM_EVSEL0_bm             (1 << 0)
#define IRCOM_EVSEL0_bp             0
#define IRCOM_EVSEL1_bm             (1 << 1)
#define IRCOM_EVSEL1_bp             1
#define IRCOM_EVSEL2_bm             (1 << 2)
#define IRCOM_EVSEL2_bp             2
#define IRCOM_EVSEL3_bm             (1 << 3)
#define IRCOM_EVSEL3_bp             3
#define IRCOM_RXPLCTRL              _SFR_MEM8(0x08FA)
#define IRCOM_TXPLCTRL              _SFR_MEM8(0x08F9)
#define LOCKBIT_LOCKBITS            _SFR_MEM8(0x0000)
#define LOCKBITS_END                (LOCKBITS_START + LOCKBITS_SIZE - 1)
#define LOCKBITS_PAGE_SIZE          (0)
#define LOCKBITS_SIZE               (1)
#define LOCKBITS_START              (0x0000)
#define MAPPED_EEPROM_END           (MAPPED_EEPROM_START + MAPPED_EEPROM_SIZE - 1)
#define MAPPED_EEPROM_PAGE_SIZE     (0)
#define MAPPED_EEPROM_SIZE          (2048)
#define MAPPED_EEPROM_START         (0x1000)
#define MCU_ANAINIT                 _SFR_MEM8(0x0097)
#define MCU_AWEXCLOCK_bm            0x01
#define MCU_AWEXCLOCK_bp            0
#define MCU_AWEXDLOCK_bm            0x02
#define MCU_AWEXDLOCK_bp            1
#define MCU_AWEXELOCK_bm            0x04
#define MCU_AWEXELOCK_bp            2
#define MCU_AWEXFLOCK_bm            0x08
#define MCU_AWEXFLOCK_bp            3
#define MCU_AWEXLOCK                _SFR_MEM8(0x0099)
#define MCU_DEVID0                  _SFR_MEM8(0x0090)
#define MCU_DEVID1                  _SFR_MEM8(0x0091)
#define MCU_DEVID2                  _SFR_MEM8(0x0092)
#define MCU_EVSYS0LOCK_bm           0x01
#define MCU_EVSYS0LOCK_bp           0
#define MCU_EVSYS1LOCK_bm           0x10
#define MCU_EVSYS1LOCK_bp           4
#define MCU_EVSYSLOCK               _SFR_MEM8(0x0098)
#define MCU_JTAGD_bm                0x01
#define MCU_JTAGD_bp                0
#define MCU_JTAGUID                 _SFR_MEM8(0x0094)
#define MCU_MCUCR                   _SFR_MEM8(0x0096)
#define MCU_REVID                   _SFR_MEM8(0x0093)
#define MCU_STARTUPDLYA_gm          0x03
#define MCU_STARTUPDLYA_gp          0
#define MCU_STARTUPDLYA0_bm         (1 << 0)
#define MCU_STARTUPDLYA0_bp         0
#define MCU_STARTUPDLYA1_bm         (1 << 1)
#define MCU_STARTUPDLYA1_bp         1
#define MCU_STARTUPDLYB_gm          0x0C
#define MCU_STARTUPDLYB_gp          2
#define MCU_STARTUPDLYB0_bm         (1 << 2)
#define MCU_STARTUPDLYB0_bp         2
#define MCU_STARTUPDLYB1_bm         (1 << 3)
#define MCU_STARTUPDLYB1_bp         3
#define NVM_ADDR0                   _SFR_MEM8(0x01C0)
#define NVM_ADDR1                   _SFR_MEM8(0x01C1)
#define NVM_ADDR2                   _SFR_MEM8(0x01C2)
#define NVM_BLBA_gm                 0x30
#define NVM_BLBA_gp                 4
#define NVM_BLBA0_bm                (1 << 4)
#define NVM_BLBA0_bp                4
#define NVM_BLBA1_bm                (1 << 5)
#define NVM_BLBA1_bp                5
#define NVM_BLBAT_gm                0x0C
#define NVM_BLBAT_gp                2
#define NVM_BLBAT0_bm               (1 << 2)
#define NVM_BLBAT0_bp               2
#define NVM_BLBAT1_bm               (1 << 3)
#define NVM_BLBAT1_bp               3
#define NVM_BLBB_gm                 0xC0
#define NVM_BLBB_gp                 6
#define NVM_BLBB0_bm                (1 << 6)
#define NVM_BLBB0_bp                6
#define NVM_BLBB1_bm                (1 << 7)
#define NVM_BLBB1_bp                7
#define NVM_CMD                     _SFR_MEM8(0x01CA)
#define NVM_CMD_gm                  0x7F
#define NVM_CMD_gp                  0
#define NVM_CMD0_bm                 (1 << 0)
#define NVM_CMD0_bp                 0
#define NVM_CMD1_bm                 (1 << 1)
#define NVM_CMD1_bp                 1
#define NVM_CMD2_bm                 (1 << 2)
#define NVM_CMD2_bp                 2
#define NVM_CMD3_bm                 (1 << 3)
#define NVM_CMD3_bp                 3
#define NVM_CMD4_bm                 (1 << 4)
#define NVM_CMD4_bp                 4
#define NVM_CMD5_bm                 (1 << 5)
#define NVM_CMD5_bp                 5
#define NVM_CMD6_bm                 (1 << 6)
#define NVM_CMD6_bp                 6
#define NVM_CMDEX_bm                0x01
#define NVM_CMDEX_bp                0
#define NVM_CTRLA                   _SFR_MEM8(0x01CB)
#define NVM_CTRLB                   _SFR_MEM8(0x01CC)
#define NVM_DATA0                   _SFR_MEM8(0x01C4)
#define NVM_DATA1                   _SFR_MEM8(0x01C5)
#define NVM_DATA2                   _SFR_MEM8(0x01C6)
#define NVM_EE_vect                 _VECTOR(32)
#define NVM_EE_vect_num             32
#define NVM_EELOAD_bm               0x02
#define NVM_EELOAD_bp               1
#define NVM_EELVL_gm                0x03
#define NVM_EELVL_gp                0
#define NVM_EELVL0_bm               (1 << 0)
#define NVM_EELVL0_bp               0
#define NVM_EELVL1_bm               (1 << 1)
#define NVM_EELVL1_bp               1
#define NVM_EEMAPEN_bm              0x08
#define NVM_EEMAPEN_bp              3
#define NVM_EPRM_bm                 0x02
#define NVM_EPRM_bp                 1
#define NVM_FBUSY_bm                0x40
#define NVM_FBUSY_bp                6
#define NVM_FLOAD_bm                0x01
#define NVM_FLOAD_bp                0
#define NVM_FPRM_bm                 0x04
#define NVM_FPRM_bp                 2
#define NVM_FUSES_BODACT_gm         0x30
#define NVM_FUSES_BODACT_gp         4
#define NVM_FUSES_BODACT0_bm        (1 << 4)
#define NVM_FUSES_BODACT0_bp        4
#define NVM_FUSES_BODACT1_bm        (1 << 5)
#define NVM_FUSES_BODACT1_bp        5
#define NVM_FUSES_BODLVL_gm         0x07
#define NVM_FUSES_BODLVL_gp         0
#define NVM_FUSES_BODLVL0_bm        (1 << 0)
#define NVM_FUSES_BODLVL0_bp        0
#define NVM_FUSES_BODLVL1_bm        (1 << 1)
#define NVM_FUSES_BODLVL1_bp        1
#define NVM_FUSES_BODLVL2_bm        (1 << 2)
#define NVM_FUSES_BODLVL2_bp        2
#define NVM_FUSES_BODPD_gm          0x03
#define NVM_FUSES_BODPD_gp          0
#define NVM_FUSES_BODPD0_bm         (1 << 0)
#define NVM_FUSES_BODPD0_bp         0
#define NVM_FUSES_BODPD1_bm         (1 << 1)
#define NVM_FUSES_BODPD1_bp         1
#define NVM_FUSES_BOOTRST_bm        0x40
#define NVM_FUSES_BOOTRST_bp        6
#define NVM_FUSES_EESAVE_bm         0x08
#define NVM_FUSES_EESAVE_bp         3
#define NVM_FUSES_RSTDISBL_bm       0x10
#define NVM_FUSES_RSTDISBL_bp       4
#define NVM_FUSES_SUT_gm            0x0C
#define NVM_FUSES_SUT_gp            2
#define NVM_FUSES_SUT0_bm           (1 << 2)
#define NVM_FUSES_SUT0_bp           2
#define NVM_FUSES_SUT1_bm           (1 << 3)
#define NVM_FUSES_SUT1_bp           3
#define NVM_FUSES_TOSCSEL_bm        0x20
#define NVM_FUSES_TOSCSEL_bp        5
#define NVM_FUSES_WDLOCK_bm         0x02
#define NVM_FUSES_WDLOCK_bp         1
#define NVM_FUSES_WDP_gm            0x0F
#define NVM_FUSES_WDP_gp            0
#define NVM_FUSES_WDP0_bm           (1 << 0)
#define NVM_FUSES_WDP0_bp           0
#define NVM_FUSES_WDP1_bm           (1 << 1)
#define NVM_FUSES_WDP1_bp           1
#define NVM_FUSES_WDP2_bm           (1 << 2)
#define NVM_FUSES_WDP2_bp           2
#define NVM_FUSES_WDP3_bm           (1 << 3)
#define NVM_FUSES_WDP3_bp           3
#define NVM_FUSES_WDWP_gm           0xF0
#define NVM_FUSES_WDWP_gp           4
#define NVM_FUSES_WDWP0_bm          (1 << 4)
#define NVM_FUSES_WDWP0_bp          4
#define NVM_FUSES_WDWP1_bm          (1 << 5)
#define NVM_FUSES_WDWP1_bp          5
#define NVM_FUSES_WDWP2_bm          (1 << 6)
#define NVM_FUSES_WDWP2_bp          6
#define NVM_FUSES_WDWP3_bm          (1 << 7)
#define NVM_FUSES_WDWP3_bp          7
#define NVM_INTCTRL                 _SFR_MEM8(0x01CD)
#define NVM_LB_gm                   0x03
#define NVM_LB_gp                   0
#define NVM_LB0_bm                  (1 << 0)
#define NVM_LB0_bp                  0
#define NVM_LB1_bm                  (1 << 1)
#define NVM_LB1_bp                  1
#define NVM_LOCKBITS                _SFR_MEM8(0x01D0)
#define NVM_LOCKBITS_BLBA_gm        0x30
#define NVM_LOCKBITS_BLBA_gp        4
#define NVM_LOCKBITS_BLBA0_bm       (1 << 4)
#define NVM_LOCKBITS_BLBA0_bp       4
#define NVM_LOCKBITS_BLBA1_bm       (1 << 5)
#define NVM_LOCKBITS_BLBA1_bp       5
#define NVM_LOCKBITS_BLBAT_gm       0x0C
#define NVM_LOCKBITS_BLBAT_gp       2
#define NVM_LOCKBITS_BLBAT0_bm      (1 << 2)
#define NVM_LOCKBITS_BLBAT0_bp      2
#define NVM_LOCKBITS_BLBAT1_bm      (1 << 3)
#define NVM_LOCKBITS_BLBAT1_bp      3
#define NVM_LOCKBITS_BLBB_gm        0xC0
#define NVM_LOCKBITS_BLBB_gp        6
#define NVM_LOCKBITS_BLBB0_bm       (1 << 6)
#define NVM_LOCKBITS_BLBB0_bp       6
#define NVM_LOCKBITS_BLBB1_bm       (1 << 7)
#define NVM_LOCKBITS_BLBB1_bp       7
#define NVM_LOCKBITS_LB_gm          0x03
#define NVM_LOCKBITS_LB_gp          0
#define NVM_LOCKBITS_LB0_bm         (1 << 0)
#define NVM_LOCKBITS_LB0_bp         0
#define NVM_LOCKBITS_LB1_bm         (1 << 1)
#define NVM_LOCKBITS_LB1_bp         1
#define NVM_NVMBUSY_bm              0x80
#define NVM_NVMBUSY_bp              7
#define NVM_SPM_vect                _VECTOR(33)
#define NVM_SPM_vect_num            33
#define NVM_SPMLOCK_bm              0x01
#define NVM_SPMLOCK_bp              0
#define NVM_SPMLVL_gm               0x0C
#define NVM_SPMLVL_gp               2
#define NVM_SPMLVL0_bm              (1 << 2)
#define NVM_SPMLVL0_bp              2
#define NVM_SPMLVL1_bm              (1 << 3)
#define NVM_SPMLVL1_bp              3
#define NVM_STATUS                  _SFR_MEM8(0x01CF)
#define OCD_OCDR0                   _SFR_MEM8(0x002E)
#define OCD_OCDR1                   _SFR_MEM8(0x002F)
#define OCD_OCDRD_gm                0xFF
#define OCD_OCDRD_gp                0
#define OCD_OCDRD0_bm               (1 << 0)
#define OCD_OCDRD0_bp               0
#define OCD_OCDRD1_bm               (1 << 1)
#define OCD_OCDRD1_bp               1
#define OCD_OCDRD2_bm               (1 << 2)
#define OCD_OCDRD2_bp               2
#define OCD_OCDRD3_bm               (1 << 3)
#define OCD_OCDRD3_bp               3
#define OCD_OCDRD4_bm               (1 << 4)
#define OCD_OCDRD4_bp               4
#define OCD_OCDRD5_bm               (1 << 5)
#define OCD_OCDRD5_bp               5
#define OCD_OCDRD6_bm               (1 << 6)
#define OCD_OCDRD6_bp               6
#define OCD_OCDRD7_bm               (1 << 7)
#define OCD_OCDRD7_bp               7
#define OSC_CTRL                    _SFR_MEM8(0x0050)
#define OSC_DFLLCTRL                _SFR_MEM8(0x0056)
#define OSC_FRQRANGE_gm             0xC0
#define OSC_FRQRANGE_gp             6
#define OSC_FRQRANGE0_bm            (1 << 6)
#define OSC_FRQRANGE0_bp            6
#define OSC_FRQRANGE1_bm            (1 << 7)
#define OSC_FRQRANGE1_bp            7
#define OSC_OSCF_vect               _VECTOR(1)
#define OSC_OSCF_vect_num           1
#define OSC_PLLCTRL                 _SFR_MEM8(0x0055)
#define OSC_PLLDIV_bm               0x20
#define OSC_PLLDIV_bp               5
#define OSC_PLLEN_bm                0x10
#define OSC_PLLEN_bp                4
#define OSC_PLLFAC_gm               0x1F
#define OSC_PLLFAC_gp               0
#define OSC_PLLFAC0_bm              (1 << 0)
#define OSC_PLLFAC0_bp              0
#define OSC_PLLFAC1_bm              (1 << 1)
#define OSC_PLLFAC1_bp              1
#define OSC_PLLFAC2_bm              (1 << 2)
#define OSC_PLLFAC2_bp              2
#define OSC_PLLFAC3_bm              (1 << 3)
#define OSC_PLLFAC3_bp              3
#define OSC_PLLFAC4_bm              (1 << 4)
#define OSC_PLLFAC4_bp              4
#define OSC_PLLFDEN_bm              0x04
#define OSC_PLLFDEN_bp              2
#define OSC_PLLFDIF_bm              0x08
#define OSC_PLLFDIF_bp              3
#define OSC_PLLRDY_bm               0x10
#define OSC_PLLRDY_bp               4
#define OSC_PLLSRC_gm               0xC0
#define OSC_PLLSRC_gp               6
#define OSC_PLLSRC0_bm              (1 << 6)
#define OSC_PLLSRC0_bp              6
#define OSC_PLLSRC1_bm              (1 << 7)
#define OSC_PLLSRC1_bp              7
#define OSC_RC2MCREF_bm             0x01
#define OSC_RC2MCREF_bp             0
#define OSC_RC2MEN_bm               0x01
#define OSC_RC2MEN_bp               0
#define OSC_RC2MRDY_bm              0x01
#define OSC_RC2MRDY_bp              0
#define OSC_RC32KCAL                _SFR_MEM8(0x0054)
#define OSC_RC32KEN_bm              0x04
#define OSC_RC32KEN_bp              2
#define OSC_RC32KRDY_bm             0x04
#define OSC_RC32KRDY_bp             2
#define OSC_RC32MCREF_gm            0x06
#define OSC_RC32MCREF_gp            1
#define OSC_RC32MCREF0_bm           (1 << 1)
#define OSC_RC32MCREF0_bp           1
#define OSC_RC32MCREF1_bm           (1 << 2)
#define OSC_RC32MCREF1_bp           2
#define OSC_RC32MEN_bm              0x02
#define OSC_RC32MEN_bp              1
#define OSC_RC32MRDY_bm             0x02
#define OSC_RC32MRDY_bp             1
#define OSC_STATUS                  _SFR_MEM8(0x0051)
#define OSC_X32KLPM_bm              0x20
#define OSC_X32KLPM_bp              5
#define OSC_XOSCCTRL                _SFR_MEM8(0x0052)
#define OSC_XOSCEN_bm               0x08
#define OSC_XOSCEN_bp               3
#define OSC_XOSCFAIL                _SFR_MEM8(0x0053)
#define OSC_XOSCFDEN_bm             0x01
#define OSC_XOSCFDEN_bp             0
#define OSC_XOSCFDIF_bm             0x02
#define OSC_XOSCFDIF_bp             1
#define OSC_XOSCPWR_bm              0x10
#define OSC_XOSCPWR_bp              4
#define OSC_XOSCRDY_bm              0x08
#define OSC_XOSCRDY_bp              3
#define OSC_XOSCSEL_gm              0x0F
#define OSC_XOSCSEL_gp              0
#define OSC_XOSCSEL0_bm             (1 << 0)
#define OSC_XOSCSEL0_bp             0
#define OSC_XOSCSEL1_bm             (1 << 1)
#define OSC_XOSCSEL1_bp             1
#define OSC_XOSCSEL2_bm             (1 << 2)
#define OSC_XOSCSEL2_bp             2
#define OSC_XOSCSEL3_bm             (1 << 3)
#define OSC_XOSCSEL3_bp             3
#define PIN0                        0
#define PIN0_bm                     0x01
#define PIN0_bp                     0
#define PIN1                        1
#define PIN1_bm                     0x02
#define PIN1_bp                     1
#define PIN2                        2
#define PIN2_bm                     0x04
#define PIN2_bp                     2
#define PIN3                        3
#define PIN3_bm                     0x08
#define PIN3_bp                     3
#define PIN4                        4
#define PIN4_bm                     0x10
#define PIN4_bp                     4
#define PIN5                        5
#define PIN5_bm                     0x20
#define PIN5_bp                     5
#define PIN6                        6
#define PIN6_bm                     0x40
#define PIN6_bp                     6
#define PIN7                        7
#define PIN7_bm                     0x80
#define PIN7_bp                     7
#define PMIC_CTRL                   _SFR_MEM8(0x00A2)
#define PMIC_HILVLEN_bm             0x04
#define PMIC_HILVLEN_bp             2
#define PMIC_HILVLEX_bm             0x04
#define PMIC_HILVLEX_bp             2
#define PMIC_INTPRI                 _SFR_MEM8(0x00A1)
#define PMIC_INTPRI_gm              0xFF
#define PMIC_INTPRI_gp              0
#define PMIC_INTPRI0_bm             (1 << 0)
#define PMIC_INTPRI0_bp             0
#define PMIC_INTPRI1_bm             (1 << 1)
#define PMIC_INTPRI1_bp             1
#define PMIC_INTPRI2_bm             (1 << 2)
#define PMIC_INTPRI2_bp             2
#define PMIC_INTPRI3_bm             (1 << 3)
#define PMIC_INTPRI3_bp             3
#define PMIC_INTPRI4_bm             (1 << 4)
#define PMIC_INTPRI4_bp             4
#define PMIC_INTPRI5_bm             (1 << 5)
#define PMIC_INTPRI5_bp             5
#define PMIC_INTPRI6_bm             (1 << 6)
#define PMIC_INTPRI6_bp             6
#define PMIC_INTPRI7_bm             (1 << 7)
#define PMIC_INTPRI7_bp             7
#define PMIC_IVSEL_bm               0x40
#define PMIC_IVSEL_bp               6
#define PMIC_LOLVLEN_bm             0x01
#define PMIC_LOLVLEN_bp             0
#define PMIC_LOLVLEX_bm             0x01
#define PMIC_LOLVLEX_bp             0
#define PMIC_MEDLVLEN_bm            0x02
#define PMIC_MEDLVLEN_bp            1
#define PMIC_MEDLVLEX_bm            0x02
#define PMIC_MEDLVLEX_bp            1
#define PMIC_NMIEX_bm               0x80
#define PMIC_NMIEX_bp               7
#define PMIC_RREN_bm                0x80
#define PMIC_RREN_bp                7
#define PMIC_STATUS                 _SFR_MEM8(0x00A0)
#define PORT_INT0IF_bm              0x01
#define PORT_INT0IF_bp              0
#define PORT_INT0LVL_gm             0x03
#define PORT_INT0LVL_gp             0
#define PORT_INT0LVL0_bm            (1 << 0)
#define PORT_INT0LVL0_bp            0
#define PORT_INT0LVL1_bm            (1 << 1)
#define PORT_INT0LVL1_bp            1
#define PORT_INT1IF_bm              0x02
#define PORT_INT1IF_bp              1
#define PORT_INT1LVL_gm             0x0C
#define PORT_INT1LVL_gp             2
#define PORT_INT1LVL0_bm            (1 << 2)
#define PORT_INT1LVL0_bp            2
#define PORT_INT1LVL1_bm            (1 << 3)
#define PORT_INT1LVL1_bp            3
#define PORT_INVEN_bm               0x40
#define PORT_INVEN_bp               6
#define PORT_ISC_gm                 0x07
#define PORT_ISC_gp                 0
#define PORT_ISC0_bm                (1 << 0)
#define PORT_ISC0_bp                0
#define PORT_ISC1_bm                (1 << 1)
#define PORT_ISC1_bp                1
#define PORT_ISC2_bm                (1 << 2)
#define PORT_ISC2_bp                2
#define PORT_OPC_gm                 0x38
#define PORT_OPC_gp                 3
#define PORT_OPC0_bm                (1 << 3)
#define PORT_OPC0_bp                3
#define PORT_OPC1_bm                (1 << 4)
#define PORT_OPC1_bp                4
#define PORT_OPC2_bm                (1 << 5)
#define PORT_OPC2_bp                5
#define PORT_SPI_bm                 0x20
#define PORT_SPI_bp                 5
#define PORT_SRLEN_bm               0x80
#define PORT_SRLEN_bp               7
#define PORT_TC0A_bm                0x01
#define PORT_TC0A_bp                0
#define PORT_TC0B_bm                0x02
#define PORT_TC0B_bp                1
#define PORT_TC0C_bm                0x04
#define PORT_TC0C_bp                2
#define PORT_TC0D_bm                0x08
#define PORT_TC0D_bp                3
#define PORT_USART0_bm              0x10
#define PORT_USART0_bp              4
#define PORT0                       0
#define PORT1                       1
#define PORT2                       2
#define PORT3                       3
#define PORT4                       4
#define PORT5                       5
#define PORT6                       6
#define PORT7                       7
#define PORTA_DIR                   _SFR_MEM8(0x0600)
#define PORTA_DIRCLR                _SFR_MEM8(0x0602)
#define PORTA_DIRSET                _SFR_MEM8(0x0601)
#define PORTA_DIRTGL                _SFR_MEM8(0x0603)
#define PORTA_IN                    _SFR_MEM8(0x0608)
#define PORTA_INT0_vect             _VECTOR(66)
#define PORTA_INT0_vect_num         66
#define PORTA_INT0MASK              _SFR_MEM8(0x060A)
#define PORTA_INT1_vect             _VECTOR(67)
#define PORTA_INT1_vect_num         67
#define PORTA_INT1MASK              _SFR_MEM8(0x060B)
#define PORTA_INTCTRL               _SFR_MEM8(0x0609)
#define PORTA_INTFLAGS              _SFR_MEM8(0x060C)
#define PORTA_OUT                   _SFR_MEM8(0x0604)
#define PORTA_OUTCLR                _SFR_MEM8(0x0606)
#define PORTA_OUTSET                _SFR_MEM8(0x0605)
#define PORTA_OUTTGL                _SFR_MEM8(0x0607)
#define PORTA_PIN0CTRL              _SFR_MEM8(0x0610)
#define PORTA_PIN1CTRL              _SFR_MEM8(0x0611)
#define PORTA_PIN2CTRL              _SFR_MEM8(0x0612)
#define PORTA_PIN3CTRL              _SFR_MEM8(0x0613)
#define PORTA_PIN4CTRL              _SFR_MEM8(0x0614)
#define PORTA_PIN5CTRL              _SFR_MEM8(0x0615)
#define PORTA_PIN6CTRL              _SFR_MEM8(0x0616)
#define PORTA_PIN7CTRL              _SFR_MEM8(0x0617)
#define PORTA_REMAP                 _SFR_MEM8(0x060E)
#define PORTB_DIR                   _SFR_MEM8(0x0620)
#define PORTB_DIRCLR                _SFR_MEM8(0x0622)
#define PORTB_DIRSET                _SFR_MEM8(0x0621)
#define PORTB_DIRTGL                _SFR_MEM8(0x0623)
#define PORTB_IN                    _SFR_MEM8(0x0628)
#define PORTB_INT0_vect             _VECTOR(34)
#define PORTB_INT0_vect_num         34
#define PORTB_INT0MASK              _SFR_MEM8(0x062A)
#define PORTB_INT1_vect             _VECTOR(35)
#define PORTB_INT1_vect_num         35
#define PORTB_INT1MASK              _SFR_MEM8(0x062B)
#define PORTB_INTCTRL               _SFR_MEM8(0x0629)
#define PORTB_INTFLAGS              _SFR_MEM8(0x062C)
#define PORTB_OUT                   _SFR_MEM8(0x0624)
#define PORTB_OUTCLR                _SFR_MEM8(0x0626)
#define PORTB_OUTSET                _SFR_MEM8(0x0625)
#define PORTB_OUTTGL                _SFR_MEM8(0x0627)
#define PORTB_PIN0CTRL              _SFR_MEM8(0x0630)
#define PORTB_PIN1CTRL              _SFR_MEM8(0x0631)
#define PORTB_PIN2CTRL              _SFR_MEM8(0x0632)
#define PORTB_PIN3CTRL              _SFR_MEM8(0x0633)
#define PORTB_PIN4CTRL              _SFR_MEM8(0x0634)
#define PORTB_PIN5CTRL              _SFR_MEM8(0x0635)
#define PORTB_PIN6CTRL              _SFR_MEM8(0x0636)
#define PORTB_PIN7CTRL              _SFR_MEM8(0x0637)
#define PORTB_REMAP                 _SFR_MEM8(0x062E)
#define PORTC_DIR                   _SFR_MEM8(0x0640)
#define PORTC_DIRCLR                _SFR_MEM8(0x0642)
#define PORTC_DIRSET                _SFR_MEM8(0x0641)
#define PORTC_DIRTGL                _SFR_MEM8(0x0643)
#define PORTC_IN                    _SFR_MEM8(0x0648)
#define PORTC_INT0_vect             _VECTOR(2)
#define PORTC_INT0_vect_num         2
#define PORTC_INT0MASK              _SFR_MEM8(0x064A)
#define PORTC_INT1_vect             _VECTOR(3)
#define PORTC_INT1_vect_num         3
#define PORTC_INT1MASK              _SFR_MEM8(0x064B)
#define PORTC_INTCTRL               _SFR_MEM8(0x0649)
#define PORTC_INTFLAGS              _SFR_MEM8(0x064C)
#define PORTC_OUT                   _SFR_MEM8(0x0644)
#define PORTC_OUTCLR                _SFR_MEM8(0x0646)
#define PORTC_OUTSET                _SFR_MEM8(0x0645)
#define PORTC_OUTTGL                _SFR_MEM8(0x0647)
#define PORTC_PIN0CTRL              _SFR_MEM8(0x0650)
#define PORTC_PIN1CTRL              _SFR_MEM8(0x0651)
#define PORTC_PIN2CTRL              _SFR_MEM8(0x0652)
#define PORTC_PIN3CTRL              _SFR_MEM8(0x0653)
#define PORTC_PIN4CTRL              _SFR_MEM8(0x0654)
#define PORTC_PIN5CTRL              _SFR_MEM8(0x0655)
#define PORTC_PIN6CTRL              _SFR_MEM8(0x0656)
#define PORTC_PIN7CTRL              _SFR_MEM8(0x0657)
#define PORTC_REMAP                 _SFR_MEM8(0x064E)
#define PORTCFG_CLKEVOUT            _SFR_MEM8(0x00B4)
#define PORTCFG_CLKEVPIN_bm         0x80
#define PORTCFG_CLKEVPIN_bp         7
#define PORTCFG_CLKOUT_gm           0x03
#define PORTCFG_CLKOUT_gp           0
#define PORTCFG_CLKOUT0_bm          (1 << 0)
#define PORTCFG_CLKOUT0_bp          0
#define PORTCFG_CLKOUT1_bm          (1 << 1)
#define PORTCFG_CLKOUT1_bp          1
#define PORTCFG_CLKOUTSEL_gm        0x0C
#define PORTCFG_CLKOUTSEL_gp        2
#define PORTCFG_CLKOUTSEL0_bm       (1 << 2)
#define PORTCFG_CLKOUTSEL0_bp       2
#define PORTCFG_CLKOUTSEL1_bm       (1 << 3)
#define PORTCFG_CLKOUTSEL1_bp       3
#define PORTCFG_EBIADROUT_gm        0x0C
#define PORTCFG_EBIADROUT_gp        2
#define PORTCFG_EBIADROUT0_bm       (1 << 2)
#define PORTCFG_EBIADROUT0_bp       2
#define PORTCFG_EBIADROUT1_bm       (1 << 3)
#define PORTCFG_EBIADROUT1_bp       3
#define PORTCFG_EBICSOUT_gm         0x03
#define PORTCFG_EBICSOUT_gp         0
#define PORTCFG_EBICSOUT0_bm        (1 << 0)
#define PORTCFG_EBICSOUT0_bp        0
#define PORTCFG_EBICSOUT1_bm        (1 << 1)
#define PORTCFG_EBICSOUT1_bp        1
#define PORTCFG_EBIOUT              _SFR_MEM8(0x00B5)
#define PORTCFG_EVOUT_gm            0x30
#define PORTCFG_EVOUT_gp            4
#define PORTCFG_EVOUT0_bm           (1 << 4)
#define PORTCFG_EVOUT0_bp           4
#define PORTCFG_EVOUT1_bm           (1 << 5)
#define PORTCFG_EVOUT1_bp           5
#define PORTCFG_EVOUTSEL            _SFR_MEM8(0x00B6)
#define PORTCFG_EVOUTSEL_gm         0x07
#define PORTCFG_EVOUTSEL_gp         0
#define PORTCFG_EVOUTSEL0_bm        (1 << 0)
#define PORTCFG_EVOUTSEL0_bp        0
#define PORTCFG_EVOUTSEL1_bm        (1 << 1)
#define PORTCFG_EVOUTSEL1_bp        1
#define PORTCFG_EVOUTSEL2_bm        (1 << 2)
#define PORTCFG_EVOUTSEL2_bp        2
#define PORTCFG_MPCMASK             _SFR_MEM8(0x00B0)
#define PORTCFG_RTCOUT_bm           0x40
#define PORTCFG_RTCOUT_bp           6
#define PORTCFG_VP0MAP_gm           0x0F
#define PORTCFG_VP0MAP_gp           0
#define PORTCFG_VP0MAP0_bm          (1 << 0)
#define PORTCFG_VP0MAP0_bp          0
#define PORTCFG_VP0MAP1_bm          (1 << 1)
#define PORTCFG_VP0MAP1_bp          1
#define PORTCFG_VP0MAP2_bm          (1 << 2)
#define PORTCFG_VP0MAP2_bp          2
#define PORTCFG_VP0MAP3_bm          (1 << 3)
#define PORTCFG_VP0MAP3_bp          3
#define PORTCFG_VP1MAP_gm           0xF0
#define PORTCFG_VP1MAP_gp           4
#define PORTCFG_VP1MAP0_bm          (1 << 4)
#define PORTCFG_VP1MAP0_bp          4
#define PORTCFG_VP1MAP1_bm          (1 << 5)
#define PORTCFG_VP1MAP1_bp          5
#define PORTCFG_VP1MAP2_bm          (1 << 6)
#define PORTCFG_VP1MAP2_bp          6
#define PORTCFG_VP1MAP3_bm          (1 << 7)
#define PORTCFG_VP1MAP3_bp          7
#define PORTCFG_VP2MAP_gm           0x0F
#define PORTCFG_VP2MAP_gp           0
#define PORTCFG_VP2MAP0_bm          (1 << 0)
#define PORTCFG_VP2MAP0_bp          0
#define PORTCFG_VP2MAP1_bm          (1 << 1)
#define PORTCFG_VP2MAP1_bp          1
#define PORTCFG_VP2MAP2_bm          (1 << 2)
#define PORTCFG_VP2MAP2_bp          2
#define PORTCFG_VP2MAP3_bm          (1 << 3)
#define PORTCFG_VP2MAP3_bp          3
#define PORTCFG_VP3MAP_gm           0xF0
#define PORTCFG_VP3MAP_gp           4
#define PORTCFG_VP3MAP0_bm          (1 << 4)
#define PORTCFG_VP3MAP0_bp          4
#define PORTCFG_VP3MAP1_bm          (1 << 5)
#define PORTCFG_VP3MAP1_bp          5
#define PORTCFG_VP3MAP2_bm          (1 << 6)
#define PORTCFG_VP3MAP2_bp          6
#define PORTCFG_VP3MAP3_bm          (1 << 7)
#define PORTCFG_VP3MAP3_bp          7
#define PORTCFG_VPCTRLA             _SFR_MEM8(0x00B2)
#define PORTCFG_VPCTRLB             _SFR_MEM8(0x00B3)
#define PORTD_DIR                   _SFR_MEM8(0x0660)
#define PORTD_DIRCLR                _SFR_MEM8(0x0662)
#define PORTD_DIRSET                _SFR_MEM8(0x0661)
#define PORTD_DIRTGL                _SFR_MEM8(0x0663)
#define PORTD_IN                    _SFR_MEM8(0x0668)
#define PORTD_INT0_vect             _VECTOR(64)
#define PORTD_INT0_vect_num         64
#define PORTD_INT0MASK              _SFR_MEM8(0x066A)
#define PORTD_INT1_vect             _VECTOR(65)
#define PORTD_INT1_vect_num         65
#define PORTD_INT1MASK              _SFR_MEM8(0x066B)
#define PORTD_INTCTRL               _SFR_MEM8(0x0669)
#define PORTD_INTFLAGS              _SFR_MEM8(0x066C)
#define PORTD_OUT                   _SFR_MEM8(0x0664)
#define PORTD_OUTCLR                _SFR_MEM8(0x0666)
#define PORTD_OUTSET                _SFR_MEM8(0x0665)
#define PORTD_OUTTGL                _SFR_MEM8(0x0667)
#define PORTD_PIN0CTRL              _SFR_MEM8(0x0670)
#define PORTD_PIN1CTRL              _SFR_MEM8(0x0671)
#define PORTD_PIN2CTRL              _SFR_MEM8(0x0672)
#define PORTD_PIN3CTRL              _SFR_MEM8(0x0673)
#define PORTD_PIN4CTRL              _SFR_MEM8(0x0674)
#define PORTD_PIN5CTRL              _SFR_MEM8(0x0675)
#define PORTD_PIN6CTRL              _SFR_MEM8(0x0676)
#define PORTD_PIN7CTRL              _SFR_MEM8(0x0677)
#define PORTD_REMAP                 _SFR_MEM8(0x066E)
#define PORTE_DIR                   _SFR_MEM8(0x0680)
#define PORTE_DIRCLR                _SFR_MEM8(0x0682)
#define PORTE_DIRSET                _SFR_MEM8(0x0681)
#define PORTE_DIRTGL                _SFR_MEM8(0x0683)
#define PORTE_IN                    _SFR_MEM8(0x0688)
#define PORTE_INT0_vect             _VECTOR(43)
#define PORTE_INT0_vect_num         43
#define PORTE_INT0MASK              _SFR_MEM8(0x068A)
#define PORTE_INT1_vect             _VECTOR(44)
#define PORTE_INT1_vect_num         44
#define PORTE_INT1MASK              _SFR_MEM8(0x068B)
#define PORTE_INTCTRL               _SFR_MEM8(0x0689)
#define PORTE_INTFLAGS              _SFR_MEM8(0x068C)
#define PORTE_OUT                   _SFR_MEM8(0x0684)
#define PORTE_OUTCLR                _SFR_MEM8(0x0686)
#define PORTE_OUTSET                _SFR_MEM8(0x0685)
#define PORTE_OUTTGL                _SFR_MEM8(0x0687)
#define PORTE_PIN0CTRL              _SFR_MEM8(0x0690)
#define PORTE_PIN1CTRL              _SFR_MEM8(0x0691)
#define PORTE_PIN2CTRL              _SFR_MEM8(0x0692)
#define PORTE_PIN3CTRL              _SFR_MEM8(0x0693)
#define PORTE_PIN4CTRL              _SFR_MEM8(0x0694)
#define PORTE_PIN5CTRL              _SFR_MEM8(0x0695)
#define PORTE_PIN6CTRL              _SFR_MEM8(0x0696)
#define PORTE_PIN7CTRL              _SFR_MEM8(0x0697)
#define PORTE_REMAP                 _SFR_MEM8(0x068E)
#define PORTR_DIR                   _SFR_MEM8(0x07E0)
#define PORTR_DIRCLR                _SFR_MEM8(0x07E2)
#define PORTR_DIRSET                _SFR_MEM8(0x07E1)
#define PORTR_DIRTGL                _SFR_MEM8(0x07E3)
#define PORTR_IN                    _SFR_MEM8(0x07E8)
#define PORTR_INT0_vect             _VECTOR(4)
#define PORTR_INT0_vect_num         4
#define PORTR_INT0MASK              _SFR_MEM8(0x07EA)
#define PORTR_INT1_vect             _VECTOR(5)
#define PORTR_INT1_vect_num         5
#define PORTR_INT1MASK              _SFR_MEM8(0x07EB)
#define PORTR_INTCTRL               _SFR_MEM8(0x07E9)
#define PORTR_INTFLAGS              _SFR_MEM8(0x07EC)
#define PORTR_OUT                   _SFR_MEM8(0x07E4)
#define PORTR_OUTCLR                _SFR_MEM8(0x07E6)
#define PORTR_OUTSET                _SFR_MEM8(0x07E5)
#define PORTR_OUTTGL                _SFR_MEM8(0x07E7)
#define PORTR_PIN0CTRL              _SFR_MEM8(0x07F0)
#define PORTR_PIN1CTRL              _SFR_MEM8(0x07F1)
#define PORTR_PIN2CTRL              _SFR_MEM8(0x07F2)
#define PORTR_PIN3CTRL              _SFR_MEM8(0x07F3)
#define PORTR_PIN4CTRL              _SFR_MEM8(0x07F4)
#define PORTR_PIN5CTRL              _SFR_MEM8(0x07F5)
#define PORTR_PIN6CTRL              _SFR_MEM8(0x07F6)
#define PORTR_PIN7CTRL              _SFR_MEM8(0x07F7)
#define PORTR_REMAP                 _SFR_MEM8(0x07EE)
#define PR_AC_bm                    0x01
#define PR_AC_bp                    0
#define PR_ADC_bm                   0x02
#define PR_ADC_bp                   1
#define PR_AES_bm                   0x10
#define PR_AES_bp                   4
#define PR_DAC_bm                   0x04
#define PR_DAC_bp                   2
#define PR_DMA_bm                   0x01
#define PR_DMA_bp                   0
#define PR_EBI_bm                   0x08
#define PR_EBI_bp                   3
#define PR_EVSYS_bm                 0x02
#define PR_EVSYS_bp                 1
#define PR_HIRES_bm                 0x04
#define PR_HIRES_bp                 2
#define PR_PRGEN                    _SFR_MEM8(0x0070)
#define PR_PRPA                     _SFR_MEM8(0x0071)
#define PR_PRPB                     _SFR_MEM8(0x0072)
#define PR_PRPC                     _SFR_MEM8(0x0073)
#define PR_PRPD                     _SFR_MEM8(0x0074)
#define PR_PRPE                     _SFR_MEM8(0x0075)
#define PR_PRPF                     _SFR_MEM8(0x0076)
#define PR_RTC_bm                   0x04
#define PR_RTC_bp                   2
#define PR_SPI_bm                   0x08
#define PR_SPI_bp                   3
#define PR_TC0_bm                   0x01
#define PR_TC0_bp                   0
#define PR_TC1_bm                   0x02
#define PR_TC1_bp                   1
#define PR_TWI_bm                   0x40
#define PR_TWI_bp                   6
#define PR_USART0_bm                0x10
#define PR_USART0_bp                4
#define PR_USART1_bm                0x20
#define PR_USART1_bp                5
#define PR_USB_bm                   0x40
#define PR_USB_bp                   6
#define PROD_SIGNATURES_END         (PROD_SIGNATURES_START + PROD_SIGNATURES_SIZE - 1)
#define PROD_SIGNATURES_PAGE_SIZE   (256)
#define PROD_SIGNATURES_SIZE        (64)
#define PROD_SIGNATURES_START       (0x0000)
#define PRODSIGNATURES_ADCACAL0     _SFR_MEM8(0x0020)
#define PRODSIGNATURES_ADCACAL1     _SFR_MEM8(0x0021)
#define PRODSIGNATURES_ADCBCAL0     _SFR_MEM8(0x0024)
#define PRODSIGNATURES_ADCBCAL1     _SFR_MEM8(0x0025)
#define PRODSIGNATURES_COORDX0      _SFR_MEM8(0x0012)
#define PRODSIGNATURES_COORDX1      _SFR_MEM8(0x0013)
#define PRODSIGNATURES_COORDY0      _SFR_MEM8(0x0014)
#define PRODSIGNATURES_COORDY1      _SFR_MEM8(0x0015)
#define PRODSIGNATURES_DACA0GAINCAL _SFR_MEM8(0x0031)
#define PRODSIGNATURES_DACA0OFFCAL  _SFR_MEM8(0x0030)
#define PRODSIGNATURES_DACA1GAINCAL _SFR_MEM8(0x0035)
#define PRODSIGNATURES_DACA1OFFCAL  _SFR_MEM8(0x0034)
#define PRODSIGNATURES_DACB0GAINCAL _SFR_MEM8(0x0033)
#define PRODSIGNATURES_DACB0OFFCAL  _SFR_MEM8(0x0032)
#define PRODSIGNATURES_DACB1GAINCAL _SFR_MEM8(0x0037)
#define PRODSIGNATURES_DACB1OFFCAL  _SFR_MEM8(0x0036)
#define PRODSIGNATURES_LOTNUM0      _SFR_MEM8(0x0008)
#define PRODSIGNATURES_LOTNUM1      _SFR_MEM8(0x0009)
#define PRODSIGNATURES_LOTNUM2      _SFR_MEM8(0x000A)
#define PRODSIGNATURES_LOTNUM3      _SFR_MEM8(0x000B)
#define PRODSIGNATURES_LOTNUM4      _SFR_MEM8(0x000C)
#define PRODSIGNATURES_LOTNUM5      _SFR_MEM8(0x000D)
#define PRODSIGNATURES_RCOSC2M      _SFR_MEM8(0x0000)
#define PRODSIGNATURES_RCOSC2MA     _SFR_MEM8(0x0001)
#define PRODSIGNATURES_RCOSC32K     _SFR_MEM8(0x0002)
#define PRODSIGNATURES_RCOSC32M     _SFR_MEM8(0x0003)
#define PRODSIGNATURES_RCOSC32MA    _SFR_MEM8(0x0004)
#define PRODSIGNATURES_TEMPSENSE0   _SFR_MEM8(0x002E)
#define PRODSIGNATURES_TEMPSENSE1   _SFR_MEM8(0x002F)
#define PRODSIGNATURES_USBCAL0      _SFR_MEM8(0x001A)
#define PRODSIGNATURES_USBCAL1      _SFR_MEM8(0x001B)
#define PRODSIGNATURES_USBRCOSC     _SFR_MEM8(0x001C)
#define PRODSIGNATURES_USBRCOSCA    _SFR_MEM8(0x001D)
#define PRODSIGNATURES_WAFNUM       _SFR_MEM8(0x0010)
#define PROGMEM_END                 (PROGMEM_START + PROGMEM_SIZE - 1)
#define PROGMEM_SIZE                (139264)
#define PROGMEM_START               (0x0000)
#define RAMEND                      INTERNAL_SRAM_END
#define RAMPD                       _SFR_MEM8(0x0038)
#define RAMPX                       _SFR_MEM8(0x0039)
#define RAMPY                       _SFR_MEM8(0x003A)
#define RAMPZ                       _SFR_MEM8(0x003B)
#define RAMSIZE                     INTERNAL_SRAM_SIZE
#define RAMSTART                    INTERNAL_SRAM_START
#define RST_BORF_bm                 0x04
#define RST_BORF_bp                 2
#define RST_CTRL                    _SFR_MEM8(0x0079)
#define RST_EXTRF_bm                0x02
#define RST_EXTRF_bp                1
#define RST_PDIRF_bm                0x10
#define RST_PDIRF_bp                4
#define RST_PORF_bm                 0x01
#define RST_PORF_bp                 0
#define RST_SDRF_bm                 0x40
#define RST_SDRF_bp                 6
#define RST_SRF_bm                  0x20
#define RST_SRF_bp                  5
#define RST_STATUS                  _SFR_MEM8(0x0078)
#define RST_SWRST_bm                0x01
#define RST_SWRST_bp                0
#define RST_WDRF_bm                 0x08
#define RST_WDRF_bp                 3
#define RTC_CNT                     _SFR_MEM16(0x0408)
#define RTC_COMP                    _SFR_MEM16(0x040C)
#define RTC_COMP_vect               _VECTOR(11)
#define RTC_COMP_vect_num           11
#define RTC_COMPIF_bm               0x02
#define RTC_COMPIF_bp               1
#define RTC_COMPINTLVL_gm           0x0C
#define RTC_COMPINTLVL_gp           2
#define RTC_COMPINTLVL0_bm          (1 << 2)
#define RTC_COMPINTLVL0_bp          2
#define RTC_COMPINTLVL1_bm          (1 << 3)
#define RTC_COMPINTLVL1_bp          3
#define RTC_CTRL                    _SFR_MEM8(0x0400)
#define RTC_INTCTRL                 _SFR_MEM8(0x0402)
#define RTC_INTFLAGS                _SFR_MEM8(0x0403)
#define RTC_OVF_vect                _VECTOR(10)
#define RTC_OVF_vect_num            10
#define RTC_OVFIF_bm                0x01
#define RTC_OVFIF_bp                0
#define RTC_OVFINTLVL_gm            0x03
#define RTC_OVFINTLVL_gp            0
#define RTC_OVFINTLVL0_bm           (1 << 0)
#define RTC_OVFINTLVL0_bp           0
#define RTC_OVFINTLVL1_bm           (1 << 1)
#define RTC_OVFINTLVL1_bp           1
#define RTC_PER                     _SFR_MEM16(0x040A)
#define RTC_PRESCALER_gm            0x07
#define RTC_PRESCALER_gp            0
#define RTC_PRESCALER0_bm           (1 << 0)
#define RTC_PRESCALER0_bp           0
#define RTC_PRESCALER1_bm           (1 << 1)
#define RTC_PRESCALER1_bp           1
#define RTC_PRESCALER2_bm           (1 << 2)
#define RTC_PRESCALER2_bp           2
#define RTC_STATUS                  _SFR_MEM8(0x0401)
#define RTC_SYNCBUSY_bm             0x01
#define RTC_SYNCBUSY_bp             0
#define RTC_TEMP                    _SFR_MEM8(0x0404)
#define SIGNATURE_0                 0x1E
#define SIGNATURE_1                 0x97
#define SIGNATURE_2                 0x46
#define SIGNATURES_END              (SIGNATURES_START + SIGNATURES_SIZE - 1)
#define SIGNATURES_PAGE_SIZE        (0)
#define SIGNATURES_SIZE             (3)
#define SIGNATURES_START            (0x0000)
#define SLEEP_CTRL                  _SFR_MEM8(0x0048)
#define SLEEP_SEN_bm                0x01
#define SLEEP_SEN_bp                0
#define SLEEP_SMODE_gm              0x0E
#define SLEEP_SMODE_gp              1
#define SLEEP_SMODE0_bm             (1 << 1)
#define SLEEP_SMODE0_bp             1
#define SLEEP_SMODE1_bm             (1 << 2)
#define SLEEP_SMODE1_bp             2
#define SLEEP_SMODE2_bm             (1 << 3)
#define SLEEP_SMODE2_bp             3
#define SP                          _SFR_MEM16(0x3D)
#define SPH                         _SFR_MEM8(0x003E)
#define SPI_CLK2X_bm                0x80
#define SPI_CLK2X_bp                7
#define SPI_DORD_bm                 0x20
#define SPI_DORD_bp                 5
#define SPI_ENABLE_bm               0x40
#define SPI_ENABLE_bp               6
#define SPI_IF_bm                   0x80
#define SPI_IF_bp                   7
#define SPI_INTLVL_gm               0x03
#define SPI_INTLVL_gp               0
#define SPI_INTLVL0_bm              (1 << 0)
#define SPI_INTLVL0_bp              0
#define SPI_INTLVL1_bm              (1 << 1)
#define SPI_INTLVL1_bp              1
#define SPI_MASTER_bm               0x10
#define SPI_MASTER_bp               4
#define SPI_MODE_gm                 0x0C
#define SPI_MODE_gp                 2
#define SPI_MODE0_bm                (1 << 2)
#define SPI_MODE0_bp                2
#define SPI_MODE1_bm                (1 << 3)
#define SPI_MODE1_bp                3
#define SPI_PRESCALER_gm            0x03
#define SPI_PRESCALER_gp            0
#define SPI_PRESCALER0_bm           (1 << 0)
#define SPI_PRESCALER0_bp           0
#define SPI_PRESCALER1_bm           (1 << 1)
#define SPI_PRESCALER1_bp           1
#define SPI_WRCOL_bm                0x40
#define SPI_WRCOL_bp                6
#define SPIC_CTRL                   _SFR_MEM8(0x08C0)
#define SPIC_DATA                   _SFR_MEM8(0x08C3)
#define SPIC_INT_vect               _VECTOR(24)
#define SPIC_INT_vect_num           24
#define SPIC_INTCTRL                _SFR_MEM8(0x08C1)
#define SPIC_STATUS                 _SFR_MEM8(0x08C2)
#define SPID_CTRL                   _SFR_MEM8(0x09C0)
#define SPID_DATA                   _SFR_MEM8(0x09C3)
#define SPID_INT_vect               _VECTOR(87)
#define SPID_INT_vect_num           87
#define SPID_INTCTRL                _SFR_MEM8(0x09C1)
#define SPID_STATUS                 _SFR_MEM8(0x09C2)
#define SPL                         _SFR_MEM8(0x003D)
#define SPM_PAGESIZE                256
#define SREG                        _SFR_MEM8(0x003F)
#define SREG_C                      (0)
#define SREG_H                      (5)
#define SREG_I                      (7)
#define SREG_N                      (2)
#define SREG_S                      (4)
#define SREG_T                      (6)
#define SREG_V                      (3)
#define SREG_Z                      (1)
#define TC0_BYTEM_gm                0x03
#define TC0_BYTEM_gp                0
#define TC0_BYTEM0_bm               (1 << 0)
#define TC0_BYTEM0_bp               0
#define TC0_BYTEM1_bm               (1 << 1)
#define TC0_BYTEM1_bp               1
#define TC0_CCABV_bm                0x02
#define TC0_CCABV_bp                1
#define TC0_CCAEN_bm                0x10
#define TC0_CCAEN_bp                4
#define TC0_CCAIF_bm                0x10
#define TC0_CCAIF_bp                4
#define TC0_CCAINTLVL_gm            0x03
#define TC0_CCAINTLVL_gp            0
#define TC0_CCAINTLVL0_bm           (1 << 0)
#define TC0_CCAINTLVL0_bp           0
#define TC0_CCAINTLVL1_bm           (1 << 1)
#define TC0_CCAINTLVL1_bp           1
#define TC0_CCBBV_bm                0x04
#define TC0_CCBBV_bp                2
#define TC0_CCBEN_bm                0x20
#define TC0_CCBEN_bp                5
#define TC0_CCBIF_bm                0x20
#define TC0_CCBIF_bp                5
#define TC0_CCBINTLVL_gm            0x0C
#define TC0_CCBINTLVL_gp            2
#define TC0_CCBINTLVL0_bm           (1 << 2)
#define TC0_CCBINTLVL0_bp           2
#define TC0_CCBINTLVL1_bm           (1 << 3)
#define TC0_CCBINTLVL1_bp           3
#define TC0_CCCBV_bm                0x08
#define TC0_CCCBV_bp                3
#define TC0_CCCEN_bm                0x40
#define TC0_CCCEN_bp                6
#define TC0_CCCIF_bm                0x40
#define TC0_CCCIF_bp                6
#define TC0_CCCINTLVL_gm            0x30
#define TC0_CCCINTLVL_gp            4
#define TC0_CCCINTLVL0_bm           (1 << 4)
#define TC0_CCCINTLVL0_bp           4
#define TC0_CCCINTLVL1_bm           (1 << 5)
#define TC0_CCCINTLVL1_bp           5
#define TC0_CCDBV_bm                0x10
#define TC0_CCDBV_bp                4
#define TC0_CCDEN_bm                0x80
#define TC0_CCDEN_bp                7
#define TC0_CCDIF_bm                0x80
#define TC0_CCDIF_bp                7
#define TC0_CCDINTLVL_gm            0xC0
#define TC0_CCDINTLVL_gp            6
#define TC0_CCDINTLVL0_bm           (1 << 6)
#define TC0_CCDINTLVL0_bp           6
#define TC0_CCDINTLVL1_bm           (1 << 7)
#define TC0_CCDINTLVL1_bp           7
#define TC0_CLKSEL_gm               0x0F
#define TC0_CLKSEL_gp               0
#define TC0_CLKSEL0_bm              (1 << 0)
#define TC0_CLKSEL0_bp              0
#define TC0_CLKSEL1_bm              (1 << 1)
#define TC0_CLKSEL1_bp              1
#define TC0_CLKSEL2_bm              (1 << 2)
#define TC0_CLKSEL2_bp              2
#define TC0_CLKSEL3_bm              (1 << 3)
#define TC0_CLKSEL3_bp              3
#define TC0_CMD_gm                  0x0C
#define TC0_CMD_gp                  2
#define TC0_CMD0_bm                 (1 << 2)
#define TC0_CMD0_bp                 2
#define TC0_CMD1_bm                 (1 << 3)
#define TC0_CMD1_bp                 3
#define TC0_CMPA_bm                 0x01
#define TC0_CMPA_bp                 0
#define TC0_CMPB_bm                 0x02
#define TC0_CMPB_bp                 1
#define TC0_CMPC_bm                 0x04
#define TC0_CMPC_bp                 2
#define TC0_CMPD_bm                 0x08
#define TC0_CMPD_bp                 3
#define TC0_DIR_bm                  0x01
#define TC0_DIR_bp                  0
#define TC0_ERRIF_bm                0x02
#define TC0_ERRIF_bp                1
#define TC0_ERRINTLVL_gm            0x0C
#define TC0_ERRINTLVL_gp            2
#define TC0_ERRINTLVL0_bm           (1 << 2)
#define TC0_ERRINTLVL0_bp           2
#define TC0_ERRINTLVL1_bm           (1 << 3)
#define TC0_ERRINTLVL1_bp           3
#define TC0_EVACT_gm                0xE0
#define TC0_EVACT_gp                5
#define TC0_EVACT0_bm               (1 << 5)
#define TC0_EVACT0_bp               5
#define TC0_EVACT1_bm               (1 << 6)
#define TC0_EVACT1_bp               6
#define TC0_EVACT2_bm               (1 << 7)
#define TC0_EVACT2_bp               7
#define TC0_EVDLY_bm                0x10
#define TC0_EVDLY_bp                4
#define TC0_EVSEL_gm                0x0F
#define TC0_EVSEL_gp                0
#define TC0_EVSEL0_bm               (1 << 0)
#define TC0_EVSEL0_bp               0
#define TC0_EVSEL1_bm               (1 << 1)
#define TC0_EVSEL1_bp               1
#define TC0_EVSEL2_bm               (1 << 2)
#define TC0_EVSEL2_bp               2
#define TC0_EVSEL3_bm               (1 << 3)
#define TC0_EVSEL3_bp               3
#define TC0_LUPD_bm                 0x02
#define TC0_LUPD_bp                 1
#define TC0_OVFIF_bm                0x01
#define TC0_OVFIF_bp                0
#define TC0_OVFINTLVL_gm            0x03
#define TC0_OVFINTLVL_gp            0
#define TC0_OVFINTLVL0_bm           (1 << 0)
#define TC0_OVFINTLVL0_bp           0
#define TC0_OVFINTLVL1_bm           (1 << 1)
#define TC0_OVFINTLVL1_bp           1
#define TC0_PERBV_bm                0x01
#define TC0_PERBV_bp                0
#define TC0_WGMODE_gm               0x07
#define TC0_WGMODE_gp               0
#define TC0_WGMODE0_bm              (1 << 0)
#define TC0_WGMODE0_bp              0
#define TC0_WGMODE1_bm              (1 << 1)
#define TC0_WGMODE1_bp              1
#define TC0_WGMODE2_bm              (1 << 2)
#define TC0_WGMODE2_bp              2
#define TC1_BYTEM_bm                0x01
#define TC1_BYTEM_bp                0
#define TC1_CCABV_bm                0x02
#define TC1_CCABV_bp                1
#define TC1_CCAEN_bm                0x10
#define TC1_CCAEN_bp                4
#define TC1_CCAIF_bm                0x10
#define TC1_CCAIF_bp                4
#define TC1_CCAINTLVL_gm            0x03
#define TC1_CCAINTLVL_gp            0
#define TC1_CCAINTLVL0_bm           (1 << 0)
#define TC1_CCAINTLVL0_bp           0
#define TC1_CCAINTLVL1_bm           (1 << 1)
#define TC1_CCAINTLVL1_bp           1
#define TC1_CCBBV_bm                0x04
#define TC1_CCBBV_bp                2
#define TC1_CCBEN_bm                0x20
#define TC1_CCBEN_bp                5
#define TC1_CCBIF_bm                0x20
#define TC1_CCBIF_bp                5
#define TC1_CCBINTLVL_gm            0x0C
#define TC1_CCBINTLVL_gp            2
#define TC1_CCBINTLVL0_bm           (1 << 2)
#define TC1_CCBINTLVL0_bp           2
#define TC1_CCBINTLVL1_bm           (1 << 3)
#define TC1_CCBINTLVL1_bp           3
#define TC1_CLKSEL_gm               0x0F
#define TC1_CLKSEL_gp               0
#define TC1_CLKSEL0_bm              (1 << 0)
#define TC1_CLKSEL0_bp              0
#define TC1_CLKSEL1_bm              (1 << 1)
#define TC1_CLKSEL1_bp              1
#define TC1_CLKSEL2_bm              (1 << 2)
#define TC1_CLKSEL2_bp              2
#define TC1_CLKSEL3_bm              (1 << 3)
#define TC1_CLKSEL3_bp              3
#define TC1_CMD_gm                  0x0C
#define TC1_CMD_gp                  2
#define TC1_CMD0_bm                 (1 << 2)
#define TC1_CMD0_bp                 2
#define TC1_CMD1_bm                 (1 << 3)
#define TC1_CMD1_bp                 3
#define TC1_CMPA_bm                 0x01
#define TC1_CMPA_bp                 0
#define TC1_CMPB_bm                 0x02
#define TC1_CMPB_bp                 1
#define TC1_DIR_bm                  0x01
#define TC1_DIR_bp                  0
#define TC1_ERRIF_bm                0x02
#define TC1_ERRIF_bp                1
#define TC1_ERRINTLVL_gm            0x0C
#define TC1_ERRINTLVL_gp            2
#define TC1_ERRINTLVL0_bm           (1 << 2)
#define TC1_ERRINTLVL0_bp           2
#define TC1_ERRINTLVL1_bm           (1 << 3)
#define TC1_ERRINTLVL1_bp           3
#define TC1_EVACT_gm                0xE0
#define TC1_EVACT_gp                5
#define TC1_EVACT0_bm               (1 << 5)
#define TC1_EVACT0_bp               5
#define TC1_EVACT1_bm               (1 << 6)
#define TC1_EVACT1_bp               6
#define TC1_EVACT2_bm               (1 << 7)
#define TC1_EVACT2_bp               7
#define TC1_EVDLY_bm                0x10
#define TC1_EVDLY_bp                4
#define TC1_EVSEL_gm                0x0F
#define TC1_EVSEL_gp                0
#define TC1_EVSEL0_bm               (1 << 0)
#define TC1_EVSEL0_bp               0
#define TC1_EVSEL1_bm               (1 << 1)
#define TC1_EVSEL1_bp               1
#define TC1_EVSEL2_bm               (1 << 2)
#define TC1_EVSEL2_bp               2
#define TC1_EVSEL3_bm               (1 << 3)
#define TC1_EVSEL3_bp               3
#define TC1_LUPD_bm                 0x02
#define TC1_LUPD_bp                 1
#define TC1_OVFIF_bm                0x01
#define TC1_OVFIF_bp                0
#define TC1_OVFINTLVL_gm            0x03
#define TC1_OVFINTLVL_gp            0
#define TC1_OVFINTLVL0_bm           (1 << 0)
#define TC1_OVFINTLVL0_bp           0
#define TC1_OVFINTLVL1_bm           (1 << 1)
#define TC1_OVFINTLVL1_bp           1
#define TC1_PERBV_bm                0x01
#define TC1_PERBV_bp                0
#define TC1_WGMODE_gm               0x07
#define TC1_WGMODE_gp               0
#define TC1_WGMODE0_bm              (1 << 0)
#define TC1_WGMODE0_bp              0
#define TC1_WGMODE1_bm              (1 << 1)
#define TC1_WGMODE1_bp              1
#define TC1_WGMODE2_bm              (1 << 2)
#define TC1_WGMODE2_bp              2
#define TC2_BYTEM_gm                0x03
#define TC2_BYTEM_gp                0
#define TC2_BYTEM0_bm               (1 << 0)
#define TC2_BYTEM0_bp               0
#define TC2_BYTEM1_bm               (1 << 1)
#define TC2_BYTEM1_bp               1
#define TC2_CLKSEL_gm               0x0F
#define TC2_CLKSEL_gp               0
#define TC2_CLKSEL0_bm              (1 << 0)
#define TC2_CLKSEL0_bp              0
#define TC2_CLKSEL1_bm              (1 << 1)
#define TC2_CLKSEL1_bp              1
#define TC2_CLKSEL2_bm              (1 << 2)
#define TC2_CLKSEL2_bp              2
#define TC2_CLKSEL3_bm              (1 << 3)
#define TC2_CLKSEL3_bp              3
#define TC2_CMD_gm                  0x0C
#define TC2_CMD_gp                  2
#define TC2_CMD0_bm                 (1 << 2)
#define TC2_CMD0_bp                 2
#define TC2_CMD1_bm                 (1 << 3)
#define TC2_CMD1_bp                 3
#define TC2_CMDEN_gm                0x03
#define TC2_CMDEN_gp                0
#define TC2_CMDEN0_bm               (1 << 0)
#define TC2_CMDEN0_bp               0
#define TC2_CMDEN1_bm               (1 << 1)
#define TC2_CMDEN1_bp               1
#define TC2_HCMPA_bm                0x10
#define TC2_HCMPA_bp                4
#define TC2_HCMPAEN_bm              0x10
#define TC2_HCMPAEN_bp              4
#define TC2_HCMPB_bm                0x20
#define TC2_HCMPB_bp                5
#define TC2_HCMPBEN_bm              0x20
#define TC2_HCMPBEN_bp              5
#define TC2_HCMPC_bm                0x40
#define TC2_HCMPC_bp                6
#define TC2_HCMPCEN_bm              0x40
#define TC2_HCMPCEN_bp              6
#define TC2_HCMPD_bm                0x80
#define TC2_HCMPD_bp                7
#define TC2_HCMPDEN_bm              0x80
#define TC2_HCMPDEN_bp              7
#define TC2_HUNFIF_bm               0x02
#define TC2_HUNFIF_bp               1
#define TC2_HUNFINTLVL_gm           0x0C
#define TC2_HUNFINTLVL_gp           2
#define TC2_HUNFINTLVL0_bm          (1 << 2)
#define TC2_HUNFINTLVL0_bp          2
#define TC2_HUNFINTLVL1_bm          (1 << 3)
#define TC2_HUNFINTLVL1_bp          3
#define TC2_LCMPA_bm                0x01
#define TC2_LCMPA_bp                0
#define TC2_LCMPAEN_bm              0x01
#define TC2_LCMPAEN_bp              0
#define TC2_LCMPAIF_bm              0x10
#define TC2_LCMPAIF_bp              4
#define TC2_LCMPAINTLVL_gm          0x03
#define TC2_LCMPAINTLVL_gp          0
#define TC2_LCMPAINTLVL0_bm         (1 << 0)
#define TC2_LCMPAINTLVL0_bp         0
#define TC2_LCMPAINTLVL1_bm         (1 << 1)
#define TC2_LCMPAINTLVL1_bp         1
#define TC2_LCMPB_bm                0x02
#define TC2_LCMPB_bp                1
#define TC2_LCMPBEN_bm              0x02
#define TC2_LCMPBEN_bp              1
#define TC2_LCMPBIF_bm              0x20
#define TC2_LCMPBIF_bp              5
#define TC2_LCMPBINTLVL_gm          0x0C
#define TC2_LCMPBINTLVL_gp          2
#define TC2_LCMPBINTLVL0_bm         (1 << 2)
#define TC2_LCMPBINTLVL0_bp         2
#define TC2_LCMPBINTLVL1_bm         (1 << 3)
#define TC2_LCMPBINTLVL1_bp         3
#define TC2_LCMPC_bm                0x04
#define TC2_LCMPC_bp                2
#define TC2_LCMPCEN_bm              0x04
#define TC2_LCMPCEN_bp              2
#define TC2_LCMPCIF_bm              0x40
#define TC2_LCMPCIF_bp              6
#define TC2_LCMPCINTLVL_gm          0x30
#define TC2_LCMPCINTLVL_gp          4
#define TC2_LCMPCINTLVL0_bm         (1 << 4)
#define TC2_LCMPCINTLVL0_bp         4
#define TC2_LCMPCINTLVL1_bm         (1 << 5)
#define TC2_LCMPCINTLVL1_bp         5
#define TC2_LCMPD_bm                0x08
#define TC2_LCMPD_bp                3
#define TC2_LCMPDEN_bm              0x08
#define TC2_LCMPDEN_bp              3
#define TC2_LCMPDIF_bm              0x80
#define TC2_LCMPDIF_bp              7
#define TC2_LCMPDINTLVL_gm          0xC0
#define TC2_LCMPDINTLVL_gp          6
#define TC2_LCMPDINTLVL0_bm         (1 << 6)
#define TC2_LCMPDINTLVL0_bp         6
#define TC2_LCMPDINTLVL1_bm         (1 << 7)
#define TC2_LCMPDINTLVL1_bp         7
#define TC2_LUNFIF_bm               0x01
#define TC2_LUNFIF_bp               0
#define TC2_LUNFINTLVL_gm           0x03
#define TC2_LUNFINTLVL_gp           0
#define TC2_LUNFINTLVL0_bm          (1 << 0)
#define TC2_LUNFINTLVL0_bp          0
#define TC2_LUNFINTLVL1_bm          (1 << 1)
#define TC2_LUNFINTLVL1_bp          1
#define TCC0_CCA                    _SFR_MEM16(0x0828)
#define TCC0_CCA_vect               _VECTOR(16)
#define TCC0_CCA_vect_num           16
#define TCC0_CCABUF                 _SFR_MEM16(0x0838)
#define TCC0_CCB                    _SFR_MEM16(0x082A)
#define TCC0_CCB_vect               _VECTOR(17)
#define TCC0_CCB_vect_num           17
#define TCC0_CCBBUF                 _SFR_MEM16(0x083A)
#define TCC0_CCC                    _SFR_MEM16(0x082C)
#define TCC0_CCC_vect               _VECTOR(18)
#define TCC0_CCC_vect_num           18
#define TCC0_CCCBUF                 _SFR_MEM16(0x083C)
#define TCC0_CCD                    _SFR_MEM16(0x082E)
#define TCC0_CCD_vect               _VECTOR(19)
#define TCC0_CCD_vect_num           19
#define TCC0_CCDBUF                 _SFR_MEM16(0x083E)
#define TCC0_CNT                    _SFR_MEM16(0x0820)
#define TCC0_CTRLA                  _SFR_MEM8(0x0800)
#define TCC0_CTRLB                  _SFR_MEM8(0x0801)
#define TCC0_CTRLC                  _SFR_MEM8(0x0802)
#define TCC0_CTRLD                  _SFR_MEM8(0x0803)
#define TCC0_CTRLE                  _SFR_MEM8(0x0804)
#define TCC0_CTRLFCLR               _SFR_MEM8(0x0808)
#define TCC0_CTRLFSET               _SFR_MEM8(0x0809)
#define TCC0_CTRLGCLR               _SFR_MEM8(0x080A)
#define TCC0_CTRLGSET               _SFR_MEM8(0x080B)
#define TCC0_ERR_vect               _VECTOR(15)
#define TCC0_ERR_vect_num           15
#define TCC0_INTCTRLA               _SFR_MEM8(0x0806)
#define TCC0_INTCTRLB               _SFR_MEM8(0x0807)
#define TCC0_INTFLAGS               _SFR_MEM8(0x080C)
#define TCC0_OVF_vect               _VECTOR(14)
#define TCC0_OVF_vect_num           14
#define TCC0_PER                    _SFR_MEM16(0x0826)
#define TCC0_PERBUF                 _SFR_MEM16(0x0836)
#define TCC0_TEMP                   _SFR_MEM8(0x080F)
#define TCC1_CCA                    _SFR_MEM16(0x0868)
#define TCC1_CCA_vect               _VECTOR(22)
#define TCC1_CCA_vect_num           22
#define TCC1_CCABUF                 _SFR_MEM16(0x0878)
#define TCC1_CCB                    _SFR_MEM16(0x086A)
#define TCC1_CCB_vect               _VECTOR(23)
#define TCC1_CCB_vect_num           23
#define TCC1_CCBBUF                 _SFR_MEM16(0x087A)
#define TCC1_CNT                    _SFR_MEM16(0x0860)
#define TCC1_CTRLA                  _SFR_MEM8(0x0840)
#define TCC1_CTRLB                  _SFR_MEM8(0x0841)
#define TCC1_CTRLC                  _SFR_MEM8(0x0842)
#define TCC1_CTRLD                  _SFR_MEM8(0x0843)
#define TCC1_CTRLE                  _SFR_MEM8(0x0844)
#define TCC1_CTRLFCLR               _SFR_MEM8(0x0848)
#define TCC1_CTRLFSET               _SFR_MEM8(0x0849)
#define TCC1_CTRLGCLR               _SFR_MEM8(0x084A)
#define TCC1_CTRLGSET               _SFR_MEM8(0x084B)
#define TCC1_ERR_vect               _VECTOR(21)
#define TCC1_ERR_vect_num           21
#define TCC1_INTCTRLA               _SFR_MEM8(0x0846)
#define TCC1_INTCTRLB               _SFR_MEM8(0x0847)
#define TCC1_INTFLAGS               _SFR_MEM8(0x084C)
#define TCC1_OVF_vect               _VECTOR(20)
#define TCC1_OVF_vect_num           20
#define TCC1_PER                    _SFR_MEM16(0x0866)
#define TCC1_PERBUF                 _SFR_MEM16(0x0876)
#define TCC1_TEMP                   _SFR_MEM8(0x084F)
#define TCC2_CTRLA                  _SFR_MEM8(0x0800)
#define TCC2_CTRLB                  _SFR_MEM8(0x0801)
#define TCC2_CTRLC                  _SFR_MEM8(0x0802)
#define TCC2_CTRLE                  _SFR_MEM8(0x0804)
#define TCC2_CTRLF                  _SFR_MEM8(0x0809)
#define TCC2_HCMPA                  _SFR_MEM8(0x0829)
#define TCC2_HCMPB                  _SFR_MEM8(0x082B)
#define TCC2_HCMPC                  _SFR_MEM8(0x082D)
#define TCC2_HCMPD                  _SFR_MEM8(0x082F)
#define TCC2_HCNT                   _SFR_MEM8(0x0821)
#define TCC2_HPER                   _SFR_MEM8(0x0827)
#define TCC2_HUNF_vect              _VECTOR(15)
#define TCC2_HUNF_vect_num          15
#define TCC2_INTCTRLA               _SFR_MEM8(0x0806)
#define TCC2_INTCTRLB               _SFR_MEM8(0x0807)
#define TCC2_INTFLAGS               _SFR_MEM8(0x080C)
#define TCC2_LCMPA                  _SFR_MEM8(0x0828)
#define TCC2_LCMPA_vect             _VECTOR(16)
#define TCC2_LCMPA_vect_num         16
#define TCC2_LCMPB                  _SFR_MEM8(0x082A)
#define TCC2_LCMPB_vect             _VECTOR(17)
#define TCC2_LCMPB_vect_num         17
#define TCC2_LCMPC                  _SFR_MEM8(0x082C)
#define TCC2_LCMPC_vect             _VECTOR(18)
#define TCC2_LCMPC_vect_num         18
#define TCC2_LCMPD                  _SFR_MEM8(0x082E)
#define TCC2_LCMPD_vect             _VECTOR(19)
#define TCC2_LCMPD_vect_num         19
#define TCC2_LCNT                   _SFR_MEM8(0x0820)
#define TCC2_LPER                   _SFR_MEM8(0x0826)
#define TCC2_LUNF_vect              _VECTOR(14)
#define TCC2_LUNF_vect_num          14
#define TCD0_CCA                    _SFR_MEM16(0x0928)
#define TCD0_CCA_vect               _VECTOR(79)
#define TCD0_CCA_vect_num           79
#define TCD0_CCABUF                 _SFR_MEM16(0x0938)
#define TCD0_CCB                    _SFR_MEM16(0x092A)
#define TCD0_CCB_vect               _VECTOR(80)
#define TCD0_CCB_vect_num           80
#define TCD0_CCBBUF                 _SFR_MEM16(0x093A)
#define TCD0_CCC                    _SFR_MEM16(0x092C)
#define TCD0_CCC_vect               _VECTOR(81)
#define TCD0_CCC_vect_num           81
#define TCD0_CCCBUF                 _SFR_MEM16(0x093C)
#define TCD0_CCD                    _SFR_MEM16(0x092E)
#define TCD0_CCD_vect               _VECTOR(82)
#define TCD0_CCD_vect_num           82
#define TCD0_CCDBUF                 _SFR_MEM16(0x093E)
#define TCD0_CNT                    _SFR_MEM16(0x0920)
#define TCD0_CTRLA                  _SFR_MEM8(0x0900)
#define TCD0_CTRLB                  _SFR_MEM8(0x0901)
#define TCD0_CTRLC                  _SFR_MEM8(0x0902)
#define TCD0_CTRLD                  _SFR_MEM8(0x0903)
#define TCD0_CTRLE                  _SFR_MEM8(0x0904)
#define TCD0_CTRLFCLR               _SFR_MEM8(0x0908)
#define TCD0_CTRLFSET               _SFR_MEM8(0x0909)
#define TCD0_CTRLGCLR               _SFR_MEM8(0x090A)
#define TCD0_CTRLGSET               _SFR_MEM8(0x090B)
#define TCD0_ERR_vect               _VECTOR(78)
#define TCD0_ERR_vect_num           78
#define TCD0_INTCTRLA               _SFR_MEM8(0x0906)
#define TCD0_INTCTRLB               _SFR_MEM8(0x0907)
#define TCD0_INTFLAGS               _SFR_MEM8(0x090C)
#define TCD0_OVF_vect               _VECTOR(77)
#define TCD0_OVF_vect_num           77
#define TCD0_PER                    _SFR_MEM16(0x0926)
#define TCD0_PERBUF                 _SFR_MEM16(0x0936)
#define TCD0_TEMP                   _SFR_MEM8(0x090F)
#define TCD1_CCA                    _SFR_MEM16(0x0968)
#define TCD1_CCA_vect               _VECTOR(85)
#define TCD1_CCA_vect_num           85
#define TCD1_CCABUF                 _SFR_MEM16(0x0978)
#define TCD1_CCB                    _SFR_MEM16(0x096A)
#define TCD1_CCB_vect               _VECTOR(86)
#define TCD1_CCB_vect_num           86
#define TCD1_CCBBUF                 _SFR_MEM16(0x097A)
#define TCD1_CNT                    _SFR_MEM16(0x0960)
#define TCD1_CTRLA                  _SFR_MEM8(0x0940)
#define TCD1_CTRLB                  _SFR_MEM8(0x0941)
#define TCD1_CTRLC                  _SFR_MEM8(0x0942)
#define TCD1_CTRLD                  _SFR_MEM8(0x0943)
#define TCD1_CTRLE                  _SFR_MEM8(0x0944)
#define TCD1_CTRLFCLR               _SFR_MEM8(0x0948)
#define TCD1_CTRLFSET               _SFR_MEM8(0x0949)
#define TCD1_CTRLGCLR               _SFR_MEM8(0x094A)
#define TCD1_CTRLGSET               _SFR_MEM8(0x094B)
#define TCD1_ERR_vect               _VECTOR(84)
#define TCD1_ERR_vect_num           84
#define TCD1_INTCTRLA               _SFR_MEM8(0x0946)
#define TCD1_INTCTRLB               _SFR_MEM8(0x0947)
#define TCD1_INTFLAGS               _SFR_MEM8(0x094C)
#define TCD1_OVF_vect               _VECTOR(83)
#define TCD1_OVF_vect_num           83
#define TCD1_PER                    _SFR_MEM16(0x0966)
#define TCD1_PERBUF                 _SFR_MEM16(0x0976)
#define TCD1_TEMP                   _SFR_MEM8(0x094F)
#define TCD2_CTRLA                  _SFR_MEM8(0x0900)
#define TCD2_CTRLB                  _SFR_MEM8(0x0901)
#define TCD2_CTRLC                  _SFR_MEM8(0x0902)
#define TCD2_CTRLE                  _SFR_MEM8(0x0904)
#define TCD2_CTRLF                  _SFR_MEM8(0x0909)
#define TCD2_HCMPA                  _SFR_MEM8(0x0929)
#define TCD2_HCMPB                  _SFR_MEM8(0x092B)
#define TCD2_HCMPC                  _SFR_MEM8(0x092D)
#define TCD2_HCMPD                  _SFR_MEM8(0x092F)
#define TCD2_HCNT                   _SFR_MEM8(0x0921)
#define TCD2_HPER                   _SFR_MEM8(0x0927)
#define TCD2_HUNF_vect              _VECTOR(78)
#define TCD2_HUNF_vect_num          78
#define TCD2_INTCTRLA               _SFR_MEM8(0x0906)
#define TCD2_INTCTRLB               _SFR_MEM8(0x0907)
#define TCD2_INTFLAGS               _SFR_MEM8(0x090C)
#define TCD2_LCMPA                  _SFR_MEM8(0x0928)
#define TCD2_LCMPA_vect             _VECTOR(79)
#define TCD2_LCMPA_vect_num         79
#define TCD2_LCMPB                  _SFR_MEM8(0x092A)
#define TCD2_LCMPB_vect             _VECTOR(80)
#define TCD2_LCMPB_vect_num         80
#define TCD2_LCMPC                  _SFR_MEM8(0x092C)
#define TCD2_LCMPC_vect             _VECTOR(81)
#define TCD2_LCMPC_vect_num         81
#define TCD2_LCMPD                  _SFR_MEM8(0x092E)
#define TCD2_LCMPD_vect             _VECTOR(82)
#define TCD2_LCMPD_vect_num         82
#define TCD2_LCNT                   _SFR_MEM8(0x0920)
#define TCD2_LPER                   _SFR_MEM8(0x0926)
#define TCD2_LUNF_vect              _VECTOR(77)
#define TCD2_LUNF_vect_num          77
#define TCE0_CCA                    _SFR_MEM16(0x0A28)
#define TCE0_CCA_vect               _VECTOR(49)
#define TCE0_CCA_vect_num           49
#define TCE0_CCABUF                 _SFR_MEM16(0x0A38)
#define TCE0_CCB                    _SFR_MEM16(0x0A2A)
#define TCE0_CCB_vect               _VECTOR(50)
#define TCE0_CCB_vect_num           50
#define TCE0_CCBBUF                 _SFR_MEM16(0x0A3A)
#define TCE0_CCC                    _SFR_MEM16(0x0A2C)
#define TCE0_CCC_vect               _VECTOR(51)
#define TCE0_CCC_vect_num           51
#define TCE0_CCCBUF                 _SFR_MEM16(0x0A3C)
#define TCE0_CCD                    _SFR_MEM16(0x0A2E)
#define TCE0_CCD_vect               _VECTOR(52)
#define TCE0_CCD_vect_num           52
#define TCE0_CCDBUF                 _SFR_MEM16(0x0A3E)
#define TCE0_CNT                    _SFR_MEM16(0x0A20)
#define TCE0_CTRLA                  _SFR_MEM8(0x0A00)
#define TCE0_CTRLB                  _SFR_MEM8(0x0A01)
#define TCE0_CTRLC                  _SFR_MEM8(0x0A02)
#define TCE0_CTRLD                  _SFR_MEM8(0x0A03)
#define TCE0_CTRLE                  _SFR_MEM8(0x0A04)
#define TCE0_CTRLFCLR               _SFR_MEM8(0x0A08)
#define TCE0_CTRLFSET               _SFR_MEM8(0x0A09)
#define TCE0_CTRLGCLR               _SFR_MEM8(0x0A0A)
#define TCE0_CTRLGSET               _SFR_MEM8(0x0A0B)
#define TCE0_ERR_vect               _VECTOR(48)
#define TCE0_ERR_vect_num           48
#define TCE0_INTCTRLA               _SFR_MEM8(0x0A06)
#define TCE0_INTCTRLB               _SFR_MEM8(0x0A07)
#define TCE0_INTFLAGS               _SFR_MEM8(0x0A0C)
#define TCE0_OVF_vect               _VECTOR(47)
#define TCE0_OVF_vect_num           47
#define TCE0_PER                    _SFR_MEM16(0x0A26)
#define TCE0_PERBUF                 _SFR_MEM16(0x0A36)
#define TCE0_TEMP                   _SFR_MEM8(0x0A0F)
#define TWI_EDIEN_bm                0x01
#define TWI_EDIEN_bp                0
#define TWI_MASTER_ACKACT_bm        0x04
#define TWI_MASTER_ACKACT_bp        2
#define TWI_MASTER_ARBLOST_bm       0x08
#define TWI_MASTER_ARBLOST_bp       3
#define TWI_MASTER_BUSERR_bm        0x04
#define TWI_MASTER_BUSERR_bp        2
#define TWI_MASTER_BUSSTATE_gm      0x03
#define TWI_MASTER_BUSSTATE_gp      0
#define TWI_MASTER_BUSSTATE0_bm     (1 << 0)
#define TWI_MASTER_BUSSTATE0_bp     0
#define TWI_MASTER_BUSSTATE1_bm     (1 << 1)
#define TWI_MASTER_BUSSTATE1_bp     1
#define TWI_MASTER_CLKHOLD_bm       0x20
#define TWI_MASTER_CLKHOLD_bp       5
#define TWI_MASTER_CMD_gm           0x03
#define TWI_MASTER_CMD_gp           0
#define TWI_MASTER_CMD0_bm          (1 << 0)
#define TWI_MASTER_CMD0_bp          0
#define TWI_MASTER_CMD1_bm          (1 << 1)
#define TWI_MASTER_CMD1_bp          1
#define TWI_MASTER_ENABLE_bm        0x08
#define TWI_MASTER_ENABLE_bp        3
#define TWI_MASTER_INTLVL_gm        0xC0
#define TWI_MASTER_INTLVL_gp        6
#define TWI_MASTER_INTLVL0_bm       (1 << 6)
#define TWI_MASTER_INTLVL0_bp       6
#define TWI_MASTER_INTLVL1_bm       (1 << 7)
#define TWI_MASTER_INTLVL1_bp       7
#define TWI_MASTER_QCEN_bm          0x02
#define TWI_MASTER_QCEN_bp          1
#define TWI_MASTER_RIEN_bm          0x20
#define TWI_MASTER_RIEN_bp          5
#define TWI_MASTER_RIF_bm           0x80
#define TWI_MASTER_RIF_bp           7
#define TWI_MASTER_RXACK_bm         0x10
#define TWI_MASTER_RXACK_bp         4
#define TWI_MASTER_SMEN_bm          0x01
#define TWI_MASTER_SMEN_bp          0
#define TWI_MASTER_TIMEOUT_gm       0x0C
#define TWI_MASTER_TIMEOUT_gp       2
#define TWI_MASTER_TIMEOUT0_bm      (1 << 2)
#define TWI_MASTER_TIMEOUT0_bp      2
#define TWI_MASTER_TIMEOUT1_bm      (1 << 3)
#define TWI_MASTER_TIMEOUT1_bp      3
#define TWI_MASTER_WIEN_bm          0x10
#define TWI_MASTER_WIEN_bp          4
#define TWI_MASTER_WIF_bm           0x40
#define TWI_MASTER_WIF_bp           6
#define TWI_SDAHOLD_gm              0x06
#define TWI_SDAHOLD_gp              1
#define TWI_SDAHOLD0_bm             (1 << 1)
#define TWI_SDAHOLD0_bp             1
#define TWI_SDAHOLD1_bm             (1 << 2)
#define TWI_SDAHOLD1_bp             2
#define TWI_SLAVE_ACKACT_bm         0x04
#define TWI_SLAVE_ACKACT_bp         2
#define TWI_SLAVE_ADDREN_bm         0x01
#define TWI_SLAVE_ADDREN_bp         0
#define TWI_SLAVE_ADDRMASK_gm       0xFE
#define TWI_SLAVE_ADDRMASK_gp       1
#define TWI_SLAVE_ADDRMASK0_bm      (1 << 1)
#define TWI_SLAVE_ADDRMASK0_bp      1
#define TWI_SLAVE_ADDRMASK1_bm      (1 << 2)
#define TWI_SLAVE_ADDRMASK1_bp      2
#define TWI_SLAVE_ADDRMASK2_bm      (1 << 3)
#define TWI_SLAVE_ADDRMASK2_bp      3
#define TWI_SLAVE_ADDRMASK3_bm      (1 << 4)
#define TWI_SLAVE_ADDRMASK3_bp      4
#define TWI_SLAVE_ADDRMASK4_bm      (1 << 5)
#define TWI_SLAVE_ADDRMASK4_bp      5
#define TWI_SLAVE_ADDRMASK5_bm      (1 << 6)
#define TWI_SLAVE_ADDRMASK5_bp      6
#define TWI_SLAVE_ADDRMASK6_bm      (1 << 7)
#define TWI_SLAVE_ADDRMASK6_bp      7
#define TWI_SLAVE_AP_bm             0x01
#define TWI_SLAVE_AP_bp             0
#define TWI_SLAVE_APIEN_bm          0x10
#define TWI_SLAVE_APIEN_bp          4
#define TWI_SLAVE_APIF_bm           0x40
#define TWI_SLAVE_APIF_bp           6
#define TWI_SLAVE_BUSERR_bm         0x04
#define TWI_SLAVE_BUSERR_bp         2
#define TWI_SLAVE_CLKHOLD_bm        0x20
#define TWI_SLAVE_CLKHOLD_bp        5
#define TWI_SLAVE_CMD_gm            0x03
#define TWI_SLAVE_CMD_gp            0
#define TWI_SLAVE_CMD0_bm           (1 << 0)
#define TWI_SLAVE_CMD0_bp           0
#define TWI_SLAVE_CMD1_bm           (1 << 1)
#define TWI_SLAVE_CMD1_bp           1
#define TWI_SLAVE_COLL_bm           0x08
#define TWI_SLAVE_COLL_bp           3
#define TWI_SLAVE_DIEN_bm           0x20
#define TWI_SLAVE_DIEN_bp           5
#define TWI_SLAVE_DIF_bm            0x80
#define TWI_SLAVE_DIF_bp            7
#define TWI_SLAVE_DIR_bm            0x02
#define TWI_SLAVE_DIR_bp            1
#define TWI_SLAVE_ENABLE_bm         0x08
#define TWI_SLAVE_ENABLE_bp         3
#define TWI_SLAVE_INTLVL_gm         0xC0
#define TWI_SLAVE_INTLVL_gp         6
#define TWI_SLAVE_INTLVL0_bm        (1 << 6)
#define TWI_SLAVE_INTLVL0_bp        6
#define TWI_SLAVE_INTLVL1_bm        (1 << 7)
#define TWI_SLAVE_INTLVL1_bp        7
#define TWI_SLAVE_PIEN_bm           0x04
#define TWI_SLAVE_PIEN_bp           2
#define TWI_SLAVE_PMEN_bm           0x02
#define TWI_SLAVE_PMEN_bp           1
#define TWI_SLAVE_RXACK_bm          0x10
#define TWI_SLAVE_RXACK_bp          4
#define TWI_SLAVE_SMEN_bm           0x01
#define TWI_SLAVE_SMEN_bp           0
#define TWIC_CTRL                   _SFR_MEM8(0x0480)
#define TWIC_MASTER_ADDR            _SFR_MEM8(0x0486)
#define TWIC_MASTER_BAUD            _SFR_MEM8(0x0485)
#define TWIC_MASTER_CTRLA           _SFR_MEM8(0x0481)
#define TWIC_MASTER_CTRLB           _SFR_MEM8(0x0482)
#define TWIC_MASTER_CTRLC           _SFR_MEM8(0x0483)
#define TWIC_MASTER_DATA            _SFR_MEM8(0x0487)
#define TWIC_MASTER_STATUS          _SFR_MEM8(0x0484)
#define TWIC_SLAVE_ADDR             _SFR_MEM8(0x048B)
#define TWIC_SLAVE_ADDRMASK         _SFR_MEM8(0x048D)
#define TWIC_SLAVE_CTRLA            _SFR_MEM8(0x0488)
#define TWIC_SLAVE_CTRLB            _SFR_MEM8(0x0489)
#define TWIC_SLAVE_DATA             _SFR_MEM8(0x048C)
#define TWIC_SLAVE_STATUS           _SFR_MEM8(0x048A)
#define TWIC_TWIM_vect              _VECTOR(13)
#define TWIC_TWIM_vect_num          13
#define TWIC_TWIS_vect              _VECTOR(12)
#define TWIC_TWIS_vect_num          12
#define TWIE_CTRL                   _SFR_MEM8(0x04A0)
#define TWIE_MASTER_ADDR            _SFR_MEM8(0x04A6)
#define TWIE_MASTER_BAUD            _SFR_MEM8(0x04A5)
#define TWIE_MASTER_CTRLA           _SFR_MEM8(0x04A1)
#define TWIE_MASTER_CTRLB           _SFR_MEM8(0x04A2)
#define TWIE_MASTER_CTRLC           _SFR_MEM8(0x04A3)
#define TWIE_MASTER_DATA            _SFR_MEM8(0x04A7)
#define TWIE_MASTER_STATUS          _SFR_MEM8(0x04A4)
#define TWIE_SLAVE_ADDR             _SFR_MEM8(0x04AB)
#define TWIE_SLAVE_ADDRMASK         _SFR_MEM8(0x04AD)
#define TWIE_SLAVE_CTRLA            _SFR_MEM8(0x04A8)
#define TWIE_SLAVE_CTRLB            _SFR_MEM8(0x04A9)
#define TWIE_SLAVE_DATA             _SFR_MEM8(0x04AC)
#define TWIE_SLAVE_STATUS           _SFR_MEM8(0x04AA)
#define TWIE_TWIM_vect              _VECTOR(46)
#define TWIE_TWIM_vect_num          46
#define TWIE_TWIS_vect              _VECTOR(45)
#define TWIE_TWIS_vect_num          45
#define USART_BSCALE_gm             0xF0
#define USART_BSCALE_gp             4
#define USART_BSCALE0_bm            (1 << 4)
#define USART_BSCALE0_bp            4
#define USART_BSCALE1_bm            (1 << 5)
#define USART_BSCALE1_bp            5
#define USART_BSCALE2_bm            (1 << 6)
#define USART_BSCALE2_bp            6
#define USART_BSCALE3_bm            (1 << 7)
#define USART_BSCALE3_bp            7
#define USART_BSEL_gm               0xFF
#define USART_BSEL_gp               0
#define USART_BSEL0_bm              (1 << 0)
#define USART_BSEL0_bp              0
#define USART_BSEL1_bm              (1 << 1)
#define USART_BSEL1_bp              1
#define USART_BSEL2_bm              (1 << 2)
#define USART_BSEL2_bp              2
#define USART_BSEL3_bm              (1 << 3)
#define USART_BSEL3_bp              3
#define USART_BSEL4_bm              (1 << 4)
#define USART_BSEL4_bp              4
#define USART_BSEL5_bm              (1 << 5)
#define USART_BSEL5_bp              5
#define USART_BSEL6_bm              (1 << 6)
#define USART_BSEL6_bp              6
#define USART_BSEL7_bm              (1 << 7)
#define USART_BSEL7_bp              7
#define USART_BUFOVF_bm             0x08
#define USART_BUFOVF_bp             3
#define USART_CHSIZE_gm             0x07
#define USART_CHSIZE_gp             0
#define USART_CHSIZE0_bm            (1 << 0)
#define USART_CHSIZE0_bp            0
#define USART_CHSIZE1_bm            (1 << 1)
#define USART_CHSIZE1_bp            1
#define USART_CHSIZE2_bm            (1 << 2)
#define USART_CHSIZE2_bp            2
#define USART_CLK2X_bm              0x04
#define USART_CLK2X_bp              2
#define USART_CMODE_gm              0xC0
#define USART_CMODE_gp              6
#define USART_CMODE0_bm             (1 << 6)
#define USART_CMODE0_bp             6
#define USART_CMODE1_bm             (1 << 7)
#define USART_CMODE1_bp             7
#define USART_DREIF_bm              0x20
#define USART_DREIF_bp              5
#define USART_DREINTLVL_gm          0x03
#define USART_DREINTLVL_gp          0
#define USART_DREINTLVL0_bm         (1 << 0)
#define USART_DREINTLVL0_bp         0
#define USART_DREINTLVL1_bm         (1 << 1)
#define USART_DREINTLVL1_bp         1
#define USART_FERR_bm               0x10
#define USART_FERR_bp               4
#define USART_MPCM_bm               0x02
#define USART_MPCM_bp               1
#define USART_PERR_bm               0x04
#define USART_PERR_bp               2
#define USART_PMODE_gm              0x30
#define USART_PMODE_gp              4
#define USART_PMODE0_bm             (1 << 4)
#define USART_PMODE0_bp             4
#define USART_PMODE1_bm             (1 << 5)
#define USART_PMODE1_bp             5
#define USART_RXB8_bm               0x01
#define USART_RXB8_bp               0
#define USART_RXCIF_bm              0x80
#define USART_RXCIF_bp              7
#define USART_RXCINTLVL_gm          0x30
#define USART_RXCINTLVL_gp          4
#define USART_RXCINTLVL0_bm         (1 << 4)
#define USART_RXCINTLVL0_bp         4
#define USART_RXCINTLVL1_bm         (1 << 5)
#define USART_RXCINTLVL1_bp         5
#define USART_RXEN_bm               0x10
#define USART_RXEN_bp               4
#define USART_SBMODE_bm             0x08
#define USART_SBMODE_bp             3
#define USART_TXB8_bm               0x01
#define USART_TXB8_bp               0
#define USART_TXCIF_bm              0x40
#define USART_TXCIF_bp              6
#define USART_TXCINTLVL_gm          0x0C
#define USART_TXCINTLVL_gp          2
#define USART_TXCINTLVL0_bm         (1 << 2)
#define USART_TXCINTLVL0_bp         2
#define USART_TXCINTLVL1_bm         (1 << 3)
#define USART_TXCINTLVL1_bp         3
#define USART_TXEN_bm               0x08
#define USART_TXEN_bp               3
#define USARTC0_BAUDCTRLA           _SFR_MEM8(0x08A6)
#define USARTC0_BAUDCTRLB           _SFR_MEM8(0x08A7)
#define USARTC0_CTRLA               _SFR_MEM8(0x08A3)
#define USARTC0_CTRLB               _SFR_MEM8(0x08A4)
#define USARTC0_CTRLC               _SFR_MEM8(0x08A5)
#define USARTC0_DATA                _SFR_MEM8(0x08A0)
#define USARTC0_DRE_vect            _VECTOR(26)
#define USARTC0_DRE_vect_num        26
#define USARTC0_RXC_vect            _VECTOR(25)
#define USARTC0_RXC_vect_num        25
#define USARTC0_STATUS              _SFR_MEM8(0x08A1)
#define USARTC0_TXC_vect            _VECTOR(27)
#define USARTC0_TXC_vect_num        27
#define USARTC1_BAUDCTRLA           _SFR_MEM8(0x08B6)
#define USARTC1_BAUDCTRLB           _SFR_MEM8(0x08B7)
#define USARTC1_CTRLA               _SFR_MEM8(0x08B3)
#define USARTC1_CTRLB               _SFR_MEM8(0x08B4)
#define USARTC1_CTRLC               _SFR_MEM8(0x08B5)
#define USARTC1_DATA                _SFR_MEM8(0x08B0)
#define USARTC1_DRE_vect            _VECTOR(29)
#define USARTC1_DRE_vect_num        29
#define USARTC1_RXC_vect            _VECTOR(28)
#define USARTC1_RXC_vect_num        28
#define USARTC1_STATUS              _SFR_MEM8(0x08B1)
#define USARTC1_TXC_vect            _VECTOR(30)
#define USARTC1_TXC_vect_num        30
#define USARTD0_BAUDCTRLA           _SFR_MEM8(0x09A6)
#define USARTD0_BAUDCTRLB           _SFR_MEM8(0x09A7)
#define USARTD0_CTRLA               _SFR_MEM8(0x09A3)
#define USARTD0_CTRLB               _SFR_MEM8(0x09A4)
#define USARTD0_CTRLC               _SFR_MEM8(0x09A5)
#define USARTD0_DATA                _SFR_MEM8(0x09A0)
#define USARTD0_DRE_vect            _VECTOR(89)
#define USARTD0_DRE_vect_num        89
#define USARTD0_RXC_vect            _VECTOR(88)
#define USARTD0_RXC_vect_num        88
#define USARTD0_STATUS              _SFR_MEM8(0x09A1)
#define USARTD0_TXC_vect            _VECTOR(90)
#define USARTD0_TXC_vect_num        90
#define USARTD1_BAUDCTRLA           _SFR_MEM8(0x09B6)
#define USARTD1_BAUDCTRLB           _SFR_MEM8(0x09B7)
#define USARTD1_CTRLA               _SFR_MEM8(0x09B3)
#define USARTD1_CTRLB               _SFR_MEM8(0x09B4)
#define USARTD1_CTRLC               _SFR_MEM8(0x09B5)
#define USARTD1_DATA                _SFR_MEM8(0x09B0)
#define USARTD1_DRE_vect            _VECTOR(92)
#define USARTD1_DRE_vect_num        92
#define USARTD1_RXC_vect            _VECTOR(91)
#define USARTD1_RXC_vect_num        91
#define USARTD1_STATUS              _SFR_MEM8(0x09B1)
#define USARTD1_TXC_vect            _VECTOR(93)
#define USARTD1_TXC_vect_num        93
#define USARTE0_BAUDCTRLA           _SFR_MEM8(0x0AA6)
#define USARTE0_BAUDCTRLB           _SFR_MEM8(0x0AA7)
#define USARTE0_CTRLA               _SFR_MEM8(0x0AA3)
#define USARTE0_CTRLB               _SFR_MEM8(0x0AA4)
#define USARTE0_CTRLC               _SFR_MEM8(0x0AA5)
#define USARTE0_DATA                _SFR_MEM8(0x0AA0)
#define USARTE0_DRE_vect            _VECTOR(59)
#define USARTE0_DRE_vect_num        59
#define USARTE0_RXC_vect            _VECTOR(58)
#define USARTE0_RXC_vect_num        58
#define USARTE0_STATUS              _SFR_MEM8(0x0AA1)
#define USARTE0_TXC_vect            _VECTOR(60)
#define USARTE0_TXC_vect_num        60
#define USB_ADDR                    _SFR_MEM8(0x04C3)
#define USB_ADDR_gm                 0x7F
#define USB_ADDR_gp                 0
#define USB_ADDR0_bm                (1 << 0)
#define USB_ADDR0_bp                0
#define USB_ADDR1_bm                (1 << 1)
#define USB_ADDR1_bp                1
#define USB_ADDR2_bm                (1 << 2)
#define USB_ADDR2_bp                2
#define USB_ADDR3_bm                (1 << 3)
#define USB_ADDR3_bp                3
#define USB_ADDR4_bm                (1 << 4)
#define USB_ADDR4_bp                4
#define USB_ADDR5_bm                (1 << 5)
#define USB_ADDR5_bp                5
#define USB_ADDR6_bm                (1 << 6)
#define USB_ADDR6_bp                6
#define USB_ATTACH_bm               0x01
#define USB_ATTACH_bp               0
#define USB_BUSERRIE_bm             0x20
#define USB_BUSERRIE_bp             5
#define USB_BUSEVENT_vect           _VECTOR(125)
#define USB_BUSEVENT_vect_num       125
#define USB_BUSEVIE_bm              0x40
#define USB_BUSEVIE_bp              6
#define USB_BUSRST_bm               0x01
#define USB_BUSRST_bp               0
#define USB_CAL0                    _SFR_MEM8(0x04FA)
#define USB_CAL1                    _SFR_MEM8(0x04FB)
#define USB_CRCIF_bm                0x08
#define USB_CRCIF_bp                3
#define USB_CTRLA                   _SFR_MEM8(0x04C0)
#define USB_CTRLB                   _SFR_MEM8(0x04C1)
#define USB_ENABLE_bm               0x80
#define USB_ENABLE_bp               7
#define USB_EP_BANK_bm              0x08
#define USB_EP_BANK_bp              3
#define USB_EP_BUFSIZE_gm           0x07
#define USB_EP_BUFSIZE_gp           0
#define USB_EP_BUFSIZE0_bm          (1 << 0)
#define USB_EP_BUFSIZE0_bp          0
#define USB_EP_BUFSIZE1_bm          (1 << 1)
#define USB_EP_BUFSIZE1_bp          1
#define USB_EP_BUFSIZE2_bm          (1 << 2)
#define USB_EP_BUFSIZE2_bp          2
#define USB_EP_BUSNACK0_bm          0x02
#define USB_EP_BUSNACK0_bp          1
#define USB_EP_BUSNACK1_bm          0x04
#define USB_EP_BUSNACK1_bp          2
#define USB_EP_CRC_bm               0x80
#define USB_EP_CRC_bp               7
#define USB_EP_INTDSBL_bm           0x08
#define USB_EP_INTDSBL_bp           3
#define USB_EP_MULTIPKT_bm          0x20
#define USB_EP_MULTIPKT_bp          5
#define USB_EP_OVF_bm               0x40
#define USB_EP_OVF_bp               6
#define USB_EP_PINGPONG_bm          0x10
#define USB_EP_PINGPONG_bp          4
#define USB_EP_SETUP_bm             0x10
#define USB_EP_SETUP_bp             4
#define USB_EP_STALL_bm             0x04
#define USB_EP_STALL_bp             2
#define USB_EP_STALLF_bm            0x80
#define USB_EP_STALLF_bp            7
#define USB_EP_TOGGLE_bm            0x01
#define USB_EP_TOGGLE_bp            0
#define USB_EP_TRNCOMPL0_bm         0x20
#define USB_EP_TRNCOMPL0_bp         5
#define USB_EP_TRNCOMPL1_bm         0x10
#define USB_EP_TRNCOMPL1_bp         4
#define USB_EP_TYPE_gm              0xC0
#define USB_EP_TYPE_gp              6
#define USB_EP_TYPE0_bm             (1 << 6)
#define USB_EP_TYPE0_bp             6
#define USB_EP_TYPE1_bm             (1 << 7)
#define USB_EP_TYPE1_bp             7
#define USB_EP_UNF_bm               0x40
#define USB_EP_UNF_bp               6
#define USB_EP_ZLP_bm               0x8000
#define USB_EP_ZLP_bp               15
#define USB_EPPTR                   _SFR_MEM16(0x04C6)
#define USB_FIFOEN_bm               0x20
#define USB_FIFOEN_bp               5
#define USB_FIFORP                  _SFR_MEM8(0x04C5)
#define USB_FIFORP_gm               0x1F
#define USB_FIFORP_gp               0
#define USB_FIFORP0_bm              (1 << 0)
#define USB_FIFORP0_bp              0
#define USB_FIFORP1_bm              (1 << 1)
#define USB_FIFORP1_bp              1
#define USB_FIFORP2_bm              (1 << 2)
#define USB_FIFORP2_bp              2
#define USB_FIFORP3_bm              (1 << 3)
#define USB_FIFORP3_bp              3
#define USB_FIFORP4_bm              (1 << 4)
#define USB_FIFORP4_bp              4
#define USB_FIFOWP                  _SFR_MEM8(0x04C4)
#define USB_FIFOWP_gm               0x1F
#define USB_FIFOWP_gp               0
#define USB_FIFOWP0_bm              (1 << 0)
#define USB_FIFOWP0_bp              0
#define USB_FIFOWP1_bm              (1 << 1)
#define USB_FIFOWP1_bp              1
#define USB_FIFOWP2_bm              (1 << 2)
#define USB_FIFOWP2_bp              2
#define USB_FIFOWP3_bm              (1 << 3)
#define USB_FIFOWP3_bp              3
#define USB_FIFOWP4_bm              (1 << 4)
#define USB_FIFOWP4_bp              4
#define USB_GNACK_bm                0x02
#define USB_GNACK_bp                1
#define USB_INTCTRLA                _SFR_MEM8(0x04C8)
#define USB_INTCTRLB                _SFR_MEM8(0x04C9)
#define USB_INTFLAGSACLR            _SFR_MEM8(0x04CA)
#define USB_INTFLAGSASET            _SFR_MEM8(0x04CB)
#define USB_INTFLAGSBCLR            _SFR_MEM8(0x04CC)
#define USB_INTFLAGSBSET            _SFR_MEM8(0x04CD)
#define USB_INTLVL_gm               0x03
#define USB_INTLVL_gp               0
#define USB_INTLVL0_bm              (1 << 0)
#define USB_INTLVL0_bp              0
#define USB_INTLVL1_bm              (1 << 1)
#define USB_INTLVL1_bp              1
#define USB_MAXEP_gm                0x0F
#define USB_MAXEP_gp                0
#define USB_MAXEP0_bm               (1 << 0)
#define USB_MAXEP0_bp               0
#define USB_MAXEP1_bm               (1 << 1)
#define USB_MAXEP1_bp               1
#define USB_MAXEP2_bm               (1 << 2)
#define USB_MAXEP2_bp               2
#define USB_MAXEP3_bm               (1 << 3)
#define USB_MAXEP3_bp               3
#define USB_OVFIF_bm                0x02
#define USB_OVFIF_bp                1
#define USB_PULLRST_bm              0x10
#define USB_PULLRST_bp              4
#define USB_RESUME_bm               0x04
#define USB_RESUME_bp               2
#define USB_RESUMEIF_bm             0x20
#define USB_RESUMEIF_bp             5
#define USB_RSTIF_bm                0x10
#define USB_RSTIF_bp                4
#define USB_RWAKEUP_bm              0x04
#define USB_RWAKEUP_bp              2
#define USB_SETUPIE_bm              0x01
#define USB_SETUPIE_bp              0
#define USB_SETUPIF_bm              0x01
#define USB_SETUPIF_bp              0
#define USB_SOFIE_bm                0x80
#define USB_SOFIE_bp                7
#define USB_SOFIF_bm                0x80
#define USB_SOFIF_bp                7
#define USB_SPEED_bm                0x40
#define USB_SPEED_bp                6
#define USB_STALLIE_bm              0x10
#define USB_STALLIE_bp              4
#define USB_STALLIF_bm              0x01
#define USB_STALLIF_bp              0
#define USB_STATUS                  _SFR_MEM8(0x04C2)
#define USB_STFRNUM_bm              0x10
#define USB_STFRNUM_bp              4
#define USB_SUSPEND_bm              0x02
#define USB_SUSPEND_bp              1
#define USB_SUSPENDIF_bm            0x40
#define USB_SUSPENDIF_bp            6
#define USB_TRNCOMPL_vect           _VECTOR(126)
#define USB_TRNCOMPL_vect_num       126
#define USB_TRNIE_bm                0x02
#define USB_TRNIE_bp                1
#define USB_TRNIF_bm                0x02
#define USB_TRNIF_bp                1
#define USB_UNFIF_bm                0x04
#define USB_UNFIF_bp                2
#define USB_URESUME_bm              0x08
#define USB_URESUME_bp              3
#define USER_SIGNATURES_END         (USER_SIGNATURES_START + USER_SIGNATURES_SIZE - 1)
#define USER_SIGNATURES_PAGE_SIZE   (256)
#define USER_SIGNATURES_SIZE        (256)
#define USER_SIGNATURES_START       (0x0000)
#define VPORT_INT0IF_bm             0x01
#define VPORT_INT0IF_bp             0
#define VPORT_INT1IF_bm             0x02
#define VPORT_INT1IF_bp             1
#define VPORT0_DIR                  _SFR_MEM8(0x0010)
#define VPORT0_IN                   _SFR_MEM8(0x0012)
#define VPORT0_INTFLAGS             _SFR_MEM8(0x0013)
#define VPORT0_OUT                  _SFR_MEM8(0x0011)
#define VPORT1_DIR                  _SFR_MEM8(0x0014)
#define VPORT1_IN                   _SFR_MEM8(0x0016)
#define VPORT1_INTFLAGS             _SFR_MEM8(0x0017)
#define VPORT1_OUT                  _SFR_MEM8(0x0015)
#define VPORT2_DIR                  _SFR_MEM8(0x0018)
#define VPORT2_IN                   _SFR_MEM8(0x001A)
#define VPORT2_INTFLAGS             _SFR_MEM8(0x001B)
#define VPORT2_OUT                  _SFR_MEM8(0x0019)
#define VPORT3_DIR                  _SFR_MEM8(0x001C)
#define VPORT3_IN                   _SFR_MEM8(0x001E)
#define VPORT3_INTFLAGS             _SFR_MEM8(0x001F)
#define VPORT3_OUT                  _SFR_MEM8(0x001D)
#define WDT_CEN_bm                  0x01
#define WDT_CEN_bp                  0
#define WDT_CTRL                    _SFR_MEM8(0x0080)
#define WDT_ENABLE_bm               0x02
#define WDT_ENABLE_bp               1
#define WDT_PER_gm                  0x3C
#define WDT_PER_gp                  2
#define WDT_PER0_bm                 (1 << 2)
#define WDT_PER0_bp                 2
#define WDT_PER1_bm                 (1 << 3)
#define WDT_PER1_bp                 3
#define WDT_PER2_bm                 (1 << 4)
#define WDT_PER2_bp                 4
#define WDT_PER3_bm                 (1 << 5)
#define WDT_PER3_bp                 5
#define WDT_STATUS                  _SFR_MEM8(0x0082)
#define WDT_SYNCBUSY_bm             0x01
#define WDT_SYNCBUSY_bp             0
#define WDT_WCEN_bm                 0x01
#define WDT_WCEN_bp                 0
#define WDT_WEN_bm                  0x02
#define WDT_WEN_bp                  1
#define WDT_WINCTRL                 _SFR_MEM8(0x0081)
#define WDT_WPER_gm                 0x3C
#define WDT_WPER_gp                 2
#define WDT_WPER0_bm                (1 << 2)
#define WDT_WPER0_bp                2
#define WDT_WPER1_bm                (1 << 3)
#define WDT_WPER1_bp                3
#define WDT_WPER2_bm                (1 << 4)
#define WDT_WPER2_bp                4
#define WDT_WPER3_bm                (1 << 5)
#define WDT_WPER3_bp                5
#define XH                          r27
#define XL                          r26
#define YH                          r29
#define YL                          r28
#define ZH                          r31
#define ZL                          r30
