 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : qr_decode
Version: R-2020.09-SP5
Date   : Mon Nov 22 00:27:01 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_offset_reg_0_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          70000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.56       2.56 r
  srstn (in)                                              0.00       2.56 r
  U3754/Y (AND2X1_HVT)                                    0.08       2.64 r
  U3755/Y (INVX2_HVT)                                     0.06       2.70 f
  clk_gate_offset_reg_0_/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_65)
                                                          0.00       2.70 f
  clk_gate_offset_reg_0_/latch/D (LATCHX1_HVT)            0.00       2.70 f
  data arrival time                                                  2.70

  clock clk' (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clk_gate_offset_reg_0_/latch/CLK (LATCHX1_HVT)          0.00       1.60 r
  time borrowed from endpoint                             1.10       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.60   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                         1.50   
  actual time borrow                                      1.10   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_offset_reg_2_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          70000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.56       2.56 r
  srstn (in)                                              0.00       2.56 r
  U3754/Y (AND2X1_HVT)                                    0.08       2.64 r
  U3755/Y (INVX2_HVT)                                     0.06       2.70 f
  clk_gate_offset_reg_2_/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_63)
                                                          0.00       2.70 f
  clk_gate_offset_reg_2_/latch/D (LATCHX1_HVT)            0.00       2.70 f
  data arrival time                                                  2.70

  clock clk' (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clk_gate_offset_reg_2_/latch/CLK (LATCHX1_HVT)          0.00       1.60 r
  time borrowed from endpoint                             1.10       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.60   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                         1.50   
  actual time borrow                                      1.10   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_offset_reg_5_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          70000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.56       2.56 r
  srstn (in)                                              0.00       2.56 r
  U3754/Y (AND2X1_HVT)                                    0.08       2.64 r
  U3755/Y (INVX2_HVT)                                     0.06       2.70 f
  clk_gate_offset_reg_5_/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_61)
                                                          0.00       2.70 f
  clk_gate_offset_reg_5_/latch/D (LATCHX1_HVT)            0.00       2.70 f
  data arrival time                                                  2.70

  clock clk' (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clk_gate_offset_reg_5_/latch/CLK (LATCHX1_HVT)          0.00       1.60 r
  time borrowed from endpoint                             1.10       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.60   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                         1.50   
  actual time borrow                                      1.10   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: clk_gate_offset_reg_7_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  qr_decode          70000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.56       2.56 r
  srstn (in)                                              0.00       2.56 r
  U3754/Y (AND2X1_HVT)                                    0.08       2.64 r
  U3755/Y (INVX2_HVT)                                     0.06       2.70 f
  clk_gate_offset_reg_7_/EN (SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_59)
                                                          0.00       2.70 f
  clk_gate_offset_reg_7_/latch/D (LATCHX1_HVT)            0.00       2.70 f
  data arrival time                                                  2.70

  clock clk' (rise edge)                                  1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  clk_gate_offset_reg_7_/latch/CLK (LATCHX1_HVT)          0.00       1.60 r
  time borrowed from endpoint                             1.10       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.60   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                         1.50   
  actual time borrow                                      1.10   
  --------------------------------------------------------------


1
