{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427889353913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427889353913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 19:55:53 2015 " "Processing started: Wed Apr 01 19:55:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427889353913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427889353913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427889353913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427889354274 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(45) " "Verilog HDL warning at FPGA2MCU.v(45): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427889354324 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(69) " "Verilog HDL warning at FPGA2MCU.v(69): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1427889354324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354324 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354324 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354324 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889354324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889354334 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPGA2AR9331.v " "Can't analyze file -- file FPGA2AR9331.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1427889354334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889354334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EP2C " "Elaborating entity \"FPGA_EP2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427889354374 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT0 " "Pin \"INT0\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427889354374 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Pin \"INT4\" is missing source" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1427889354374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAVE_ADDR SAVE_ADDR:inst " "Elaborating entity \"SAVE_ADDR\" for hierarchy \"SAVE_ADDR:inst\"" {  } { { "FPGA_EP2C.bdf" "inst" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 128 320 528 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2PORT RAM_2PORT:inst4 " "Elaborating entity \"RAM_2PORT\" for hierarchy \"RAM_2PORT:inst4\"" {  } { { "FPGA_EP2C.bdf" "inst4" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 488 168 424 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.v" "altsyncram_component" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_2PORT:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354424 ""}  } { { "RAM_2PORT.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/RAM_2PORT.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1427889354424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9k1 " "Found entity 1: altsyncram_o9k1" {  } { { "db/altsyncram_o9k1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_o9k1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889354514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9k1 RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated " "Elaborating entity \"altsyncram_o9k1\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "s:/tools/dianzi sheji/quartus14/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35s1 " "Found entity 1: altsyncram_35s1" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427889354594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427889354594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35s1 RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1 " "Elaborating entity \"altsyncram_35s1\" for hierarchy \"RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\"" {  } { { "db/altsyncram_o9k1.tdf" "altsyncram1" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_o9k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_ADDR SELECT_ADDR:inst5 " "Elaborating entity \"SELECT_ADDR\" for hierarchy \"SELECT_ADDR:inst5\"" {  } { { "FPGA_EP2C.bdf" "inst5" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 80 600 792 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFF_SEND_DATA BUFF_SEND_DATA:inst6 " "Elaborating entity \"BUFF_SEND_DATA\" for hierarchy \"BUFF_SEND_DATA:inst6\"" {  } { { "FPGA_EP2C.bdf" "inst6" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 328 528 776 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427889354604 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT FPGA2MCU.v(39) " "Verilog HDL Always Construct warning at FPGA2MCU.v(39): inferring latch(es) for variable \"DATA_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FINISH FPGA2MCU.v(39) " "Verilog HDL Always Construct warning at FPGA2MCU.v(39): inferring latch(es) for variable \"FINISH\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FINISH FPGA2MCU.v(39) " "Inferred latch for \"FINISH\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[0\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[1\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[2\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[3\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[4\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[5\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[6\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[7\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[8\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[8\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[9\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[9\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[10\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[10\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[11\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[11\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[12\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[12\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[13\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[13\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[14\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[14\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[15\] FPGA2MCU.v(39) " "Inferred latch for \"DATA_OUT\[15\]\" at FPGA2MCU.v(39)" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1427889354604 "|FPGA_EP2C|BUFF_SEND_DATA:inst6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INT0 GND " "Pin \"INT0\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 440 744 920 456 "INT0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427889354994 "|FPGA_EP2C|INT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT4 GND " "Pin \"INT4\" is stuck at GND" {  } { { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 464 744 920 480 "INT4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1427889354994 "|FPGA_EP2C|INT4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1427889354994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/fpga/quartusIIproject/FPGA2MCU/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file D:/study/fpga/quartusIIproject/FPGA2MCU/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1427889355074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1427889355174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1427889355174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1427889355214 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1427889355214 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1427889355214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1427889355214 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1427889355214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1427889355214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427889355244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 19:55:55 2015 " "Processing ended: Wed Apr 01 19:55:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427889355244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427889355244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427889355244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427889355244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427889356354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427889356354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 19:55:55 2015 " "Processing started: Wed Apr 01 19:55:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427889356354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1427889356354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1427889356354 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1427889356424 ""}
{ "Info" "0" "" "Project  = FPGA_EP2C" {  } {  } 0 0 "Project  = FPGA_EP2C" 0 0 "Fitter" 0 0 1427889356424 ""}
{ "Info" "0" "" "Revision = FPGA_EP2C" {  } {  } 0 0 "Revision = FPGA_EP2C" 0 0 "Fitter" 0 0 1427889356424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427889356504 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427889356514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427889356544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427889356544 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427889356604 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427889356834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427889356834 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427889356834 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427889356834 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427889356834 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427889356834 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427889356834 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427889356834 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1427889356834 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1427889356995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1427889356995 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1427889356995 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1427889356995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SAVE_ADDR:inst\|ADDR\[16\] " "Destination node SAVE_ADDR:inst\|ADDR\[16\]" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 8 -1 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAVE_ADDR:inst|ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SAVE_ADDR:inst\|ADDR\[18\] " "Destination node SAVE_ADDR:inst\|ADDR\[18\]" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 8 -1 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAVE_ADDR:inst|ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SAVE_ADDR:inst\|ADDR\[17\] " "Destination node SAVE_ADDR:inst\|ADDR\[17\]" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 8 -1 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SAVE_ADDR:inst|ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427889357005 ""}  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NADV } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 152 80 248 168 "NADV" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427889357005 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""}  } { { "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" "" { PinPlanner "s:/tools/dianzi sheji/quartus14/quartus/bin64/pin_planner.ppl" { NWE } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" "" { Assignment "s:/tools/dianzi sheji/quartus14/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA_EP2C.bdf" { { 288 40 208 304 "NWE" "" } } } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427889357005 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SELECT_ADDR:inst5\|Equal0~0  " "Automatically promoted node SELECT_ADDR:inst5\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a0 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a0" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 42 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a1 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a1" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 74 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a7 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a7" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 266 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a6 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a6" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 234 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a5 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a5" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 202 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a4 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a4" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 170 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a3 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a3" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 138 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a2 " "Destination node RAM_2PORT:inst4\|altsyncram:altsyncram_component\|altsyncram_o9k1:auto_generated\|altsyncram_35s1:altsyncram1\|ram_block2a2" {  } { { "db/altsyncram_35s1.tdf" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/db/altsyncram_35s1.tdf" 106 2 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_o9k1:auto_generated|altsyncram_35s1:altsyncram1|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BUFF_SEND_DATA:inst6\|DATA_OUT\[0\]_89 " "Destination node BUFF_SEND_DATA:inst6\|DATA_OUT\[0\]_89" {  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 39 0 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUFF_SEND_DATA:inst6|DATA_OUT[0]_89 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427889357005 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427889357005 ""}  } { { "FPGA2MCU.v" "" { Text "D:/study/fpga/quartusIIproject/FPGA2MCU/FPGA2MCU.v" 21 -1 0 } } { "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "s:/tools/dianzi sheji/quartus14/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELECT_ADDR:inst5|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427889357005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427889357065 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427889357085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1427889357085 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427889357085 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427889357115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427889357485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427889357545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427889357555 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427889357955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427889357955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427889358025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/study/fpga/quartusIIproject/FPGA2MCU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427889358485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427889358485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427889358625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427889358625 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427889358625 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427889358635 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427889358635 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[15\] 0 " "Pin \"AD_IN\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[14\] 0 " "Pin \"AD_IN\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[13\] 0 " "Pin \"AD_IN\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[12\] 0 " "Pin \"AD_IN\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[11\] 0 " "Pin \"AD_IN\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[10\] 0 " "Pin \"AD_IN\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[9\] 0 " "Pin \"AD_IN\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[8\] 0 " "Pin \"AD_IN\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[7\] 0 " "Pin \"AD_IN\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[6\] 0 " "Pin \"AD_IN\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[5\] 0 " "Pin \"AD_IN\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[4\] 0 " "Pin \"AD_IN\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[3\] 0 " "Pin \"AD_IN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[2\] 0 " "Pin \"AD_IN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[1\] 0 " "Pin \"AD_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD_IN\[0\] 0 " "Pin \"AD_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT0 0 " "Pin \"INT0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT4 0 " "Pin \"INT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_test0 0 " "Pin \"ADDR_test0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1427889358645 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1427889358645 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427889358725 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427889358745 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427889358805 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427889358945 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1427889358945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/fpga/quartusIIproject/FPGA2MCU/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file D:/study/fpga/quartusIIproject/FPGA2MCU/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427889359045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427889359145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 19:55:59 2015 " "Processing ended: Wed Apr 01 19:55:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427889359145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427889359145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427889359145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427889359145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1427889360125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427889360125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 19:55:59 2015 " "Processing started: Wed Apr 01 19:55:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427889360125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1427889360125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1427889360125 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1427889360575 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1427889360585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427889360855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 19:56:00 2015 " "Processing ended: Wed Apr 01 19:56:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427889360855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427889360855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427889360855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1427889360855 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1427889361475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1427889361996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427889361996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 19:56:01 2015 " "Processing started: Wed Apr 01 19:56:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427889361996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427889361996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427889361996 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1427889362076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1427889362196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427889362226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1427889362226 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1427889362286 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1427889362296 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1427889362296 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NADV NADV " "create_clock -period 1.000 -name NADV NADV" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name NWE NWE " "create_clock -period 1.000 -name NWE NWE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362296 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SAVE_ADDR:inst\|ADDR\[15\] SAVE_ADDR:inst\|ADDR\[15\] " "create_clock -period 1.000 -name SAVE_ADDR:inst\|ADDR\[15\] SAVE_ADDR:inst\|ADDR\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362296 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362296 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1427889362296 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1427889362306 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427889362306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.967 " "Worst-case setup slack is -2.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.967       -29.317 NADV  " "   -2.967       -29.317 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660       -25.937 NWE  " "   -2.660       -25.937 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 SAVE_ADDR:inst\|ADDR\[15\]  " "    0.490         0.000 SAVE_ADDR:inst\|ADDR\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.108 " "Worst-case hold slack is -1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.108        -7.837 SAVE_ADDR:inst\|ADDR\[15\]  " "   -1.108        -7.837 SAVE_ADDR:inst\|ADDR\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408        -0.408 NWE  " "   -0.408        -0.408 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019         0.000 NADV  " "    1.019         0.000 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427889362306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427889362316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427889362316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.567 " "Worst-case minimum pulse width slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567      -130.291 NWE  " "   -2.567      -130.291 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567      -101.893 NADV  " "   -2.567      -101.893 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SAVE_ADDR:inst\|ADDR\[15\]  " "    0.500         0.000 SAVE_ADDR:inst\|ADDR\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427889362316 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427889362376 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1427889362376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1427889362386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.457 " "Worst-case setup slack is -1.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457       -11.656 NWE  " "   -1.457       -11.656 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979        -7.832 NADV  " "   -0.979        -7.832 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566         0.000 SAVE_ADDR:inst\|ADDR\[15\]  " "    0.566         0.000 SAVE_ADDR:inst\|ADDR\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427889362386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.751 " "Worst-case hold slack is -0.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751        -0.751 NWE  " "   -0.751        -0.751 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.142 SAVE_ADDR:inst\|ADDR\[15\]  " "   -0.031        -0.142 SAVE_ADDR:inst\|ADDR\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 NADV  " "    0.289         0.000 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427889362396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427889362396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1427889362396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880       -95.380 NWE  " "   -1.880       -95.380 NWE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880       -73.540 NADV  " "   -1.880       -73.540 NADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 SAVE_ADDR:inst\|ADDR\[15\]  " "    0.500         0.000 SAVE_ADDR:inst\|ADDR\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1427889362406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1427889362406 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1427889362466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427889362486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1427889362486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427889362546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 19:56:02 2015 " "Processing ended: Wed Apr 01 19:56:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427889362546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427889362546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427889362546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427889362546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427889363516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427889363516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 01 19:56:03 2015 " "Processing started: Wed Apr 01 19:56:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427889363516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427889363516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427889363516 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "FPGA_EP2C.vo\", \"FPGA_EP2C_fast.vo FPGA_EP2C_v.sdo FPGA_EP2C_v_fast.sdo D:/study/fpga/quartusIIproject/FPGA2MCU/simulation/modelsim/ simulation " "Generated files \"FPGA_EP2C.vo\", \"FPGA_EP2C_fast.vo\", \"FPGA_EP2C_v.sdo\" and \"FPGA_EP2C_v_fast.sdo\" in directory \"D:/study/fpga/quartusIIproject/FPGA2MCU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1427889363866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427889363896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 01 19:56:03 2015 " "Processing ended: Wed Apr 01 19:56:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427889363896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427889363896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427889363896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427889363896 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427889364476 ""}
