/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_011/02_SYN/alib-52/alib_analyze_libs.tcl.e
/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db
/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db
/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb
/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/SynopsysDC/db/fsa0m_a_generic_core_ff1p98vm40c.db
/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/ChipLLM/Verilog_Codes/RTL/2025-03-23_011/02_SYN/alib-52/fsa0m_a_generic_core_ff1p98vm40c.db.alib
