$date
	Sat Apr 27 17:25:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bus_fifo_tb $end
$scope module bus_fifo $end
$var wire 1 ! clk $end
$var wire 1 " read_en $end
$var wire 1 # rst $end
$var wire 128 $ write_data [127:0] $end
$var wire 1 % write_en $end
$var wire 1 & fifo_half_full $end
$var wire 1 ' fifo_full $end
$var wire 1 ( fifo_empty $end
$var parameter 32 ) depth $end
$var reg 4 * count [3:0] $end
$var reg 128 + read_data [127:0] $end
$var reg 3 , read_ptr [2:0] $end
$var reg 3 - write_ptr [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 )
$end
#0
$dumpvars
b0 -
b0 ,
b1010101010101010101110111011101111001100110011001101110111011101 +
b0 *
1(
0'
0&
0%
b0 $
1#
0"
1!
$end
#500
0!
#1000
1!
#1500
0!
#2000
1!
#2500
0!
#3000
1!
#3500
0!
#4000
1!
#4500
0!
#5000
1!
0#
#5500
0!
#6000
0(
b1 *
b1 -
1!
1%
#6500
0!
#7000
b10 -
b10 *
1!
b1 $
#7500
0!
#8000
b11 *
b11 -
1!
b10 $
#8500
0!
#9000
b100 -
1&
b100 *
1!
b11 $
#9500
0!
#10000
b101 *
b101 -
1!
b100 $
#10500
0!
#11000
b110 -
b110 *
1!
b101 $
#11500
0!
#12000
b111 *
b111 -
1!
b110 $
#12500
0!
#13000
b0 -
1'
b1000 *
1!
b111 $
#13500
0!
#14000
0'
b111 *
b0 +
b1 ,
1!
1"
0%
#14500
0!
#15000
b1 +
b10 ,
b110 *
1!
#15500
0!
#16000
b101 *
b10 +
b11 ,
1!
#16500
0!
#17000
b11 +
b100 ,
b100 *
1!
#17500
0!
#18000
0&
b11 *
b100 +
b101 ,
1!
#18500
0!
#19000
b101 +
b110 ,
b10 *
1!
#19500
0!
#20000
b1 *
b110 +
b111 ,
1!
#20500
0!
#21000
b111 +
b0 ,
1(
b0 *
1!
#21500
0!
#22000
1!
0"
#22500
0!
#23000
1!
#23500
0!
#24000
1!
#24500
0!
#25000
1!
#25500
0!
#26000
1!
#26500
0!
#27000
1!
