#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Nov 27 02:14:49 2017
# Process ID: 15512
# Current directory: E:/Workspace/Vivado_16.4/2017_11_5_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15592 E:\Workspace\Vivado_16.4\2017_11_5_FFT\FFT.xpr
# Log file: E:/Workspace/Vivado_16.4/2017_11_5_FFT/vivado.log
# Journal file: E:/Workspace/Vivado_16.4/2017_11_5_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Softwares/Vivado/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 827.230 ; gain = 163.957
remove_files  E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/signed_to_unsign.v
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ROM/ROM/ROM.xci' is already up-to-date
[Mon Nov 27 02:16:46 2017] Launched synth_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ROM/ROM/ROM.xci' is already up-to-date
[Mon Nov 27 02:27:52 2017] Launched impl_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ROM/ROM/ROM.xci' is already up-to-date
[Mon Nov 27 02:32:48 2017] Launched impl_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 844.641 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210512180081}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210512180081]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Digilent/210512180081]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/TOP.bit} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.runs/impl_1/TOP.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:03:10 . Memory (MB): peak = 930.332 ; gain = 4.352
endgroup
close_hw
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Softwares/Vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.sim/sim_1/behav/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.sim/sim_1/behav/cos_14_1024_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/sim/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/ROM/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/PLL/PLL/PLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/test_wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FIFO_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FFT_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Control
INFO: [VRFC 10-2458] undeclared symbol m_axis_data_tlast, assumed default net type wire [E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FFT_Control.v:107]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/TestBeach/tb_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_TOP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/sim/FFT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FFT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 63a46008f5d845f7b87a208ca3c1b077 --debug typical --relax --mt 2 -L fifo_generator_v13_1_3 -L xil_defaultlib -L xbip_utils_v3_0_7 -L axi_utils_v2_0_3 -L c_reg_fd_v12_0_3 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_3 -L xbip_dsp48_addsub_v3_0_3 -L xbip_addsub_v3_0_3 -L c_addsub_v12_0_10 -L c_mux_bit_v12_0_3 -L c_shift_ram_v12_0_10 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L cmpy_v6_0_12 -L floating_point_v7_0_13 -L xfft_v9_0_11 -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/TOP.v" Line 1. Module TOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/test_wave.v" Line 1. Module test_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FFT_Control.v" Line 1. Module FFT_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FIFO_Control.v" Line 7. Module FIFO_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/uart_tx.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/TOP.v" Line 1. Module TOP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/test_wave.v" Line 1. Module test_wave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FFT_Control.v" Line 1. Module FFT_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FIFO_Control.v" Line 7. Module FIFO_Control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/uart_tx.v" Line 1. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package xfft_v9_0_11.xfft_v9_0_11_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_12.cmpy_v6_0_12_pkg
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_consts
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_exp_table...
Compiling package floating_point_v7_0_13.floating_point_v7_0_13_pkg
Compiling package xfft_v9_0_11.pkg
Compiling package xfft_v9_0_11.xfft_v9_0_11_axi_pkg
Compiling package axi_utils_v2_0_3.global_util_pkg
Compiling package axi_utils_v2_0_3.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_pkg
Compiling package c_mux_bit_v12_0_3.c_mux_bit_v12_0_3_viv_comp
Compiling package c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xfft_v9_0_11.half_sincos_tw_table
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package xbip_addsub_v3_0_3.xbip_addsub_v3_0_3_viv_comp
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg
Compiling package c_addsub_v12_0_10.c_addsub_v12_0_10_pkg_legacy
Compiling package ieee.std_logic_textio
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=18,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.PLL_clk_wiz
Compiling module xil_defaultlib.PLL
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="art...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.test_wave
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=1,has_uvpro...]
Compiling architecture synth of entity xfft_v9_0_11.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=29,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_slave [\glb_ifx_slave(width=29,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_11.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_srl_fifo [\glb_srl_fifo(width=61,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_3.glb_ifx_master [\glb_ifx_master(width=61,afull_t...]
Compiling architecture synth of entity xfft_v9_0_11.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_11.axi_wrapper [\axi_wrapper(c_nfft_max=10,c_has...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,ram_mode="SD...]
Compiling architecture ramb18sdp_v of entity unisim.RAMB18SDP [\RAMB18SDP(do_reg=1,sim_collisio...]
Compiling architecture xilinx of entity xfft_v9_0_11.dpm [\dpm(c_xdevicefamily="artix7",wi...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_11.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_12.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_12.op_resize [\op_resize(ai_width=25,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1957]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1958]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:1959]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_12.cmpy_v6_0_12_synth [\cmpy_v6_0_12_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_11.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_width=30...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_11.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_11.subtracter [\subtracter(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_11.butterfly [\butterfly(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.r2_pe [\r2_pe(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_0_11.r2_datapath [\r2_datapath(c_xdevicefamily="ar...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture xilinx of entity xfft_v9_0_11.mux_bus16 [\mux_bus16(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.xor_bit_gate [\xor_bit_gate(c_inputs=10)\]
Compiling architecture xilinx of entity xfft_v9_0_11.r2_in_addr [\r2_in_addr(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_0_11.xor_bit_gate [\xor_bit_gate(c_inputs=9)\]
Compiling architecture xilinx of entity xfft_v9_0_11.r2_rw_addr [\r2_rw_addr(c_xdevicefamily="art...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_11.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_11.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_11.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_0_11.mux_bus16 [\mux_bus16(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.r2_tw_addr [\r2_tw_addr(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_11.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_11.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_11.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_11.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_11.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_11.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture rtl of entity c_addsub_v12_0_10.c_addsub_v12_0_10_lut6_legacy [\c_addsub_v12_0_10_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_fabric_legacy [\c_addsub_v12_0_10_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_legacy [\c_addsub_v12_0_10_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_10.c_addsub_v12_0_10_viv [\c_addsub_v12_0_10_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_11.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_0_11.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_11.flow_control_c [\flow_control_c(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_3.c_reg_fd_v12_0_3_viv [\c_reg_fd_v12_0_3_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_legacy [\c_shift_ram_v12_0_10_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_10.c_shift_ram_v12_0_10_viv [\c_shift_ram_v12_0_10_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_11.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_0_11.r2_control [\r2_control(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_0_11.xfft_v9_0_11_c [\xfft_v9_0_11_c(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_11.xfft_v9_0_11_core [\xfft_v9_0_11_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_11.xfft_v9_0_11_viv [\xfft_v9_0_11_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_11.xfft_v9_0_11 [\xfft_v9_0_11(c_xdevicefamily="a...]
Compiling architecture fft_arch of entity xil_defaultlib.FFT [fft_default]
Compiling module xil_defaultlib.FFT_Control
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.FIFO_Control
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:14 . Memory (MB): peak = 978.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '73' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst0.test_wave_inst1.ROM_inst0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:19 . Memory (MB): peak = 978.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/tb_TOP/TOP_inst0/FFT_Control_inst2/clk}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/s_axis_data_tdata}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/data_out_re}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/data_out_im}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/m_axis_data_tvalid}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/m_axis_data_tuser}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/cnt}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/cnt_en}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/s_axis_config_tdata}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/s_axis_config_tvalid}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/s_axis_data_tvalid}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/s_axis_data_tlast}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/m_axis_data_tready}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/m_axis_data_tdata}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/event_frame_started}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/event_tlast_unexpected}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/event_tlast_missing}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/event_data_in_channel_halt}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/event_data_out_channel_halt}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/event_status_channel_halt}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/s_axis_config_tready}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/s_axis_data_tready}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/data_tready_pose}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/data_tready_r0}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/data_tready_r1}} {{/tb_TOP/TOP_inst0/FFT_Control_inst2/m_axis_data_tlast}} 
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst0.test_wave_inst1.ROM_inst0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 984.270 ; gain = 5.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 02:47:09 2017...
