Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb  9 16:19:21 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_methodology -file Echo_Server_wrapper_methodology_drc_routed.rpt -pb Echo_Server_wrapper_methodology_drc_routed.pb -rpx Echo_Server_wrapper_methodology_drc_routed.rpx
| Design       : Echo_Server_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 27
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 19         |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on push_to_send_i relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on digit_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on digit_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on digit_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on digit_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on digit_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on digit_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on value_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on value_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on value_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on value_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on value_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on value_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on value_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on value_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[0] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[1] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[2] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[3] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[4] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[5] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[6] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[7] cannot be properly analyzed as its control pin Echo_Server_i/ManInput_0/U0/ManInput_v1_0_S00_AXI_inst/IO/codeword_reg[7]/G is not reached by a timing clock
Related violations: <none>


