# compile verilog/system verilog design source files
verilog xil_defaultlib "E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Define.v" --include "../../../../CPU.srcs/sources_1/new" \
"../../../../CPU.ip_user_files/ip/ram/sim/ram.v" \
"../../../../CPU.srcs/sim_1/new/MemTestBench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
