[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2542386 heartbeat IPC: 3.933 cumulative IPC: 3.933 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5051095 heartbeat IPC: 3.986 cumulative IPC: 3.96 (Simulation time: 00 hr 09 min 39 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 7559180 heartbeat IPC: 3.987 cumulative IPC: 3.969 (Simulation time: 00 hr 14 min 19 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 10066858 heartbeat IPC: 3.988 cumulative IPC: 3.973 (Simulation time: 00 hr 19 min 14 sec)
Warmup finished CPU 0 instructions: 50000002 cycles: 12577060 cumulative IPC: 3.975 (Simulation time: 00 hr 23 min 37 sec)
Warmup complete CPU 0 instructions: 50000002 cycles: 12577060 cumulative IPC: 3.975 (Simulation time: 00 hr 23 min 37 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 12577061 heartbeat IPC: 3.984 cumulative IPC: 4 (Simulation time: 00 hr 23 min 37 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 16137428 heartbeat IPC: 2.809 cumulative IPC: 2.809 (Simulation time: 00 hr 27 min 59 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 19670493 heartbeat IPC: 2.83 cumulative IPC: 2.82 (Simulation time: 00 hr 32 min 49 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 23174071 heartbeat IPC: 2.854 cumulative IPC: 2.831 (Simulation time: 00 hr 37 min 35 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 26678915 heartbeat IPC: 2.853 cumulative IPC: 2.837 (Simulation time: 00 hr 42 min 36 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 30181587 heartbeat IPC: 2.855 cumulative IPC: 2.84 (Simulation time: 00 hr 47 min 00 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 33685245 heartbeat IPC: 2.854 cumulative IPC: 2.842 (Simulation time: 00 hr 51 min 16 sec)
Heartbeat CPU 0 instructions: 120000017 cycles: 37199501 heartbeat IPC: 2.846 cumulative IPC: 2.843 (Simulation time: 00 hr 55 min 56 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 40700429 heartbeat IPC: 2.856 cumulative IPC: 2.845 (Simulation time: 01 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 140000022 cycles: 44217147 heartbeat IPC: 2.844 cumulative IPC: 2.844 (Simulation time: 01 hr 05 min 25 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 35160763 cumulative IPC: 2.844 (Simulation time: 01 hr 10 min 12 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 35160763 cumulative IPC: 2.844 (Simulation time: 01 hr 10 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/625.x264_s-12B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.844 instructions: 100000001 cycles: 35160763
CPU 0 Branch Prediction Accuracy: 88.27% MPKI: 4.929 Average ROB Occupancy at Mispredict: 79.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.878
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00198
BRANCH_RETURN: 0.04868

cpu0->cpu0_STLB TOTAL        ACCESS:      26904 HIT:      26639 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      26904 HIT:      26639 MISS:        265 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 733.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      88821 HIT:      11174 MISS:      77647 MSHR_MERGE:       6900
cpu0->cpu0_L2C LOAD         ACCESS:      34570 HIT:       6707 MISS:      27863 MSHR_MERGE:       1151
cpu0->cpu0_L2C RFO          ACCESS:       1008 HIT:        119 MISS:        889 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      51758 HIT:       4126 MISS:      47632 MSHR_MERGE:       5749
cpu0->cpu0_L2C WRITE        ACCESS:       1014 HIT:        222 MISS:        792 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        471 HIT:          0 MISS:        471 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      51758 ISSUED:      51758 USEFUL:       5684 USELESS:        261
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 55.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8606332 HIT:    8606291 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I LOAD         ACCESS:    8606332 HIT:    8606291 MISS:         41 MSHR_MERGE:         11
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 185.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20309197 HIT:   20214805 MISS:      94392 MSHR_MERGE:      58373
cpu0->cpu0_L1D LOAD         ACCESS:   13924179 HIT:   13831648 MISS:      92531 MSHR_MERGE:      57991
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6384487 HIT:    6383106 MISS:       1381 MSHR_MERGE:        373
cpu0->cpu0_L1D TRANSLATION  ACCESS:        531 HIT:         51 MISS:        480 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7804367 HIT:    7804366 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7804367 HIT:    7804366 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 750 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19235740 HIT:   19185222 MISS:      50518 MSHR_MERGE:      23615
cpu0->cpu0_DTLB LOAD         ACCESS:   19235740 HIT:   19185222 MISS:      50518 MSHR_MERGE:      23615
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.21 cycles
cpu0->LLC TOTAL        ACCESS:      70800 HIT:      51967 MISS:      18833 MSHR_MERGE:       4310
cpu0->LLC LOAD         ACCESS:      26712 HIT:      20727 MISS:       5985 MSHR_MERGE:       1831
cpu0->LLC RFO          ACCESS:        889 HIT:          9 MISS:        880 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41883 HIT:      30333 MISS:      11550 MSHR_MERGE:       2479
cpu0->LLC WRITE        ACCESS:        845 HIT:        844 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        471 HIT:         54 MISS:        417 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 154.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         55
  ROW_BUFFER_MISS:      14467
  AVG DBUS CONGESTED CYCLE: 3.591
Channel 0 WQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:         60
  FULL:          0
Channel 0 REFRESHES ISSUED:       2930
