
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v' to AST representation.
Generating RTLIL representation for module `\find_max'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: find_max            
Automatically selected find_max as design top module.

2.2. Analyzing design hierarchy..
Top module:  \find_max

2.3. Analyzing design hierarchy..
Top module:  \find_max
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 20 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1 in module find_max.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 40 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
     1/63: $0\indx_5_1[4:0]
     2/63: $0\res_5_1[10:0]
     3/63: $0\indx_4_1[4:0]
     4/63: $0\res_4_1[10:0]
     5/63: $0\indx_3_3[4:0]
     6/63: $0\res_3_3[10:0]
     7/63: $0\indx_3_2[4:0]
     8/63: $0\res_3_2[10:0]
     9/63: $0\indx_3_1[4:0]
    10/63: $0\res_3_1[10:0]
    11/63: $0\indx_2_5[4:0]
    12/63: $0\res_2_5[10:0]
    13/63: $0\indx_2_4[4:0]
    14/63: $0\res_2_4[10:0]
    15/63: $0\indx_2_3[4:0]
    16/63: $0\res_2_3[10:0]
    17/63: $0\indx_2_2[4:0]
    18/63: $0\res_2_2[10:0]
    19/63: $0\indx_2_1[4:0]
    20/63: $0\res_2_1[10:0]
    21/63: $0\indx_1_10[4:0]
    22/63: $0\res_1_10[10:0]
    23/63: $0\indx_1_9[4:0]
    24/63: $0\res_1_9[10:0]
    25/63: $0\indx_1_8[4:0]
    26/63: $0\res_1_8[10:0]
    27/63: $0\indx_1_7[4:0]
    28/63: $0\res_1_7[10:0]
    29/63: $0\indx_1_6[4:0]
    30/63: $0\res_1_6[10:0]
    31/63: $0\indx_1_5[4:0]
    32/63: $0\res_1_5[10:0]
    33/63: $0\indx_1_4[4:0]
    34/63: $0\res_1_4[10:0]
    35/63: $0\indx_1_3[4:0]
    36/63: $0\res_1_3[10:0]
    37/63: $0\indx_1_2[4:0]
    38/63: $0\res_1_2[10:0]
    39/63: $0\indx_1_1[4:0]
    40/63: $0\res_1_1[10:0]
    41/63: $0\indx_out[4:0]
    42/63: $0\d_out[7:0]
    43/63: $0\d_in_tmp20[10:0]
    44/63: $0\d_in_tmp19[10:0]
    45/63: $0\d_in_tmp18[10:0]
    46/63: $0\d_in_tmp17[10:0]
    47/63: $0\d_in_tmp16[10:0]
    48/63: $0\d_in_tmp15[10:0]
    49/63: $0\d_in_tmp14[10:0]
    50/63: $0\d_in_tmp13[10:0]
    51/63: $0\d_in_tmp12[10:0]
    52/63: $0\d_in_tmp11[10:0]
    53/63: $0\d_in_tmp10[10:0]
    54/63: $0\d_in_tmp9[10:0]
    55/63: $0\d_in_tmp8[10:0]
    56/63: $0\d_in_tmp7[10:0]
    57/63: $0\d_in_tmp6[10:0]
    58/63: $0\d_in_tmp5[10:0]
    59/63: $0\d_in_tmp4[10:0]
    60/63: $0\d_in_tmp3[10:0]
    61/63: $0\d_in_tmp2[10:0]
    62/63: $0\d_in_tmp1[10:0]
    63/63: $0\d_in_tmp0[10:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\find_max.\d_in_tmp0' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$189' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$190' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp3' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$192' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp4' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp5' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$194' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp6' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$195' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp7' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$196' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp8' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$197' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp9' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$198' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp10' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$199' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp11' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$200' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp12' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$201' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp13' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$202' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp14' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$203' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp15' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$204' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp16' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$205' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp17' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$206' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp18' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$207' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp19' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$208' with positive edge clock.
Creating register for signal `\find_max.\d_in_tmp20' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$209' with positive edge clock.
Creating register for signal `\find_max.\d_out' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$210' with positive edge clock.
Creating register for signal `\find_max.\indx_out' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$211' with positive edge clock.
Creating register for signal `\find_max.\res_1_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$212' with positive edge clock.
Creating register for signal `\find_max.\res_1_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$213' with positive edge clock.
Creating register for signal `\find_max.\res_1_3' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$214' with positive edge clock.
Creating register for signal `\find_max.\res_1_4' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$215' with positive edge clock.
Creating register for signal `\find_max.\res_1_5' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$216' with positive edge clock.
Creating register for signal `\find_max.\res_1_6' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$217' with positive edge clock.
Creating register for signal `\find_max.\res_1_7' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$218' with positive edge clock.
Creating register for signal `\find_max.\res_1_8' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$219' with positive edge clock.
Creating register for signal `\find_max.\res_1_9' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$220' with positive edge clock.
Creating register for signal `\find_max.\res_1_10' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$221' with positive edge clock.
Creating register for signal `\find_max.\res_1_11' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$222' with positive edge clock.
Creating register for signal `\find_max.\res_2_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$223' with positive edge clock.
Creating register for signal `\find_max.\res_2_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$224' with positive edge clock.
Creating register for signal `\find_max.\res_2_3' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$225' with positive edge clock.
Creating register for signal `\find_max.\res_2_4' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$226' with positive edge clock.
Creating register for signal `\find_max.\res_2_5' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$227' with positive edge clock.
Creating register for signal `\find_max.\res_2_6' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$228' with positive edge clock.
Creating register for signal `\find_max.\res_3_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$229' with positive edge clock.
Creating register for signal `\find_max.\res_3_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$230' with positive edge clock.
Creating register for signal `\find_max.\res_3_3' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$231' with positive edge clock.
Creating register for signal `\find_max.\res_4_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$232' with positive edge clock.
Creating register for signal `\find_max.\res_4_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$233' with positive edge clock.
Creating register for signal `\find_max.\res_5_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$234' with positive edge clock.
Creating register for signal `\find_max.\indx_1_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$235' with positive edge clock.
Creating register for signal `\find_max.\indx_1_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$236' with positive edge clock.
Creating register for signal `\find_max.\indx_1_3' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$237' with positive edge clock.
Creating register for signal `\find_max.\indx_1_4' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$238' with positive edge clock.
Creating register for signal `\find_max.\indx_1_5' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$239' with positive edge clock.
Creating register for signal `\find_max.\indx_1_6' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$240' with positive edge clock.
Creating register for signal `\find_max.\indx_1_7' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$241' with positive edge clock.
Creating register for signal `\find_max.\indx_1_8' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$242' with positive edge clock.
Creating register for signal `\find_max.\indx_1_9' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$243' with positive edge clock.
Creating register for signal `\find_max.\indx_1_10' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$244' with positive edge clock.
Creating register for signal `\find_max.\indx_1_11' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$245' with positive edge clock.
Creating register for signal `\find_max.\indx_2_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$246' with positive edge clock.
Creating register for signal `\find_max.\indx_2_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$247' with positive edge clock.
Creating register for signal `\find_max.\indx_2_3' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$248' with positive edge clock.
Creating register for signal `\find_max.\indx_2_4' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$249' with positive edge clock.
Creating register for signal `\find_max.\indx_2_5' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$250' with positive edge clock.
Creating register for signal `\find_max.\indx_2_6' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$251' with positive edge clock.
Creating register for signal `\find_max.\indx_3_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$252' with positive edge clock.
Creating register for signal `\find_max.\indx_3_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$253' with positive edge clock.
Creating register for signal `\find_max.\indx_3_3' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$254' with positive edge clock.
Creating register for signal `\find_max.\indx_4_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$255' with positive edge clock.
Creating register for signal `\find_max.\indx_4_2' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$256' with positive edge clock.
Creating register for signal `\find_max.\indx_5_1' using process `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
  created $dff cell `$procdff$257' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 21 empty switches in `\find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
Removing empty process `find_max.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/find_max.v:121$1'.
Cleaned up 21 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module find_max.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module find_max.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\find_max'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \find_max..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \find_max.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\find_max'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$189 ($dff) from module find_max (D = \d_in0, Q = \d_in_tmp0).
Adding EN signal on $procdff$190 ($dff) from module find_max (D = \d_in1, Q = \d_in_tmp1).
Adding EN signal on $procdff$191 ($dff) from module find_max (D = \d_in2, Q = \d_in_tmp2).
Adding EN signal on $procdff$192 ($dff) from module find_max (D = \d_in3, Q = \d_in_tmp3).
Adding EN signal on $procdff$193 ($dff) from module find_max (D = \d_in4, Q = \d_in_tmp4).
Adding EN signal on $procdff$194 ($dff) from module find_max (D = \d_in5, Q = \d_in_tmp5).
Adding EN signal on $procdff$195 ($dff) from module find_max (D = \d_in6, Q = \d_in_tmp6).
Adding EN signal on $procdff$196 ($dff) from module find_max (D = \d_in7, Q = \d_in_tmp7).
Adding EN signal on $procdff$197 ($dff) from module find_max (D = \d_in8, Q = \d_in_tmp8).
Adding EN signal on $procdff$198 ($dff) from module find_max (D = \d_in9, Q = \d_in_tmp9).
Adding EN signal on $procdff$199 ($dff) from module find_max (D = \d_in10, Q = \d_in_tmp10).
Adding EN signal on $procdff$200 ($dff) from module find_max (D = \d_in11, Q = \d_in_tmp11).
Adding EN signal on $procdff$201 ($dff) from module find_max (D = \d_in12, Q = \d_in_tmp12).
Adding EN signal on $procdff$202 ($dff) from module find_max (D = \d_in13, Q = \d_in_tmp13).
Adding EN signal on $procdff$203 ($dff) from module find_max (D = \d_in14, Q = \d_in_tmp14).
Adding EN signal on $procdff$204 ($dff) from module find_max (D = \d_in15, Q = \d_in_tmp15).
Adding EN signal on $procdff$205 ($dff) from module find_max (D = \d_in16, Q = \d_in_tmp16).
Adding EN signal on $procdff$206 ($dff) from module find_max (D = \d_in17, Q = \d_in_tmp17).
Adding EN signal on $procdff$207 ($dff) from module find_max (D = \d_in18, Q = \d_in_tmp18).
Adding EN signal on $procdff$208 ($dff) from module find_max (D = \d_in19, Q = \d_in_tmp19).
Adding EN signal on $procdff$209 ($dff) from module find_max (D = \d_in20, Q = \d_in_tmp20).
Adding EN signal on $procdff$210 ($dff) from module find_max (D = \res_5_1 [10:3], Q = \d_out).
Adding EN signal on $procdff$211 ($dff) from module find_max (D = \indx_5_1, Q = \indx_out).
Setting constant 0-bit at position 0 on $procdff$245 ($dff) from module find_max.
Setting constant 0-bit at position 1 on $procdff$245 ($dff) from module find_max.
Setting constant 1-bit at position 2 on $procdff$245 ($dff) from module find_max.
Setting constant 0-bit at position 3 on $procdff$245 ($dff) from module find_max.
Setting constant 1-bit at position 4 on $procdff$245 ($dff) from module find_max.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \find_max..
Removed 44 unused cells and 177 unused wires.
<suppressed ~66 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module find_max.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \find_max..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \find_max.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\find_max'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$251 ($dff) from module find_max.
Setting constant 0-bit at position 1 on $procdff$251 ($dff) from module find_max.
Setting constant 1-bit at position 2 on $procdff$251 ($dff) from module find_max.
Setting constant 0-bit at position 3 on $procdff$251 ($dff) from module find_max.
Setting constant 1-bit at position 4 on $procdff$251 ($dff) from module find_max.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \find_max..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module find_max.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \find_max..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \find_max.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\find_max'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$254 ($dff) from module find_max (D = \indx_2_5, Q = \indx_3_3, rval = 5'10100).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \find_max..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module find_max.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \find_max..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \find_max.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\find_max'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \find_max..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module find_max.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== find_max ===

   Number of wires:                130
   Number of wire bits:            949
   Number of public wires:          71
   Number of public wire bits:     614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $dff                          353
     $dffe                          13
     $gt                           220
     $mux                          315
     $sdff                           5

End of script. Logfile hash: 1b241458f6, CPU: user 0.10s system 0.00s, MEM: 13.25 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 6x opt_expr (0 sec), 17% 4x opt_dff (0 sec), ...
