{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 03:42:12 2019 " "Info: Processing started: Fri May 24 03:42:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Batalha_Naval_Digital.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Batalha_Naval_Digital.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Batalha_Naval_Digital " "Info: Found entity 1: Batalha_Naval_Digital" {  } { { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador_Linhas.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decodificador_Linhas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador_Linhas " "Info: Found entity 1: Decodificador_Linhas" {  } { { "Decodificador_Linhas.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Decodificador_Linhas.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador_Colunas.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decodificador_Colunas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador_Colunas " "Info: Found entity 1: Decodificador_Colunas" {  } { { "Decodificador_Colunas.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Decodificador_Colunas.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Confirmador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Confirmador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Confirmador " "Info: Found entity 1: Confirmador" {  } { { "Confirmador.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Confirmador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Info: Found entity 1: Comparador" {  } { { "Comparador.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Comparador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Codificador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Codificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Codificador " "Info: Found entity 1: Codificador" {  } { { "Codificador.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Codificador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Batalha_Naval_Digital " "Info: Elaborating entity \"Batalha_Naval_Digital\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador_Linhas Decodificador_Linhas:inst " "Info: Elaborating entity \"Decodificador_Linhas\" for hierarchy \"Decodificador_Linhas:inst\"" {  } { { "Batalha_Naval_Digital.bdf" "inst" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -600 152 272 -440 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Confirmador Confirmador:inst11 " "Info: Elaborating entity \"Confirmador\" for hierarchy \"Confirmador:inst11\"" {  } { { "Batalha_Naval_Digital.bdf" "inst11" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -416 544 640 -256 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador_Colunas Decodificador_Colunas:inst7 " "Info: Elaborating entity \"Decodificador_Colunas\" for hierarchy \"Decodificador_Colunas:inst7\"" {  } { { "Batalha_Naval_Digital.bdf" "inst7" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -416 152 272 -288 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:inst4 " "Info: Elaborating entity \"Comparador\" for hierarchy \"Comparador:inst4\"" {  } { { "Batalha_Naval_Digital.bdf" "inst4" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -208 368 464 48 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Codificador Codificador:inst9 " "Info: Elaborating entity \"Codificador\" for hierarchy \"Codificador:inst9\"" {  } { { "Batalha_Naval_Digital.bdf" "inst9" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -256 152 248 -96 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Coluna_A GND " "Warning (13410): Pin \"Coluna_A\" is stuck at GND" {  } { { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -208 776 952 -192 "Coluna_A" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Coluna_B GND " "Warning (13410): Pin \"Coluna_B\" is stuck at GND" {  } { { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -168 776 952 -152 "Coluna_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Coluna_C GND " "Warning (13410): Pin \"Coluna_C\" is stuck at GND" {  } { { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -128 776 952 -112 "Coluna_C" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Coluna_D GND " "Warning (13410): Pin \"Coluna_D\" is stuck at GND" {  } { { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -88 776 952 -72 "Coluna_D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 03:42:14 2019 " "Info: Processing ended: Fri May 24 03:42:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 03:42:15 2019 " "Info: Processing started: Fri May 24 03:42:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Batalha_Naval_Digital EP1K100QC208-3 " "Info: Selected device EP1K100QC208-3 for design \"Batalha_Naval_Digital\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "1 " "Info: Inserted 1 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Fri May 24 2019 03:42:17 " "Info: Started fitting attempt 1 on Fri May 24 2019 at 03:42:17" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 03:42:24 2019 " "Info: Processing ended: Fri May 24 03:42:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 03:42:27 2019 " "Info: Processing started: Fri May 24 03:42:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 03:42:28 2019 " "Info: Processing ended: Fri May 24 03:42:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 03:42:29 2019 " "Info: Processing started: Fri May 24 03:42:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DIP_3 LED_Erro 28.500 ns Longest " "Info: Longest tpd from source pin \"DIP_3\" to destination pin \"LED_Erro\" is 28.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns DIP_3 1 PIN PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_103; Fanout = 7; PIN Node = 'DIP_3'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP_3 } "NODE_NAME" } } { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -568 -296 -128 -552 "DIP_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(1.900 ns) 10.100 ns Decodificador_Linhas:inst\|inst5~3 2 COMB LC2_C21 4 " "Info: 2: + IC(5.100 ns) + CELL(1.900 ns) = 10.100 ns; Loc. = LC2_C21; Fanout = 4; COMB Node = 'Decodificador_Linhas:inst\|inst5~3'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { DIP_3 Decodificador_Linhas:inst|inst5~3 } "NODE_NAME" } } { "Decodificador_Linhas.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Decodificador_Linhas.bdf" { { 280 504 568 328 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.200 ns) 16.700 ns Comparador:inst4\|inst7~2 3 COMB LC4_K1 1 " "Info: 3: + IC(4.400 ns) + CELL(2.200 ns) = 16.700 ns; Loc. = LC4_K1; Fanout = 1; COMB Node = 'Comparador:inst4\|inst7~2'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { Decodificador_Linhas:inst|inst5~3 Comparador:inst4|inst7~2 } "NODE_NAME" } } { "Comparador.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Comparador.bdf" { { 8 584 648 120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(8.600 ns) 28.500 ns LED_Erro 4 PIN PIN_149 0 " "Info: 4: + IC(3.200 ns) + CELL(8.600 ns) = 28.500 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'LED_Erro'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { Comparador:inst4|inst7~2 LED_Erro } "NODE_NAME" } } { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { 32 776 952 48 "LED_Erro" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.800 ns ( 55.44 % ) " "Info: Total cell delay = 15.800 ns ( 55.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.700 ns ( 44.56 % ) " "Info: Total interconnect delay = 12.700 ns ( 44.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.500 ns" { DIP_3 Decodificador_Linhas:inst|inst5~3 Comparador:inst4|inst7~2 LED_Erro } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.500 ns" { DIP_3 {} DIP_3~out {} Decodificador_Linhas:inst|inst5~3 {} Comparador:inst4|inst7~2 {} LED_Erro {} } { 0.000ns 0.000ns 5.100ns 4.400ns 3.200ns } { 0.000ns 3.100ns 1.900ns 2.200ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 03:42:30 2019 " "Info: Processing ended: Fri May 24 03:42:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
