
Motor Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000081a4  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000881a4  000881a4  000181a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000b50  20070000  000881ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000510  20070b50  00088cfc  00020b50  2**2
                  ALLOC
  4 .stack        00002000  20071060  0008920c  00020b50  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020b50  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b79  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015b2c  00000000  00000000  00020bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002e56  00000000  00000000  000366fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006ad8  00000000  00000000  00039554  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000bd0  00000000  00000000  0004002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b38  00000000  00000000  00040bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00006c02  00000000  00000000  00041734  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fda3  00000000  00000000  00048336  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00067ece  00000000  00000000  000580d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003d40  00000000  00000000  000bffa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	60 30 07 20 ad 2d 08 00 a5 2d 08 00 a5 2d 08 00     `0. .-...-...-..
   80010:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 00 00 00 00     .-...-...-......
	...
   8002c:	a5 2d 08 00 a5 2d 08 00 00 00 00 00 a5 2d 08 00     .-...-.......-..
   8003c:	a9 1e 08 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .....-...-...-..
   8004c:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .-...-...-...-..
   8005c:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 00 00 00 00     .-...-...-......
   8006c:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .-...-...-...-..
	...
   80084:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .-...-...-...-..
   80094:	a5 2d 08 00 1d 0b 08 00 a5 2d 08 00 a5 2d 08 00     .-.......-...-..
   800a4:	00 00 00 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .....-...-...-..
   800b4:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .-...-...-...-..
   800c4:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .-...-...-...-..
   800d4:	a5 2d 08 00 a5 2d 08 00 75 07 08 00 a5 2d 08 00     .-...-..u....-..
   800e4:	a5 2d 08 00 a5 2d 08 00 a5 2d 08 00 a5 2d 08 00     .-...-...-...-..

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070b50 	.word	0x20070b50
   80110:	00000000 	.word	0x00000000
   80114:	000881ac 	.word	0x000881ac

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	000881ac 	.word	0x000881ac
   80154:	20070b54 	.word	0x20070b54
   80158:	000881ac 	.word	0x000881ac
   8015c:	00000000 	.word	0x00000000

00080160 <usart_spi_enable>:
/*! \brief Enable the USART for the specified USART in SPI mode.
 *
 * \param p_usart Base address of the USART instance.
 */
void usart_spi_enable(Usart *p_usart)
{
   80160:	b580      	push	{r7, lr}
   80162:	b082      	sub	sp, #8
   80164:	af00      	add	r7, sp, #0
   80166:	6078      	str	r0, [r7, #4]
	usart_enable_tx(p_usart);
   80168:	6878      	ldr	r0, [r7, #4]
   8016a:	4b04      	ldr	r3, [pc, #16]	; (8017c <usart_spi_enable+0x1c>)
   8016c:	4798      	blx	r3
	usart_enable_rx(p_usart);
   8016e:	6878      	ldr	r0, [r7, #4]
   80170:	4b03      	ldr	r3, [pc, #12]	; (80180 <usart_spi_enable+0x20>)
   80172:	4798      	blx	r3
}
   80174:	bf00      	nop
   80176:	3708      	adds	r7, #8
   80178:	46bd      	mov	sp, r7
   8017a:	bd80      	pop	{r7, pc}
   8017c:	000803d1 	.word	0x000803d1
   80180:	00080419 	.word	0x00080419

00080184 <usart_spi_disable>:
 *
 * \param p_usart Base address of the USART instance.
 *
 */
void usart_spi_disable(Usart *p_usart)
{
   80184:	b580      	push	{r7, lr}
   80186:	b082      	sub	sp, #8
   80188:	af00      	add	r7, sp, #0
   8018a:	6078      	str	r0, [r7, #4]
	usart_disable_tx(p_usart);
   8018c:	6878      	ldr	r0, [r7, #4]
   8018e:	4b04      	ldr	r3, [pc, #16]	; (801a0 <usart_spi_disable+0x1c>)
   80190:	4798      	blx	r3
	usart_disable_rx(p_usart);
   80192:	6878      	ldr	r0, [r7, #4]
   80194:	4b03      	ldr	r3, [pc, #12]	; (801a4 <usart_spi_disable+0x20>)
   80196:	4798      	blx	r3
}
   80198:	bf00      	nop
   8019a:	3708      	adds	r7, #8
   8019c:	46bd      	mov	sp, r7
   8019e:	bd80      	pop	{r7, pc}
   801a0:	000803e9 	.word	0x000803e9
   801a4:	00080431 	.word	0x00080431

000801a8 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
   801a8:	b480      	push	{r7}
   801aa:	b085      	sub	sp, #20
   801ac:	af00      	add	r7, sp, #0
   801ae:	60f8      	str	r0, [r7, #12]
   801b0:	60b9      	str	r1, [r7, #8]
   801b2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
   801b4:	68bb      	ldr	r3, [r7, #8]
   801b6:	2b00      	cmp	r3, #0
   801b8:	d007      	beq.n	801ca <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
   801ba:	68bb      	ldr	r3, [r7, #8]
   801bc:	681a      	ldr	r2, [r3, #0]
   801be:	68fb      	ldr	r3, [r7, #12]
   801c0:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
   801c2:	68bb      	ldr	r3, [r7, #8]
   801c4:	685a      	ldr	r2, [r3, #4]
   801c6:	68fb      	ldr	r3, [r7, #12]
   801c8:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
   801ca:	687b      	ldr	r3, [r7, #4]
   801cc:	2b00      	cmp	r3, #0
   801ce:	d007      	beq.n	801e0 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
   801d0:	687b      	ldr	r3, [r7, #4]
   801d2:	681a      	ldr	r2, [r3, #0]
   801d4:	68fb      	ldr	r3, [r7, #12]
   801d6:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
   801d8:	687b      	ldr	r3, [r7, #4]
   801da:	685a      	ldr	r2, [r3, #4]
   801dc:	68fb      	ldr	r3, [r7, #12]
   801de:	61da      	str	r2, [r3, #28]
	}
}
   801e0:	bf00      	nop
   801e2:	3714      	adds	r7, #20
   801e4:	46bd      	mov	sp, r7
   801e6:	bc80      	pop	{r7}
   801e8:	4770      	bx	lr

000801ea <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
   801ea:	b480      	push	{r7}
   801ec:	b083      	sub	sp, #12
   801ee:	af00      	add	r7, sp, #0
   801f0:	6078      	str	r0, [r7, #4]
   801f2:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
   801f4:	683a      	ldr	r2, [r7, #0]
   801f6:	f240 1301 	movw	r3, #257	; 0x101
   801fa:	4013      	ands	r3, r2
	p_pdc->PERIPH_PTCR =
   801fc:	687a      	ldr	r2, [r7, #4]
   801fe:	6213      	str	r3, [r2, #32]
}
   80200:	bf00      	nop
   80202:	370c      	adds	r7, #12
   80204:	46bd      	mov	sp, r7
   80206:	bc80      	pop	{r7}
   80208:	4770      	bx	lr

0008020a <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
   8020a:	b480      	push	{r7}
   8020c:	b083      	sub	sp, #12
   8020e:	af00      	add	r7, sp, #0
   80210:	6078      	str	r0, [r7, #4]
   80212:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
   80214:	683a      	ldr	r2, [r7, #0]
   80216:	f240 2302 	movw	r3, #514	; 0x202
   8021a:	4013      	ands	r3, r2
	p_pdc->PERIPH_PTCR =
   8021c:	687a      	ldr	r2, [r7, #4]
   8021e:	6213      	str	r3, [r2, #32]
}
   80220:	bf00      	nop
   80222:	370c      	adds	r7, #12
   80224:	46bd      	mov	sp, r7
   80226:	bc80      	pop	{r7}
   80228:	4770      	bx	lr

0008022a <usart_set_spi_master_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_spi_master_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   8022a:	b480      	push	{r7}
   8022c:	b087      	sub	sp, #28
   8022e:	af00      	add	r7, sp, #0
   80230:	60f8      	str	r0, [r7, #12]
   80232:	60b9      	str	r1, [r7, #8]
   80234:	607a      	str	r2, [r7, #4]
	uint32_t cd;

	/* Calculate the clock divider according to the formula in SPI mode. */
	cd = (ul_mck + baudrate / 2) / baudrate;
   80236:	68bb      	ldr	r3, [r7, #8]
   80238:	085a      	lsrs	r2, r3, #1
   8023a:	687b      	ldr	r3, [r7, #4]
   8023c:	441a      	add	r2, r3
   8023e:	68bb      	ldr	r3, [r7, #8]
   80240:	fbb2 f3f3 	udiv	r3, r2, r3
   80244:	617b      	str	r3, [r7, #20]

	if (cd < MIN_CD_VALUE_SPI || cd > MAX_CD_VALUE) {
   80246:	697b      	ldr	r3, [r7, #20]
   80248:	2b03      	cmp	r3, #3
   8024a:	d903      	bls.n	80254 <usart_set_spi_master_baudrate+0x2a>
   8024c:	697b      	ldr	r3, [r7, #20]
   8024e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   80252:	d301      	bcc.n	80258 <usart_set_spi_master_baudrate+0x2e>
		return 1;
   80254:	2301      	movs	r3, #1
   80256:	e003      	b.n	80260 <usart_set_spi_master_baudrate+0x36>
	}

	p_usart->US_BRGR = cd << US_BRGR_CD_Pos;
   80258:	68fb      	ldr	r3, [r7, #12]
   8025a:	697a      	ldr	r2, [r7, #20]
   8025c:	621a      	str	r2, [r3, #32]

	return 0;
   8025e:	2300      	movs	r3, #0
}
   80260:	4618      	mov	r0, r3
   80262:	371c      	adds	r7, #28
   80264:	46bd      	mov	sp, r7
   80266:	bc80      	pop	{r7}
   80268:	4770      	bx	lr
	...

0008026c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   8026c:	b580      	push	{r7, lr}
   8026e:	b082      	sub	sp, #8
   80270:	af00      	add	r7, sp, #0
   80272:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   80274:	6878      	ldr	r0, [r7, #4]
   80276:	4b0d      	ldr	r3, [pc, #52]	; (802ac <usart_reset+0x40>)
   80278:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   8027a:	687b      	ldr	r3, [r7, #4]
   8027c:	2200      	movs	r2, #0
   8027e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   80280:	687b      	ldr	r3, [r7, #4]
   80282:	2200      	movs	r2, #0
   80284:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   80286:	687b      	ldr	r3, [r7, #4]
   80288:	2200      	movs	r2, #0
   8028a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   8028c:	6878      	ldr	r0, [r7, #4]
   8028e:	4b08      	ldr	r3, [pc, #32]	; (802b0 <usart_reset+0x44>)
   80290:	4798      	blx	r3
	usart_reset_rx(p_usart);
   80292:	6878      	ldr	r0, [r7, #4]
   80294:	4b07      	ldr	r3, [pc, #28]	; (802b4 <usart_reset+0x48>)
   80296:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   80298:	6878      	ldr	r0, [r7, #4]
   8029a:	4b07      	ldr	r3, [pc, #28]	; (802b8 <usart_reset+0x4c>)
   8029c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   8029e:	6878      	ldr	r0, [r7, #4]
   802a0:	4b06      	ldr	r3, [pc, #24]	; (802bc <usart_reset+0x50>)
   802a2:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   802a4:	bf00      	nop
   802a6:	3708      	adds	r7, #8
   802a8:	46bd      	mov	sp, r7
   802aa:	bd80      	pop	{r7, pc}
   802ac:	000804c9 	.word	0x000804c9
   802b0:	00080401 	.word	0x00080401
   802b4:	00080449 	.word	0x00080449
   802b8:	00080461 	.word	0x00080461
   802bc:	0008047b 	.word	0x0008047b

000802c0 <usart_init_spi_master>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_spi_master(Usart *p_usart,
		const usart_spi_opt_t *p_usart_opt, uint32_t ul_mck)
{
   802c0:	b580      	push	{r7, lr}
   802c2:	b084      	sub	sp, #16
   802c4:	af00      	add	r7, sp, #0
   802c6:	60f8      	str	r0, [r7, #12]
   802c8:	60b9      	str	r1, [r7, #8]
   802ca:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   802cc:	68f8      	ldr	r0, [r7, #12]
   802ce:	4b3d      	ldr	r3, [pc, #244]	; (803c4 <usart_init_spi_master+0x104>)
   802d0:	4798      	blx	r3

	ul_reg_val = 0;
   802d2:	4b3d      	ldr	r3, [pc, #244]	; (803c8 <usart_init_spi_master+0x108>)
   802d4:	2200      	movs	r2, #0
   802d6:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   802d8:	68bb      	ldr	r3, [r7, #8]
   802da:	2b00      	cmp	r3, #0
   802dc:	d00d      	beq.n	802fa <usart_init_spi_master+0x3a>
   802de:	68bb      	ldr	r3, [r7, #8]
   802e0:	689b      	ldr	r3, [r3, #8]
   802e2:	2b03      	cmp	r3, #3
   802e4:	d809      	bhi.n	802fa <usart_init_spi_master+0x3a>
			usart_set_spi_master_baudrate(p_usart, p_usart_opt->baudrate,
   802e6:	68bb      	ldr	r3, [r7, #8]
   802e8:	681b      	ldr	r3, [r3, #0]
   802ea:	687a      	ldr	r2, [r7, #4]
   802ec:	4619      	mov	r1, r3
   802ee:	68f8      	ldr	r0, [r7, #12]
   802f0:	4b36      	ldr	r3, [pc, #216]	; (803cc <usart_init_spi_master+0x10c>)
   802f2:	4798      	blx	r3
   802f4:	4603      	mov	r3, r0
	if (!p_usart_opt || (p_usart_opt->spi_mode > SPI_MODE_3) ||
   802f6:	2b00      	cmp	r3, #0
   802f8:	d001      	beq.n	802fe <usart_init_spi_master+0x3e>
			ul_mck)) {
		return 1;
   802fa:	2301      	movs	r3, #1
   802fc:	e05d      	b.n	803ba <usart_init_spi_master+0xfa>
	}

	/* Configure the character length bit in MR register. */
	ul_reg_val |= p_usart_opt->char_length;
   802fe:	68bb      	ldr	r3, [r7, #8]
   80300:	685a      	ldr	r2, [r3, #4]
   80302:	4b31      	ldr	r3, [pc, #196]	; (803c8 <usart_init_spi_master+0x108>)
   80304:	681b      	ldr	r3, [r3, #0]
   80306:	4313      	orrs	r3, r2
   80308:	4a2f      	ldr	r2, [pc, #188]	; (803c8 <usart_init_spi_master+0x108>)
   8030a:	6013      	str	r3, [r2, #0]

	/* Set SPI master mode and channel mode. */
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
			p_usart_opt->channel_mode;
   8030c:	68bb      	ldr	r3, [r7, #8]
   8030e:	68da      	ldr	r2, [r3, #12]
	ul_reg_val |= US_MR_USART_MODE_SPI_MASTER | US_MR_CLKO |
   80310:	4b2d      	ldr	r3, [pc, #180]	; (803c8 <usart_init_spi_master+0x108>)
   80312:	681b      	ldr	r3, [r3, #0]
   80314:	4313      	orrs	r3, r2
   80316:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   8031a:	f043 030e 	orr.w	r3, r3, #14
   8031e:	4a2a      	ldr	r2, [pc, #168]	; (803c8 <usart_init_spi_master+0x108>)
   80320:	6013      	str	r3, [r2, #0]

	switch (p_usart_opt->spi_mode) {
   80322:	68bb      	ldr	r3, [r7, #8]
   80324:	689b      	ldr	r3, [r3, #8]
   80326:	2b03      	cmp	r3, #3
   80328:	d83e      	bhi.n	803a8 <usart_init_spi_master+0xe8>
   8032a:	a201      	add	r2, pc, #4	; (adr r2, 80330 <usart_init_spi_master+0x70>)
   8032c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80330:	00080341 	.word	0x00080341
   80334:	0008035b 	.word	0x0008035b
   80338:	00080375 	.word	0x00080375
   8033c:	0008038f 	.word	0x0008038f
	case SPI_MODE_0:
		ul_reg_val |= US_MR_CPHA;
   80340:	4b21      	ldr	r3, [pc, #132]	; (803c8 <usart_init_spi_master+0x108>)
   80342:	681b      	ldr	r3, [r3, #0]
   80344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   80348:	4a1f      	ldr	r2, [pc, #124]	; (803c8 <usart_init_spi_master+0x108>)
   8034a:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   8034c:	4b1e      	ldr	r3, [pc, #120]	; (803c8 <usart_init_spi_master+0x108>)
   8034e:	681b      	ldr	r3, [r3, #0]
   80350:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   80354:	4a1c      	ldr	r2, [pc, #112]	; (803c8 <usart_init_spi_master+0x108>)
   80356:	6013      	str	r3, [r2, #0]
		break;
   80358:	e027      	b.n	803aa <usart_init_spi_master+0xea>

	case SPI_MODE_1:
		ul_reg_val &= ~US_MR_CPHA;
   8035a:	4b1b      	ldr	r3, [pc, #108]	; (803c8 <usart_init_spi_master+0x108>)
   8035c:	681b      	ldr	r3, [r3, #0]
   8035e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80362:	4a19      	ldr	r2, [pc, #100]	; (803c8 <usart_init_spi_master+0x108>)
   80364:	6013      	str	r3, [r2, #0]
		ul_reg_val &= ~US_MR_CPOL;
   80366:	4b18      	ldr	r3, [pc, #96]	; (803c8 <usart_init_spi_master+0x108>)
   80368:	681b      	ldr	r3, [r3, #0]
   8036a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8036e:	4a16      	ldr	r2, [pc, #88]	; (803c8 <usart_init_spi_master+0x108>)
   80370:	6013      	str	r3, [r2, #0]
		break;
   80372:	e01a      	b.n	803aa <usart_init_spi_master+0xea>

	case SPI_MODE_2:
		ul_reg_val |= US_MR_CPHA;
   80374:	4b14      	ldr	r3, [pc, #80]	; (803c8 <usart_init_spi_master+0x108>)
   80376:	681b      	ldr	r3, [r3, #0]
   80378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   8037c:	4a12      	ldr	r2, [pc, #72]	; (803c8 <usart_init_spi_master+0x108>)
   8037e:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   80380:	4b11      	ldr	r3, [pc, #68]	; (803c8 <usart_init_spi_master+0x108>)
   80382:	681b      	ldr	r3, [r3, #0]
   80384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80388:	4a0f      	ldr	r2, [pc, #60]	; (803c8 <usart_init_spi_master+0x108>)
   8038a:	6013      	str	r3, [r2, #0]
		break;
   8038c:	e00d      	b.n	803aa <usart_init_spi_master+0xea>

	case SPI_MODE_3:
		ul_reg_val &= ~US_MR_CPHA;
   8038e:	4b0e      	ldr	r3, [pc, #56]	; (803c8 <usart_init_spi_master+0x108>)
   80390:	681b      	ldr	r3, [r3, #0]
   80392:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   80396:	4a0c      	ldr	r2, [pc, #48]	; (803c8 <usart_init_spi_master+0x108>)
   80398:	6013      	str	r3, [r2, #0]
		ul_reg_val |= US_MR_CPOL;
   8039a:	4b0b      	ldr	r3, [pc, #44]	; (803c8 <usart_init_spi_master+0x108>)
   8039c:	681b      	ldr	r3, [r3, #0]
   8039e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   803a2:	4a09      	ldr	r2, [pc, #36]	; (803c8 <usart_init_spi_master+0x108>)
   803a4:	6013      	str	r3, [r2, #0]
		break;
   803a6:	e000      	b.n	803aa <usart_init_spi_master+0xea>

	default:
		break;
   803a8:	bf00      	nop
	}

	p_usart->US_MR |= ul_reg_val;
   803aa:	68fb      	ldr	r3, [r7, #12]
   803ac:	685a      	ldr	r2, [r3, #4]
   803ae:	4b06      	ldr	r3, [pc, #24]	; (803c8 <usart_init_spi_master+0x108>)
   803b0:	681b      	ldr	r3, [r3, #0]
   803b2:	431a      	orrs	r2, r3
   803b4:	68fb      	ldr	r3, [r7, #12]
   803b6:	605a      	str	r2, [r3, #4]

	return 0;
   803b8:	2300      	movs	r3, #0
}
   803ba:	4618      	mov	r0, r3
   803bc:	3710      	adds	r7, #16
   803be:	46bd      	mov	sp, r7
   803c0:	bd80      	pop	{r7, pc}
   803c2:	bf00      	nop
   803c4:	0008026d 	.word	0x0008026d
   803c8:	20070b6c 	.word	0x20070b6c
   803cc:	0008022b 	.word	0x0008022b

000803d0 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   803d0:	b480      	push	{r7}
   803d2:	b083      	sub	sp, #12
   803d4:	af00      	add	r7, sp, #0
   803d6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   803d8:	687b      	ldr	r3, [r7, #4]
   803da:	2240      	movs	r2, #64	; 0x40
   803dc:	601a      	str	r2, [r3, #0]
}
   803de:	bf00      	nop
   803e0:	370c      	adds	r7, #12
   803e2:	46bd      	mov	sp, r7
   803e4:	bc80      	pop	{r7}
   803e6:	4770      	bx	lr

000803e8 <usart_disable_tx>:
 * \brief Disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_tx(Usart *p_usart)
{
   803e8:	b480      	push	{r7}
   803ea:	b083      	sub	sp, #12
   803ec:	af00      	add	r7, sp, #0
   803ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXDIS;
   803f0:	687b      	ldr	r3, [r7, #4]
   803f2:	2280      	movs	r2, #128	; 0x80
   803f4:	601a      	str	r2, [r3, #0]
}
   803f6:	bf00      	nop
   803f8:	370c      	adds	r7, #12
   803fa:	46bd      	mov	sp, r7
   803fc:	bc80      	pop	{r7}
   803fe:	4770      	bx	lr

00080400 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   80400:	b480      	push	{r7}
   80402:	b083      	sub	sp, #12
   80404:	af00      	add	r7, sp, #0
   80406:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   80408:	687b      	ldr	r3, [r7, #4]
   8040a:	2288      	movs	r2, #136	; 0x88
   8040c:	601a      	str	r2, [r3, #0]
}
   8040e:	bf00      	nop
   80410:	370c      	adds	r7, #12
   80412:	46bd      	mov	sp, r7
   80414:	bc80      	pop	{r7}
   80416:	4770      	bx	lr

00080418 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   80418:	b480      	push	{r7}
   8041a:	b083      	sub	sp, #12
   8041c:	af00      	add	r7, sp, #0
   8041e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   80420:	687b      	ldr	r3, [r7, #4]
   80422:	2210      	movs	r2, #16
   80424:	601a      	str	r2, [r3, #0]
}
   80426:	bf00      	nop
   80428:	370c      	adds	r7, #12
   8042a:	46bd      	mov	sp, r7
   8042c:	bc80      	pop	{r7}
   8042e:	4770      	bx	lr

00080430 <usart_disable_rx>:
 * \brief Disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_rx(Usart *p_usart)
{
   80430:	b480      	push	{r7}
   80432:	b083      	sub	sp, #12
   80434:	af00      	add	r7, sp, #0
   80436:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXDIS;
   80438:	687b      	ldr	r3, [r7, #4]
   8043a:	2220      	movs	r2, #32
   8043c:	601a      	str	r2, [r3, #0]
}
   8043e:	bf00      	nop
   80440:	370c      	adds	r7, #12
   80442:	46bd      	mov	sp, r7
   80444:	bc80      	pop	{r7}
   80446:	4770      	bx	lr

00080448 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   80448:	b480      	push	{r7}
   8044a:	b083      	sub	sp, #12
   8044c:	af00      	add	r7, sp, #0
   8044e:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   80450:	687b      	ldr	r3, [r7, #4]
   80452:	2224      	movs	r2, #36	; 0x24
   80454:	601a      	str	r2, [r3, #0]
}
   80456:	bf00      	nop
   80458:	370c      	adds	r7, #12
   8045a:	46bd      	mov	sp, r7
   8045c:	bc80      	pop	{r7}
   8045e:	4770      	bx	lr

00080460 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   80460:	b480      	push	{r7}
   80462:	b083      	sub	sp, #12
   80464:	af00      	add	r7, sp, #0
   80466:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   80468:	687b      	ldr	r3, [r7, #4]
   8046a:	f44f 7280 	mov.w	r2, #256	; 0x100
   8046e:	601a      	str	r2, [r3, #0]
}
   80470:	bf00      	nop
   80472:	370c      	adds	r7, #12
   80474:	46bd      	mov	sp, r7
   80476:	bc80      	pop	{r7}
   80478:	4770      	bx	lr

0008047a <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   8047a:	b480      	push	{r7}
   8047c:	b083      	sub	sp, #12
   8047e:	af00      	add	r7, sp, #0
   80480:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   80482:	687b      	ldr	r3, [r7, #4]
   80484:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   80488:	601a      	str	r2, [r3, #0]
}
   8048a:	bf00      	nop
   8048c:	370c      	adds	r7, #12
   8048e:	46bd      	mov	sp, r7
   80490:	bc80      	pop	{r7}
   80492:	4770      	bx	lr

00080494 <usart_spi_force_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 0 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_force_chip_select(Usart *p_usart)
{
   80494:	b480      	push	{r7}
   80496:	b083      	sub	sp, #12
   80498:	af00      	add	r7, sp, #0
   8049a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_FCS;
   8049c:	687b      	ldr	r3, [r7, #4]
   8049e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   804a2:	601a      	str	r2, [r3, #0]
}
   804a4:	bf00      	nop
   804a6:	370c      	adds	r7, #12
   804a8:	46bd      	mov	sp, r7
   804aa:	bc80      	pop	{r7}
   804ac:	4770      	bx	lr

000804ae <usart_spi_release_chip_select>:
 * \brief Drive the slave select line NSS (RTS pin) to 1 in SPI master mode.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_spi_release_chip_select(Usart *p_usart)
{
   804ae:	b480      	push	{r7}
   804b0:	b083      	sub	sp, #12
   804b2:	af00      	add	r7, sp, #0
   804b4:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RCS;
   804b6:	687b      	ldr	r3, [r7, #4]
   804b8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   804bc:	601a      	str	r2, [r3, #0]
}
   804be:	bf00      	nop
   804c0:	370c      	adds	r7, #12
   804c2:	46bd      	mov	sp, r7
   804c4:	bc80      	pop	{r7}
   804c6:	4770      	bx	lr

000804c8 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   804c8:	b480      	push	{r7}
   804ca:	b083      	sub	sp, #12
   804cc:	af00      	add	r7, sp, #0
   804ce:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
   804d0:	687b      	ldr	r3, [r7, #4]
   804d2:	4a04      	ldr	r2, [pc, #16]	; (804e4 <usart_disable_writeprotect+0x1c>)
   804d4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   804d8:	bf00      	nop
   804da:	370c      	adds	r7, #12
   804dc:	46bd      	mov	sp, r7
   804de:	bc80      	pop	{r7}
   804e0:	4770      	bx	lr
   804e2:	bf00      	nop
   804e4:	55534100 	.word	0x55534100

000804e8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   804e8:	b480      	push	{r7}
   804ea:	b083      	sub	sp, #12
   804ec:	af00      	add	r7, sp, #0
   804ee:	4603      	mov	r3, r0
   804f0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   804f2:	4908      	ldr	r1, [pc, #32]	; (80514 <NVIC_EnableIRQ+0x2c>)
   804f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
   804f8:	095b      	lsrs	r3, r3, #5
   804fa:	79fa      	ldrb	r2, [r7, #7]
   804fc:	f002 021f 	and.w	r2, r2, #31
   80500:	2001      	movs	r0, #1
   80502:	fa00 f202 	lsl.w	r2, r0, r2
   80506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   8050a:	bf00      	nop
   8050c:	370c      	adds	r7, #12
   8050e:	46bd      	mov	sp, r7
   80510:	bc80      	pop	{r7}
   80512:	4770      	bx	lr
   80514:	e000e100 	.word	0xe000e100

00080518 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   80518:	b480      	push	{r7}
   8051a:	b083      	sub	sp, #12
   8051c:	af00      	add	r7, sp, #0
   8051e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80520:	687b      	ldr	r3, [r7, #4]
   80522:	2b07      	cmp	r3, #7
   80524:	d825      	bhi.n	80572 <osc_get_rate+0x5a>
   80526:	a201      	add	r2, pc, #4	; (adr r2, 8052c <osc_get_rate+0x14>)
   80528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8052c:	0008054d 	.word	0x0008054d
   80530:	00080553 	.word	0x00080553
   80534:	00080559 	.word	0x00080559
   80538:	0008055f 	.word	0x0008055f
   8053c:	00080563 	.word	0x00080563
   80540:	00080567 	.word	0x00080567
   80544:	0008056b 	.word	0x0008056b
   80548:	0008056f 	.word	0x0008056f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   8054c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80550:	e010      	b.n	80574 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   80552:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80556:	e00d      	b.n	80574 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80558:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8055c:	e00a      	b.n	80574 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8055e:	4b08      	ldr	r3, [pc, #32]	; (80580 <osc_get_rate+0x68>)
   80560:	e008      	b.n	80574 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   80562:	4b08      	ldr	r3, [pc, #32]	; (80584 <osc_get_rate+0x6c>)
   80564:	e006      	b.n	80574 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   80566:	4b08      	ldr	r3, [pc, #32]	; (80588 <osc_get_rate+0x70>)
   80568:	e004      	b.n	80574 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   8056a:	4b07      	ldr	r3, [pc, #28]	; (80588 <osc_get_rate+0x70>)
   8056c:	e002      	b.n	80574 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   8056e:	4b06      	ldr	r3, [pc, #24]	; (80588 <osc_get_rate+0x70>)
   80570:	e000      	b.n	80574 <osc_get_rate+0x5c>
	}

	return 0;
   80572:	2300      	movs	r3, #0
}
   80574:	4618      	mov	r0, r3
   80576:	370c      	adds	r7, #12
   80578:	46bd      	mov	sp, r7
   8057a:	bc80      	pop	{r7}
   8057c:	4770      	bx	lr
   8057e:	bf00      	nop
   80580:	003d0900 	.word	0x003d0900
   80584:	007a1200 	.word	0x007a1200
   80588:	00b71b00 	.word	0x00b71b00

0008058c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   8058c:	b580      	push	{r7, lr}
   8058e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   80590:	2006      	movs	r0, #6
   80592:	4b04      	ldr	r3, [pc, #16]	; (805a4 <sysclk_get_main_hz+0x18>)
   80594:	4798      	blx	r3
   80596:	4602      	mov	r2, r0
   80598:	4613      	mov	r3, r2
   8059a:	00db      	lsls	r3, r3, #3
   8059c:	1a9b      	subs	r3, r3, r2
   8059e:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   805a0:	4618      	mov	r0, r3
   805a2:	bd80      	pop	{r7, pc}
   805a4:	00080519 	.word	0x00080519

000805a8 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
   805a8:	b580      	push	{r7, lr}
   805aa:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   805ac:	4b02      	ldr	r3, [pc, #8]	; (805b8 <sysclk_get_peripheral_hz+0x10>)
   805ae:	4798      	blx	r3
   805b0:	4603      	mov	r3, r0
   805b2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   805b4:	4618      	mov	r0, r3
   805b6:	bd80      	pop	{r7, pc}
   805b8:	0008058d 	.word	0x0008058d

000805bc <spi_init>:
sensor_to_motor_t stm;

uint8_t sens_buf[sizeof(mts)];

void spi_init(void)
{
   805bc:	b580      	push	{r7, lr}
   805be:	af00      	add	r7, sp, #0
    configure_dmac();
   805c0:	4b02      	ldr	r3, [pc, #8]	; (805cc <spi_init+0x10>)
   805c2:	4798      	blx	r3
    spi_master_initialize();
   805c4:	4b02      	ldr	r3, [pc, #8]	; (805d0 <spi_init+0x14>)
   805c6:	4798      	blx	r3
}
   805c8:	bf00      	nop
   805ca:	bd80      	pop	{r7, pc}
   805cc:	000806e9 	.word	0x000806e9
   805d0:	000805d5 	.word	0x000805d5

000805d4 <spi_master_initialize>:

void spi_master_initialize(void)
{
   805d4:	b590      	push	{r4, r7, lr}
   805d6:	b085      	sub	sp, #20
   805d8:	af00      	add	r7, sp, #0
    dmac_channel_disable(DMAC, 1);
   805da:	2101      	movs	r1, #1
   805dc:	4810      	ldr	r0, [pc, #64]	; (80620 <spi_master_initialize+0x4c>)
   805de:	4b11      	ldr	r3, [pc, #68]	; (80624 <spi_master_initialize+0x50>)
   805e0:	4798      	blx	r3
    dmac_channel_disable(DMAC, 0);
   805e2:	2100      	movs	r1, #0
   805e4:	480e      	ldr	r0, [pc, #56]	; (80620 <spi_master_initialize+0x4c>)
   805e6:	4b0f      	ldr	r3, [pc, #60]	; (80624 <spi_master_initialize+0x50>)
   805e8:	4798      	blx	r3
    pmc_enable_periph_clk(ID_USART1);
   805ea:	2012      	movs	r0, #18
   805ec:	4b0e      	ldr	r3, [pc, #56]	; (80628 <spi_master_initialize+0x54>)
   805ee:	4798      	blx	r3
    usart_spi_disable(USART1);
   805f0:	480e      	ldr	r0, [pc, #56]	; (8062c <spi_master_initialize+0x58>)
   805f2:	4b0f      	ldr	r3, [pc, #60]	; (80630 <spi_master_initialize+0x5c>)
   805f4:	4798      	blx	r3

    usart_spi_opt_t spi_settings =
   805f6:	4b0f      	ldr	r3, [pc, #60]	; (80634 <spi_master_initialize+0x60>)
   805f8:	463c      	mov	r4, r7
   805fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   805fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .baudrate = 1000000,
        .char_length = US_MR_CHRL_8_BIT,
        .spi_mode = SPI_MODE_0,
        .channel_mode = US_MR_CHMODE_NORMAL
    };
    usart_init_spi_master(USART1, &spi_settings, sysclk_get_peripheral_hz());
   80600:	4b0d      	ldr	r3, [pc, #52]	; (80638 <spi_master_initialize+0x64>)
   80602:	4798      	blx	r3
   80604:	4602      	mov	r2, r0
   80606:	463b      	mov	r3, r7
   80608:	4619      	mov	r1, r3
   8060a:	4808      	ldr	r0, [pc, #32]	; (8062c <spi_master_initialize+0x58>)
   8060c:	4b0b      	ldr	r3, [pc, #44]	; (8063c <spi_master_initialize+0x68>)
   8060e:	4798      	blx	r3
    usart_spi_enable(USART1);
   80610:	4806      	ldr	r0, [pc, #24]	; (8062c <spi_master_initialize+0x58>)
   80612:	4b0b      	ldr	r3, [pc, #44]	; (80640 <spi_master_initialize+0x6c>)
   80614:	4798      	blx	r3
}
   80616:	bf00      	nop
   80618:	3714      	adds	r7, #20
   8061a:	46bd      	mov	sp, r7
   8061c:	bd90      	pop	{r4, r7, pc}
   8061e:	bf00      	nop
   80620:	400c4000 	.word	0x400c4000
   80624:	00082593 	.word	0x00082593
   80628:	00082951 	.word	0x00082951
   8062c:	4009c000 	.word	0x4009c000
   80630:	00080185 	.word	0x00080185
   80634:	00087d4c 	.word	0x00087d4c
   80638:	000805a9 	.word	0x000805a9
   8063c:	000802c1 	.word	0x000802c1
   80640:	00080161 	.word	0x00080161

00080644 <spi_master_transfer>:

void spi_master_transfer(void *p_buf, uint32_t ul_size)
{
   80644:	b580      	push	{r7, lr}
   80646:	b088      	sub	sp, #32
   80648:	af00      	add	r7, sp, #0
   8064a:	6078      	str	r0, [r7, #4]
   8064c:	6039      	str	r1, [r7, #0]
    dma_transfer_descriptor_t dmac_trans;

    usart_spi_force_chip_select(USART1);
   8064e:	481c      	ldr	r0, [pc, #112]	; (806c0 <spi_master_transfer+0x7c>)
   80650:	4b1c      	ldr	r3, [pc, #112]	; (806c4 <spi_master_transfer+0x80>)
   80652:	4798      	blx	r3

    dmac_channel_disable(DMAC, 1);
   80654:	2101      	movs	r1, #1
   80656:	481c      	ldr	r0, [pc, #112]	; (806c8 <spi_master_transfer+0x84>)
   80658:	4b1c      	ldr	r3, [pc, #112]	; (806cc <spi_master_transfer+0x88>)
   8065a:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) p_buf;
   8065c:	687b      	ldr	r3, [r7, #4]
   8065e:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) & USART1->US_THR;
   80660:	4b1b      	ldr	r3, [pc, #108]	; (806d0 <spi_master_transfer+0x8c>)
   80662:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   80664:	683b      	ldr	r3, [r7, #0]
   80666:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_MEM2PER_DMA_FC | DMAC_CTRLB_SRC_INCR_INCREMENTING | DMAC_CTRLB_DST_INCR_FIXED;
   80668:	4b1a      	ldr	r3, [pc, #104]	; (806d4 <spi_master_transfer+0x90>)
   8066a:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   8066c:	2300      	movs	r3, #0
   8066e:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 1, &dmac_trans);
   80670:	f107 030c 	add.w	r3, r7, #12
   80674:	461a      	mov	r2, r3
   80676:	2101      	movs	r1, #1
   80678:	4813      	ldr	r0, [pc, #76]	; (806c8 <spi_master_transfer+0x84>)
   8067a:	4b17      	ldr	r3, [pc, #92]	; (806d8 <spi_master_transfer+0x94>)
   8067c:	4798      	blx	r3
    dmac_channel_enable(DMAC, 1);
   8067e:	2101      	movs	r1, #1
   80680:	4811      	ldr	r0, [pc, #68]	; (806c8 <spi_master_transfer+0x84>)
   80682:	4b16      	ldr	r3, [pc, #88]	; (806dc <spi_master_transfer+0x98>)
   80684:	4798      	blx	r3

    dmac_channel_disable(DMAC, 0);
   80686:	2100      	movs	r1, #0
   80688:	480f      	ldr	r0, [pc, #60]	; (806c8 <spi_master_transfer+0x84>)
   8068a:	4b10      	ldr	r3, [pc, #64]	; (806cc <spi_master_transfer+0x88>)
   8068c:	4798      	blx	r3
    dmac_trans.ul_source_addr = (uint32_t) & USART1->US_RHR;
   8068e:	4b14      	ldr	r3, [pc, #80]	; (806e0 <spi_master_transfer+0x9c>)
   80690:	60fb      	str	r3, [r7, #12]
    dmac_trans.ul_destination_addr = (uint32_t) p_buf;
   80692:	687b      	ldr	r3, [r7, #4]
   80694:	613b      	str	r3, [r7, #16]
    dmac_trans.ul_ctrlA = ul_size | DMAC_CTRLA_SRC_WIDTH_BYTE | DMAC_CTRLA_DST_WIDTH_BYTE;
   80696:	683b      	ldr	r3, [r7, #0]
   80698:	617b      	str	r3, [r7, #20]
    dmac_trans.ul_ctrlB = DMAC_CTRLB_SRC_DSCR | DMAC_CTRLB_DST_DSCR | DMAC_CTRLB_FC_PER2MEM_DMA_FC | DMAC_CTRLB_SRC_INCR_FIXED | DMAC_CTRLB_DST_INCR_INCREMENTING;
   8069a:	4b12      	ldr	r3, [pc, #72]	; (806e4 <spi_master_transfer+0xa0>)
   8069c:	61bb      	str	r3, [r7, #24]
    dmac_trans.ul_descriptor_addr = 0;
   8069e:	2300      	movs	r3, #0
   806a0:	61fb      	str	r3, [r7, #28]
    dmac_channel_single_buf_transfer_init(DMAC, 0, (dma_transfer_descriptor_t *) & dmac_trans);
   806a2:	f107 030c 	add.w	r3, r7, #12
   806a6:	461a      	mov	r2, r3
   806a8:	2100      	movs	r1, #0
   806aa:	4807      	ldr	r0, [pc, #28]	; (806c8 <spi_master_transfer+0x84>)
   806ac:	4b0a      	ldr	r3, [pc, #40]	; (806d8 <spi_master_transfer+0x94>)
   806ae:	4798      	blx	r3
    dmac_channel_enable(DMAC, 0);
   806b0:	2100      	movs	r1, #0
   806b2:	4805      	ldr	r0, [pc, #20]	; (806c8 <spi_master_transfer+0x84>)
   806b4:	4b09      	ldr	r3, [pc, #36]	; (806dc <spi_master_transfer+0x98>)
   806b6:	4798      	blx	r3
}
   806b8:	bf00      	nop
   806ba:	3720      	adds	r7, #32
   806bc:	46bd      	mov	sp, r7
   806be:	bd80      	pop	{r7, pc}
   806c0:	4009c000 	.word	0x4009c000
   806c4:	00080495 	.word	0x00080495
   806c8:	400c4000 	.word	0x400c4000
   806cc:	00082593 	.word	0x00082593
   806d0:	4009c01c 	.word	0x4009c01c
   806d4:	20310000 	.word	0x20310000
   806d8:	000826ad 	.word	0x000826ad
   806dc:	00082575 	.word	0x00082575
   806e0:	4009c018 	.word	0x4009c018
   806e4:	02510000 	.word	0x02510000

000806e8 <configure_dmac>:

void configure_dmac(void)
{
   806e8:	b580      	push	{r7, lr}
   806ea:	b082      	sub	sp, #8
   806ec:	af00      	add	r7, sp, #0
    uint32_t ul_cfg;

    /* Initialize and enable DMA controller. */
    pmc_enable_periph_clk(ID_DMAC);
   806ee:	2027      	movs	r0, #39	; 0x27
   806f0:	4b18      	ldr	r3, [pc, #96]	; (80754 <configure_dmac+0x6c>)
   806f2:	4798      	blx	r3
    dmac_init(DMAC);
   806f4:	4818      	ldr	r0, [pc, #96]	; (80758 <configure_dmac+0x70>)
   806f6:	4b19      	ldr	r3, [pc, #100]	; (8075c <configure_dmac+0x74>)
   806f8:	4798      	blx	r3
    dmac_set_priority_mode(DMAC, DMAC_PRIORITY_ROUND_ROBIN);
   806fa:	2110      	movs	r1, #16
   806fc:	4816      	ldr	r0, [pc, #88]	; (80758 <configure_dmac+0x70>)
   806fe:	4b18      	ldr	r3, [pc, #96]	; (80760 <configure_dmac+0x78>)
   80700:	4798      	blx	r3
    dmac_enable(DMAC);
   80702:	4815      	ldr	r0, [pc, #84]	; (80758 <configure_dmac+0x70>)
   80704:	4b17      	ldr	r3, [pc, #92]	; (80764 <configure_dmac+0x7c>)
   80706:	4798      	blx	r3

    /* Configure DMA RX channel. */
    ul_cfg = 0;
   80708:	2300      	movs	r3, #0
   8070a:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_SRC_PER(14) | DMAC_CFG_SRC_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   8070c:	687b      	ldr	r3, [r7, #4]
   8070e:	f443 3381 	orr.w	r3, r3, #66048	; 0x10200
   80712:	f043 030e 	orr.w	r3, r3, #14
   80716:	607b      	str	r3, [r7, #4]
    dmac_channel_set_configuration(DMAC, 0, ul_cfg);
   80718:	687a      	ldr	r2, [r7, #4]
   8071a:	2100      	movs	r1, #0
   8071c:	480e      	ldr	r0, [pc, #56]	; (80758 <configure_dmac+0x70>)
   8071e:	4b12      	ldr	r3, [pc, #72]	; (80768 <configure_dmac+0x80>)
   80720:	4798      	blx	r3

    /* Configure DMA TX channel. */
    ul_cfg = 0;
   80722:	2300      	movs	r3, #0
   80724:	607b      	str	r3, [r7, #4]
    ul_cfg |= DMAC_CFG_DST_PER(13) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
   80726:	687b      	ldr	r3, [r7, #4]
   80728:	f443 3390 	orr.w	r3, r3, #73728	; 0x12000
   8072c:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
   80730:	607b      	str	r3, [r7, #4]
    dmac_channel_set_configuration(DMAC, 1, ul_cfg);
   80732:	687a      	ldr	r2, [r7, #4]
   80734:	2101      	movs	r1, #1
   80736:	4808      	ldr	r0, [pc, #32]	; (80758 <configure_dmac+0x70>)
   80738:	4b0b      	ldr	r3, [pc, #44]	; (80768 <configure_dmac+0x80>)
   8073a:	4798      	blx	r3
    ul_cfg = 0;
    ul_cfg |= DMAC_CFG_DST_PER(1) | DMAC_CFG_DST_H2SEL | DMAC_CFG_SOD | DMAC_CFG_FIFOCFG_ALAP_CFG;
    dmac_channel_set_configuration(DMAC, 4, ul_cfg);
    #endif
    /* Enable receive channel interrupt for DMAC. */
    NVIC_EnableIRQ(DMAC_IRQn);
   8073c:	2027      	movs	r0, #39	; 0x27
   8073e:	4b0b      	ldr	r3, [pc, #44]	; (8076c <configure_dmac+0x84>)
   80740:	4798      	blx	r3
    dmac_enable_interrupt(DMAC, (1 << 0));
   80742:	2101      	movs	r1, #1
   80744:	4804      	ldr	r0, [pc, #16]	; (80758 <configure_dmac+0x70>)
   80746:	4b0a      	ldr	r3, [pc, #40]	; (80770 <configure_dmac+0x88>)
   80748:	4798      	blx	r3
}
   8074a:	bf00      	nop
   8074c:	3708      	adds	r7, #8
   8074e:	46bd      	mov	sp, r7
   80750:	bd80      	pop	{r7, pc}
   80752:	bf00      	nop
   80754:	00082951 	.word	0x00082951
   80758:	400c4000 	.word	0x400c4000
   8075c:	000824cd 	.word	0x000824cd
   80760:	000824e9 	.word	0x000824e9
   80764:	0008250f 	.word	0x0008250f
   80768:	00082683 	.word	0x00082683
   8076c:	000804e9 	.word	0x000804e9
   80770:	00082545 	.word	0x00082545

00080774 <DMAC_Handler>:

void DMAC_Handler(void)
{
   80774:	b580      	push	{r7, lr}
   80776:	af00      	add	r7, sp, #0
    static uint32_t ul_status;

    ul_status = dmac_get_status(DMAC);
   80778:	480a      	ldr	r0, [pc, #40]	; (807a4 <DMAC_Handler+0x30>)
   8077a:	4b0b      	ldr	r3, [pc, #44]	; (807a8 <DMAC_Handler+0x34>)
   8077c:	4798      	blx	r3
   8077e:	4602      	mov	r2, r0
   80780:	4b0a      	ldr	r3, [pc, #40]	; (807ac <DMAC_Handler+0x38>)
   80782:	601a      	str	r2, [r3, #0]
    
    if (ul_status & (1 << 0))
   80784:	4b09      	ldr	r3, [pc, #36]	; (807ac <DMAC_Handler+0x38>)
   80786:	681b      	ldr	r3, [r3, #0]
   80788:	f003 0301 	and.w	r3, r3, #1
   8078c:	2b00      	cmp	r3, #0
   8078e:	d007      	beq.n	807a0 <DMAC_Handler+0x2c>
    {
        usart_spi_release_chip_select(USART1);
   80790:	4807      	ldr	r0, [pc, #28]	; (807b0 <DMAC_Handler+0x3c>)
   80792:	4b08      	ldr	r3, [pc, #32]	; (807b4 <DMAC_Handler+0x40>)
   80794:	4798      	blx	r3
        memcpy(&stm, &sens_buf, sizeof(stm));
   80796:	4b08      	ldr	r3, [pc, #32]	; (807b8 <DMAC_Handler+0x44>)
   80798:	881b      	ldrh	r3, [r3, #0]
   8079a:	b29b      	uxth	r3, r3
   8079c:	4a07      	ldr	r2, [pc, #28]	; (807bc <DMAC_Handler+0x48>)
   8079e:	8013      	strh	r3, [r2, #0]
    }
}
   807a0:	bf00      	nop
   807a2:	bd80      	pop	{r7, pc}
   807a4:	400c4000 	.word	0x400c4000
   807a8:	0008255f 	.word	0x0008255f
   807ac:	20070b70 	.word	0x20070b70
   807b0:	4009c000 	.word	0x4009c000
   807b4:	000804af 	.word	0x000804af
   807b8:	20070fe8 	.word	0x20070fe8
   807bc:	20070ff0 	.word	0x20070ff0

000807c0 <NVIC_EnableIRQ>:
{
   807c0:	b480      	push	{r7}
   807c2:	b083      	sub	sp, #12
   807c4:	af00      	add	r7, sp, #0
   807c6:	4603      	mov	r3, r0
   807c8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   807ca:	4908      	ldr	r1, [pc, #32]	; (807ec <NVIC_EnableIRQ+0x2c>)
   807cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
   807d0:	095b      	lsrs	r3, r3, #5
   807d2:	79fa      	ldrb	r2, [r7, #7]
   807d4:	f002 021f 	and.w	r2, r2, #31
   807d8:	2001      	movs	r0, #1
   807da:	fa00 f202 	lsl.w	r2, r0, r2
   807de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   807e2:	bf00      	nop
   807e4:	370c      	adds	r7, #12
   807e6:	46bd      	mov	sp, r7
   807e8:	bc80      	pop	{r7}
   807ea:	4770      	bx	lr
   807ec:	e000e100 	.word	0xe000e100

000807f0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   807f0:	b480      	push	{r7}
   807f2:	b083      	sub	sp, #12
   807f4:	af00      	add	r7, sp, #0
   807f6:	4603      	mov	r3, r0
   807f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   807fa:	4909      	ldr	r1, [pc, #36]	; (80820 <NVIC_ClearPendingIRQ+0x30>)
   807fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80800:	095b      	lsrs	r3, r3, #5
   80802:	79fa      	ldrb	r2, [r7, #7]
   80804:	f002 021f 	and.w	r2, r2, #31
   80808:	2001      	movs	r0, #1
   8080a:	fa00 f202 	lsl.w	r2, r0, r2
   8080e:	3360      	adds	r3, #96	; 0x60
   80810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   80814:	bf00      	nop
   80816:	370c      	adds	r7, #12
   80818:	46bd      	mov	sp, r7
   8081a:	bc80      	pop	{r7}
   8081c:	4770      	bx	lr
   8081e:	bf00      	nop
   80820:	e000e100 	.word	0xe000e100

00080824 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
   80824:	b480      	push	{r7}
   80826:	b083      	sub	sp, #12
   80828:	af00      	add	r7, sp, #0
   8082a:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   8082c:	687b      	ldr	r3, [r7, #4]
   8082e:	2208      	movs	r2, #8
   80830:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80832:	687b      	ldr	r3, [r7, #4]
   80834:	2220      	movs	r2, #32
   80836:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80838:	687b      	ldr	r3, [r7, #4]
   8083a:	2204      	movs	r2, #4
   8083c:	601a      	str	r2, [r3, #0]
}
   8083e:	bf00      	nop
   80840:	370c      	adds	r7, #12
   80842:	46bd      	mov	sp, r7
   80844:	bc80      	pop	{r7}
   80846:	4770      	bx	lr

00080848 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80848:	b580      	push	{r7, lr}
   8084a:	b084      	sub	sp, #16
   8084c:	af00      	add	r7, sp, #0
   8084e:	6078      	str	r0, [r7, #4]
   80850:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
   80852:	2300      	movs	r3, #0
   80854:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   80856:	687b      	ldr	r3, [r7, #4]
   80858:	f04f 32ff 	mov.w	r2, #4294967295
   8085c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   8085e:	687b      	ldr	r3, [r7, #4]
   80860:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
   80862:	6878      	ldr	r0, [r7, #4]
   80864:	4b12      	ldr	r3, [pc, #72]	; (808b0 <twi_master_init+0x68>)
   80866:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
   80868:	6878      	ldr	r0, [r7, #4]
   8086a:	4b12      	ldr	r3, [pc, #72]	; (808b4 <twi_master_init+0x6c>)
   8086c:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   8086e:	683b      	ldr	r3, [r7, #0]
   80870:	6859      	ldr	r1, [r3, #4]
   80872:	683b      	ldr	r3, [r7, #0]
   80874:	681b      	ldr	r3, [r3, #0]
   80876:	461a      	mov	r2, r3
   80878:	6878      	ldr	r0, [r7, #4]
   8087a:	4b0f      	ldr	r3, [pc, #60]	; (808b8 <twi_master_init+0x70>)
   8087c:	4798      	blx	r3
   8087e:	4603      	mov	r3, r0
   80880:	2b01      	cmp	r3, #1
   80882:	d101      	bne.n	80888 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
   80884:	2301      	movs	r3, #1
   80886:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
   80888:	683b      	ldr	r3, [r7, #0]
   8088a:	7a5b      	ldrb	r3, [r3, #9]
   8088c:	2b01      	cmp	r3, #1
   8088e:	d102      	bne.n	80896 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
   80890:	687b      	ldr	r3, [r7, #4]
   80892:	2240      	movs	r2, #64	; 0x40
   80894:	601a      	str	r2, [r3, #0]
	}

    /* Error interrupts are always enabled. */
    twi_enable_interrupt(p_twi, IER_ERROR_INTERRUPTS);
   80896:	f44f 7150 	mov.w	r1, #832	; 0x340
   8089a:	6878      	ldr	r0, [r7, #4]
   8089c:	4b07      	ldr	r3, [pc, #28]	; (808bc <twi_master_init+0x74>)
   8089e:	4798      	blx	r3

    twiBusy = false;
   808a0:	4b07      	ldr	r3, [pc, #28]	; (808c0 <twi_master_init+0x78>)
   808a2:	2200      	movs	r2, #0
   808a4:	701a      	strb	r2, [r3, #0]

	return status;
   808a6:	68fb      	ldr	r3, [r7, #12]
}
   808a8:	4618      	mov	r0, r3
   808aa:	3710      	adds	r7, #16
   808ac:	46bd      	mov	sp, r7
   808ae:	bd80      	pop	{r7, pc}
   808b0:	00080d21 	.word	0x00080d21
   808b4:	00080825 	.word	0x00080825
   808b8:	000808c5 	.word	0x000808c5
   808bc:	00080cbd 	.word	0x00080cbd
   808c0:	20070f7c 	.word	0x20070f7c

000808c4 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
   808c4:	b480      	push	{r7}
   808c6:	b089      	sub	sp, #36	; 0x24
   808c8:	af00      	add	r7, sp, #0
   808ca:	60f8      	str	r0, [r7, #12]
   808cc:	60b9      	str	r1, [r7, #8]
   808ce:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
   808d0:	2300      	movs	r3, #0
   808d2:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   808d4:	68bb      	ldr	r3, [r7, #8]
   808d6:	4a34      	ldr	r2, [pc, #208]	; (809a8 <twi_set_speed+0xe4>)
   808d8:	4293      	cmp	r3, r2
   808da:	d901      	bls.n	808e0 <twi_set_speed+0x1c>
		return FAIL;
   808dc:	2301      	movs	r3, #1
   808de:	e05d      	b.n	8099c <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
   808e0:	68bb      	ldr	r3, [r7, #8]
   808e2:	4a32      	ldr	r2, [pc, #200]	; (809ac <twi_set_speed+0xe8>)
   808e4:	4293      	cmp	r3, r2
   808e6:	d937      	bls.n	80958 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   808e8:	687b      	ldr	r3, [r7, #4]
   808ea:	4a31      	ldr	r2, [pc, #196]	; (809b0 <twi_set_speed+0xec>)
   808ec:	fba2 2303 	umull	r2, r3, r2, r3
   808f0:	0b9b      	lsrs	r3, r3, #14
   808f2:	3b04      	subs	r3, #4
   808f4:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   808f6:	68ba      	ldr	r2, [r7, #8]
   808f8:	4b2e      	ldr	r3, [pc, #184]	; (809b4 <twi_set_speed+0xf0>)
   808fa:	4413      	add	r3, r2
   808fc:	009b      	lsls	r3, r3, #2
   808fe:	687a      	ldr	r2, [r7, #4]
   80900:	fbb2 f3f3 	udiv	r3, r2, r3
   80904:	3b04      	subs	r3, #4
   80906:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80908:	e005      	b.n	80916 <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
   8090a:	69fb      	ldr	r3, [r7, #28]
   8090c:	3301      	adds	r3, #1
   8090e:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
   80910:	697b      	ldr	r3, [r7, #20]
   80912:	085b      	lsrs	r3, r3, #1
   80914:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80916:	697b      	ldr	r3, [r7, #20]
   80918:	2bff      	cmp	r3, #255	; 0xff
   8091a:	d909      	bls.n	80930 <twi_set_speed+0x6c>
   8091c:	69fb      	ldr	r3, [r7, #28]
   8091e:	2b06      	cmp	r3, #6
   80920:	d9f3      	bls.n	8090a <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80922:	e005      	b.n	80930 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
   80924:	69fb      	ldr	r3, [r7, #28]
   80926:	3301      	adds	r3, #1
   80928:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
   8092a:	693b      	ldr	r3, [r7, #16]
   8092c:	085b      	lsrs	r3, r3, #1
   8092e:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80930:	693b      	ldr	r3, [r7, #16]
   80932:	2bff      	cmp	r3, #255	; 0xff
   80934:	d902      	bls.n	8093c <twi_set_speed+0x78>
   80936:	69fb      	ldr	r3, [r7, #28]
   80938:	2b06      	cmp	r3, #6
   8093a:	d9f3      	bls.n	80924 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   8093c:	697b      	ldr	r3, [r7, #20]
   8093e:	b2da      	uxtb	r2, r3
   80940:	693b      	ldr	r3, [r7, #16]
   80942:	021b      	lsls	r3, r3, #8
   80944:	b29b      	uxth	r3, r3
   80946:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
   80948:	69fb      	ldr	r3, [r7, #28]
   8094a:	041b      	lsls	r3, r3, #16
   8094c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
   80950:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80952:	68fb      	ldr	r3, [r7, #12]
   80954:	611a      	str	r2, [r3, #16]
   80956:	e020      	b.n	8099a <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80958:	68bb      	ldr	r3, [r7, #8]
   8095a:	005b      	lsls	r3, r3, #1
   8095c:	687a      	ldr	r2, [r7, #4]
   8095e:	fbb2 f3f3 	udiv	r3, r2, r3
   80962:	3b04      	subs	r3, #4
   80964:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80966:	e005      	b.n	80974 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
   80968:	69fb      	ldr	r3, [r7, #28]
   8096a:	3301      	adds	r3, #1
   8096c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
   8096e:	69bb      	ldr	r3, [r7, #24]
   80970:	085b      	lsrs	r3, r3, #1
   80972:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80974:	69bb      	ldr	r3, [r7, #24]
   80976:	2bff      	cmp	r3, #255	; 0xff
   80978:	d902      	bls.n	80980 <twi_set_speed+0xbc>
   8097a:	69fb      	ldr	r3, [r7, #28]
   8097c:	2b06      	cmp	r3, #6
   8097e:	d9f3      	bls.n	80968 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80980:	69bb      	ldr	r3, [r7, #24]
   80982:	b2da      	uxtb	r2, r3
   80984:	69bb      	ldr	r3, [r7, #24]
   80986:	021b      	lsls	r3, r3, #8
   80988:	b29b      	uxth	r3, r3
   8098a:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
   8098c:	69fb      	ldr	r3, [r7, #28]
   8098e:	041b      	lsls	r3, r3, #16
   80990:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80994:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
   80996:	68fb      	ldr	r3, [r7, #12]
   80998:	611a      	str	r2, [r3, #16]
	}

	return PASS;
   8099a:	2300      	movs	r3, #0
}
   8099c:	4618      	mov	r0, r3
   8099e:	3724      	adds	r7, #36	; 0x24
   809a0:	46bd      	mov	sp, r7
   809a2:	bc80      	pop	{r7}
   809a4:	4770      	bx	lr
   809a6:	bf00      	nop
   809a8:	00061a80 	.word	0x00061a80
   809ac:	0005dc00 	.word	0x0005dc00
   809b0:	057619f1 	.word	0x057619f1
   809b4:	3ffd1200 	.word	0x3ffd1200

000809b8 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
   809b8:	b480      	push	{r7}
   809ba:	b085      	sub	sp, #20
   809bc:	af00      	add	r7, sp, #0
   809be:	6078      	str	r0, [r7, #4]
   809c0:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
   809c2:	683b      	ldr	r3, [r7, #0]
   809c4:	2b00      	cmp	r3, #0
   809c6:	d101      	bne.n	809cc <twi_mk_addr+0x14>
		return 0;
   809c8:	2300      	movs	r3, #0
   809ca:	e01d      	b.n	80a08 <twi_mk_addr+0x50>

	val = addr[0];
   809cc:	687b      	ldr	r3, [r7, #4]
   809ce:	781b      	ldrb	r3, [r3, #0]
   809d0:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
   809d2:	683b      	ldr	r3, [r7, #0]
   809d4:	2b01      	cmp	r3, #1
   809d6:	dd09      	ble.n	809ec <twi_mk_addr+0x34>
		val <<= 8;
   809d8:	68fb      	ldr	r3, [r7, #12]
   809da:	021b      	lsls	r3, r3, #8
   809dc:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
   809de:	687b      	ldr	r3, [r7, #4]
   809e0:	3301      	adds	r3, #1
   809e2:	781b      	ldrb	r3, [r3, #0]
   809e4:	461a      	mov	r2, r3
   809e6:	68fb      	ldr	r3, [r7, #12]
   809e8:	4313      	orrs	r3, r2
   809ea:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
   809ec:	683b      	ldr	r3, [r7, #0]
   809ee:	2b02      	cmp	r3, #2
   809f0:	dd09      	ble.n	80a06 <twi_mk_addr+0x4e>
		val <<= 8;
   809f2:	68fb      	ldr	r3, [r7, #12]
   809f4:	021b      	lsls	r3, r3, #8
   809f6:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
   809f8:	687b      	ldr	r3, [r7, #4]
   809fa:	3302      	adds	r3, #2
   809fc:	781b      	ldrb	r3, [r3, #0]
   809fe:	461a      	mov	r2, r3
   80a00:	68fb      	ldr	r3, [r7, #12]
   80a02:	4313      	orrs	r3, r2
   80a04:	60fb      	str	r3, [r7, #12]
	}
	return val;
   80a06:	68fb      	ldr	r3, [r7, #12]
}
   80a08:	4618      	mov	r0, r3
   80a0a:	3714      	adds	r7, #20
   80a0c:	46bd      	mov	sp, r7
   80a0e:	bc80      	pop	{r7}
   80a10:	4770      	bx	lr
	...

00080a14 <twi_is_busy>:

	return TWI_SUCCESS;
}

uint8_t twi_is_busy(void)
{
   80a14:	b480      	push	{r7}
   80a16:	af00      	add	r7, sp, #0
    return twiBusy;
   80a18:	4b02      	ldr	r3, [pc, #8]	; (80a24 <twi_is_busy+0x10>)
   80a1a:	781b      	ldrb	r3, [r3, #0]
}
   80a1c:	4618      	mov	r0, r3
   80a1e:	46bd      	mov	sp, r7
   80a20:	bc80      	pop	{r7}
   80a22:	4770      	bx	lr
   80a24:	20070f7c 	.word	0x20070f7c

00080a28 <twi_get_tx_packet>:

twi_packet_t *twi_get_tx_packet(void)
{
   80a28:	b480      	push	{r7}
   80a2a:	af00      	add	r7, sp, #0
    return &txPacket;
   80a2c:	4b02      	ldr	r3, [pc, #8]	; (80a38 <twi_get_tx_packet+0x10>)
}
   80a2e:	4618      	mov	r0, r3
   80a30:	46bd      	mov	sp, r7
   80a32:	bc80      	pop	{r7}
   80a34:	4770      	bx	lr
   80a36:	bf00      	nop
   80a38:	20070b74 	.word	0x20070b74

00080a3c <twi_pdc_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_pdc_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   80a3c:	b580      	push	{r7, lr}
   80a3e:	b084      	sub	sp, #16
   80a40:	af00      	add	r7, sp, #0
   80a42:	6078      	str	r0, [r7, #4]
   80a44:	6039      	str	r1, [r7, #0]
    pdc_packet_t txPdcPacket;

    // Check argument
    if(p_packet->length == 0)
   80a46:	683b      	ldr	r3, [r7, #0]
   80a48:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
   80a4c:	2b00      	cmp	r3, #0
   80a4e:	d101      	bne.n	80a54 <twi_pdc_master_write+0x18>
    {
        return TWI_INVALID_ARGUMENT;
   80a50:	2301      	movs	r3, #1
   80a52:	e040      	b.n	80ad6 <twi_pdc_master_write+0x9a>
    }

    twiBusy = true;
   80a54:	4b22      	ldr	r3, [pc, #136]	; (80ae0 <twi_pdc_master_write+0xa4>)
   80a56:	2201      	movs	r2, #1
   80a58:	701a      	strb	r2, [r3, #0]

    txPdcPacket.ul_addr = (uint32_t)p_packet->buffer;
   80a5a:	683b      	ldr	r3, [r7, #0]
   80a5c:	3308      	adds	r3, #8
   80a5e:	60bb      	str	r3, [r7, #8]
    txPdcPacket.ul_size = p_packet->length - 1;
   80a60:	683b      	ldr	r3, [r7, #0]
   80a62:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
   80a66:	3b01      	subs	r3, #1
   80a68:	60fb      	str	r3, [r7, #12]
    pdc_tx_init(PDC_TWI0, &txPdcPacket, NULL);
   80a6a:	f107 0308 	add.w	r3, r7, #8
   80a6e:	2200      	movs	r2, #0
   80a70:	4619      	mov	r1, r3
   80a72:	481c      	ldr	r0, [pc, #112]	; (80ae4 <twi_pdc_master_write+0xa8>)
   80a74:	4b1c      	ldr	r3, [pc, #112]	; (80ae8 <twi_pdc_master_write+0xac>)
   80a76:	4798      	blx	r3

    // Set write mode, slave address and 3 internal address byte lengths
    p_twi->TWI_MMR = 0;
   80a78:	687b      	ldr	r3, [r7, #4]
   80a7a:	2200      	movs	r2, #0
   80a7c:	605a      	str	r2, [r3, #4]
    p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) | ((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) & TWI_MMR_IADRSZ_Msk);
   80a7e:	683b      	ldr	r3, [r7, #0]
   80a80:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
   80a84:	041b      	lsls	r3, r3, #16
   80a86:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
   80a8a:	683b      	ldr	r3, [r7, #0]
   80a8c:	685b      	ldr	r3, [r3, #4]
   80a8e:	021b      	lsls	r3, r3, #8
   80a90:	f403 7340 	and.w	r3, r3, #768	; 0x300
   80a94:	431a      	orrs	r2, r3
   80a96:	687b      	ldr	r3, [r7, #4]
   80a98:	605a      	str	r2, [r3, #4]

    // Set internal address for remote chip
    p_twi->TWI_IADR = 0;
   80a9a:	687b      	ldr	r3, [r7, #4]
   80a9c:	2200      	movs	r2, #0
   80a9e:	60da      	str	r2, [r3, #12]
    p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80aa0:	683a      	ldr	r2, [r7, #0]
   80aa2:	683b      	ldr	r3, [r7, #0]
   80aa4:	685b      	ldr	r3, [r3, #4]
   80aa6:	4619      	mov	r1, r3
   80aa8:	4610      	mov	r0, r2
   80aaa:	4b10      	ldr	r3, [pc, #64]	; (80aec <twi_pdc_master_write+0xb0>)
   80aac:	4798      	blx	r3
   80aae:	4602      	mov	r2, r0
   80ab0:	687b      	ldr	r3, [r7, #4]
   80ab2:	60da      	str	r2, [r3, #12]

    pdc_enable_transfer(PDC_TWI0, PERIPH_PTCR_TXTEN);
   80ab4:	f44f 7180 	mov.w	r1, #256	; 0x100
   80ab8:	480a      	ldr	r0, [pc, #40]	; (80ae4 <twi_pdc_master_write+0xa8>)
   80aba:	4b0d      	ldr	r3, [pc, #52]	; (80af0 <twi_pdc_master_write+0xb4>)
   80abc:	4798      	blx	r3

    twi_enable_interrupt(p_twi, TWI_IER_ENDTX);
   80abe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   80ac2:	6878      	ldr	r0, [r7, #4]
   80ac4:	4b0b      	ldr	r3, [pc, #44]	; (80af4 <twi_pdc_master_write+0xb8>)
   80ac6:	4798      	blx	r3
    NVIC_ClearPendingIRQ(TWI0_IRQn);
   80ac8:	2016      	movs	r0, #22
   80aca:	4b0b      	ldr	r3, [pc, #44]	; (80af8 <twi_pdc_master_write+0xbc>)
   80acc:	4798      	blx	r3
    NVIC_EnableIRQ(TWI0_IRQn);
   80ace:	2016      	movs	r0, #22
   80ad0:	4b0a      	ldr	r3, [pc, #40]	; (80afc <twi_pdc_master_write+0xc0>)
   80ad2:	4798      	blx	r3

    return TWI_SUCCESS;
   80ad4:	2300      	movs	r3, #0
}
   80ad6:	4618      	mov	r0, r3
   80ad8:	3710      	adds	r7, #16
   80ada:	46bd      	mov	sp, r7
   80adc:	bd80      	pop	{r7, pc}
   80ade:	bf00      	nop
   80ae0:	20070f7c 	.word	0x20070f7c
   80ae4:	4008c100 	.word	0x4008c100
   80ae8:	000801a9 	.word	0x000801a9
   80aec:	000809b9 	.word	0x000809b9
   80af0:	000801eb 	.word	0x000801eb
   80af4:	00080cbd 	.word	0x00080cbd
   80af8:	000807f1 	.word	0x000807f1
   80afc:	000807c1 	.word	0x000807c1

00080b00 <twi_set_tx_callback>:
 * \brief Callback function for TWI transmit.
 *
 * \param callback Pointer to callback function.
 */
void twi_set_tx_callback(void (*callback)(void))
{
   80b00:	b480      	push	{r7}
   80b02:	b083      	sub	sp, #12
   80b04:	af00      	add	r7, sp, #0
   80b06:	6078      	str	r0, [r7, #4]
    txCallback = callback;
   80b08:	4a03      	ldr	r2, [pc, #12]	; (80b18 <twi_set_tx_callback+0x18>)
   80b0a:	687b      	ldr	r3, [r7, #4]
   80b0c:	6013      	str	r3, [r2, #0]
}
   80b0e:	bf00      	nop
   80b10:	370c      	adds	r7, #12
   80b12:	46bd      	mov	sp, r7
   80b14:	bc80      	pop	{r7}
   80b16:	4770      	bx	lr
   80b18:	20070f80 	.word	0x20070f80

00080b1c <TWI0_Handler>:
/**
 * \brief TWI0 Interrupt handler.
 *
 */
void TWI0_Handler(void)
{
   80b1c:	b590      	push	{r4, r7, lr}
   80b1e:	b083      	sub	sp, #12
   80b20:	af00      	add	r7, sp, #0
    uint32_t twi_status = twi_get_interrupt_status(TWI0) & twi_get_interrupt_mask(TWI0);
   80b22:	485a      	ldr	r0, [pc, #360]	; (80c8c <TWI0_Handler+0x170>)
   80b24:	4b5a      	ldr	r3, [pc, #360]	; (80c90 <TWI0_Handler+0x174>)
   80b26:	4798      	blx	r3
   80b28:	4604      	mov	r4, r0
   80b2a:	4858      	ldr	r0, [pc, #352]	; (80c8c <TWI0_Handler+0x170>)
   80b2c:	4b59      	ldr	r3, [pc, #356]	; (80c94 <TWI0_Handler+0x178>)
   80b2e:	4798      	blx	r3
   80b30:	4603      	mov	r3, r0
   80b32:	4023      	ands	r3, r4
   80b34:	607b      	str	r3, [r7, #4]

    // End of PDC transfer -> switch PDC off and wait ready flag
    if(twi_status & TWI_SR_ENDTX)
   80b36:	687b      	ldr	r3, [r7, #4]
   80b38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
   80b3c:	2b00      	cmp	r3, #0
   80b3e:	d014      	beq.n	80b6a <TWI0_Handler+0x4e>
    {
        pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS);
   80b40:	f44f 7100 	mov.w	r1, #512	; 0x200
   80b44:	4854      	ldr	r0, [pc, #336]	; (80c98 <TWI0_Handler+0x17c>)
   80b46:	4b55      	ldr	r3, [pc, #340]	; (80c9c <TWI0_Handler+0x180>)
   80b48:	4798      	blx	r3
        twi_disable_interrupt(TWI0, TWI_IER_ENDTX);
   80b4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   80b4e:	484f      	ldr	r0, [pc, #316]	; (80c8c <TWI0_Handler+0x170>)
   80b50:	4b53      	ldr	r3, [pc, #332]	; (80ca0 <TWI0_Handler+0x184>)
   80b52:	4798      	blx	r3
        twi_enable_interrupt(TWI0, TWI_IER_TXRDY);
   80b54:	2104      	movs	r1, #4
   80b56:	484d      	ldr	r0, [pc, #308]	; (80c8c <TWI0_Handler+0x170>)
   80b58:	4b52      	ldr	r3, [pc, #328]	; (80ca4 <TWI0_Handler+0x188>)
   80b5a:	4798      	blx	r3
        twi_status |= twi_get_interrupt_status(TWI0);
   80b5c:	484b      	ldr	r0, [pc, #300]	; (80c8c <TWI0_Handler+0x170>)
   80b5e:	4b4c      	ldr	r3, [pc, #304]	; (80c90 <TWI0_Handler+0x174>)
   80b60:	4798      	blx	r3
   80b62:	4602      	mov	r2, r0
   80b64:	687b      	ldr	r3, [r7, #4]
   80b66:	4313      	orrs	r3, r2
   80b68:	607b      	str	r3, [r7, #4]
    }
    
    // Received ready flag -> send last byte
    if(twi_status & TWI_SR_TXRDY)
   80b6a:	687b      	ldr	r3, [r7, #4]
   80b6c:	f003 0304 	and.w	r3, r3, #4
   80b70:	2b00      	cmp	r3, #0
   80b72:	d01a      	beq.n	80baa <TWI0_Handler+0x8e>
    {
        twi_disable_interrupt(TWI0, TWI_IER_TXRDY);
   80b74:	2104      	movs	r1, #4
   80b76:	4845      	ldr	r0, [pc, #276]	; (80c8c <TWI0_Handler+0x170>)
   80b78:	4b49      	ldr	r3, [pc, #292]	; (80ca0 <TWI0_Handler+0x184>)
   80b7a:	4798      	blx	r3

		// Complete the transfer - stop and last byte 
		TWI0->TWI_CR = TWI_CR_STOP;
   80b7c:	4b43      	ldr	r3, [pc, #268]	; (80c8c <TWI0_Handler+0x170>)
   80b7e:	2202      	movs	r2, #2
   80b80:	601a      	str	r2, [r3, #0]
		TWI0->TWI_THR = txPacket.buffer[txPacket.length-1];
   80b82:	4a42      	ldr	r2, [pc, #264]	; (80c8c <TWI0_Handler+0x170>)
   80b84:	4b48      	ldr	r3, [pc, #288]	; (80ca8 <TWI0_Handler+0x18c>)
   80b86:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
   80b8a:	3b01      	subs	r3, #1
   80b8c:	4946      	ldr	r1, [pc, #280]	; (80ca8 <TWI0_Handler+0x18c>)
   80b8e:	440b      	add	r3, r1
   80b90:	7a1b      	ldrb	r3, [r3, #8]
   80b92:	6353      	str	r3, [r2, #52]	; 0x34

        twi_enable_interrupt(TWI0, TWI_IER_TXCOMP);
   80b94:	2101      	movs	r1, #1
   80b96:	483d      	ldr	r0, [pc, #244]	; (80c8c <TWI0_Handler+0x170>)
   80b98:	4b42      	ldr	r3, [pc, #264]	; (80ca4 <TWI0_Handler+0x188>)
   80b9a:	4798      	blx	r3
        twi_status |= twi_get_interrupt_status(TWI0);
   80b9c:	483b      	ldr	r0, [pc, #236]	; (80c8c <TWI0_Handler+0x170>)
   80b9e:	4b3c      	ldr	r3, [pc, #240]	; (80c90 <TWI0_Handler+0x174>)
   80ba0:	4798      	blx	r3
   80ba2:	4602      	mov	r2, r0
   80ba4:	687b      	ldr	r3, [r7, #4]
   80ba6:	4313      	orrs	r3, r2
   80ba8:	607b      	str	r3, [r7, #4]
    }

    // End of transfer -> switch TWI off
    if(twi_status & TWI_SR_TXCOMP)
   80baa:	687b      	ldr	r3, [r7, #4]
   80bac:	f003 0301 	and.w	r3, r3, #1
   80bb0:	2b00      	cmp	r3, #0
   80bb2:	d00d      	beq.n	80bd0 <TWI0_Handler+0xb4>
    {
        twi_disable_interrupt(TWI0, TWI_IER_TXCOMP);
   80bb4:	2101      	movs	r1, #1
   80bb6:	4835      	ldr	r0, [pc, #212]	; (80c8c <TWI0_Handler+0x170>)
   80bb8:	4b39      	ldr	r3, [pc, #228]	; (80ca0 <TWI0_Handler+0x184>)
   80bba:	4798      	blx	r3

        // If defined, call the connected function.
        if(txCallback != NULL)
   80bbc:	4b3b      	ldr	r3, [pc, #236]	; (80cac <TWI0_Handler+0x190>)
   80bbe:	681b      	ldr	r3, [r3, #0]
   80bc0:	2b00      	cmp	r3, #0
   80bc2:	d002      	beq.n	80bca <TWI0_Handler+0xae>
        {
            txCallback();
   80bc4:	4b39      	ldr	r3, [pc, #228]	; (80cac <TWI0_Handler+0x190>)
   80bc6:	681b      	ldr	r3, [r3, #0]
   80bc8:	4798      	blx	r3
        }

        twiBusy = false;
   80bca:	4b39      	ldr	r3, [pc, #228]	; (80cb0 <TWI0_Handler+0x194>)
   80bcc:	2200      	movs	r2, #0
   80bce:	701a      	strb	r2, [r3, #0]
    }

    // End of PDC transfer -> switch PDC off
    if(twi_status & TWI_SR_ENDRX)
   80bd0:	687b      	ldr	r3, [r7, #4]
   80bd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   80bd6:	2b00      	cmp	r3, #0
   80bd8:	d016      	beq.n	80c08 <TWI0_Handler+0xec>
    {
        pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_RXTDIS);
   80bda:	2102      	movs	r1, #2
   80bdc:	482e      	ldr	r0, [pc, #184]	; (80c98 <TWI0_Handler+0x17c>)
   80bde:	4b2f      	ldr	r3, [pc, #188]	; (80c9c <TWI0_Handler+0x180>)
   80be0:	4798      	blx	r3
        twi_disable_interrupt(TWI0, TWI_IER_ENDRX);
   80be2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80be6:	4829      	ldr	r0, [pc, #164]	; (80c8c <TWI0_Handler+0x170>)
   80be8:	4b2d      	ldr	r3, [pc, #180]	; (80ca0 <TWI0_Handler+0x184>)
   80bea:	4798      	blx	r3

        twi_enable_interrupt(TWI0, TWI_IER_RXRDY);
   80bec:	2102      	movs	r1, #2
   80bee:	4827      	ldr	r0, [pc, #156]	; (80c8c <TWI0_Handler+0x170>)
   80bf0:	4b2c      	ldr	r3, [pc, #176]	; (80ca4 <TWI0_Handler+0x188>)
   80bf2:	4798      	blx	r3
        TWI0->TWI_CR = TWI_CR_STOP;
   80bf4:	4b25      	ldr	r3, [pc, #148]	; (80c8c <TWI0_Handler+0x170>)
   80bf6:	2202      	movs	r2, #2
   80bf8:	601a      	str	r2, [r3, #0]

        twi_status |= twi_get_interrupt_status(TWI0);
   80bfa:	4824      	ldr	r0, [pc, #144]	; (80c8c <TWI0_Handler+0x170>)
   80bfc:	4b24      	ldr	r3, [pc, #144]	; (80c90 <TWI0_Handler+0x174>)
   80bfe:	4798      	blx	r3
   80c00:	4602      	mov	r2, r0
   80c02:	687b      	ldr	r3, [r7, #4]
   80c04:	4313      	orrs	r3, r2
   80c06:	607b      	str	r3, [r7, #4]
    }

    // End of transfer -> switch TWI off
    if(twi_status & TWI_SR_RXRDY)
   80c08:	687b      	ldr	r3, [r7, #4]
   80c0a:	f003 0302 	and.w	r3, r3, #2
   80c0e:	2b00      	cmp	r3, #0
   80c10:	d018      	beq.n	80c44 <TWI0_Handler+0x128>
    {
        twi_disable_interrupt(TWI0, TWI_IER_RXRDY);
   80c12:	2102      	movs	r1, #2
   80c14:	481d      	ldr	r0, [pc, #116]	; (80c8c <TWI0_Handler+0x170>)
   80c16:	4b22      	ldr	r3, [pc, #136]	; (80ca0 <TWI0_Handler+0x184>)
   80c18:	4798      	blx	r3

        // Read last data
        rxPacket.buffer[rxPacket.length-1] = TWI0->TWI_RHR;
   80c1a:	4b26      	ldr	r3, [pc, #152]	; (80cb4 <TWI0_Handler+0x198>)
   80c1c:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
   80c20:	3b01      	subs	r3, #1
   80c22:	4a1a      	ldr	r2, [pc, #104]	; (80c8c <TWI0_Handler+0x170>)
   80c24:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80c26:	b2d1      	uxtb	r1, r2
   80c28:	4a22      	ldr	r2, [pc, #136]	; (80cb4 <TWI0_Handler+0x198>)
   80c2a:	4413      	add	r3, r2
   80c2c:	460a      	mov	r2, r1
   80c2e:	721a      	strb	r2, [r3, #8]

        // If defined, call the connected function.
        if(rxCallback != NULL)
   80c30:	4b21      	ldr	r3, [pc, #132]	; (80cb8 <TWI0_Handler+0x19c>)
   80c32:	681b      	ldr	r3, [r3, #0]
   80c34:	2b00      	cmp	r3, #0
   80c36:	d002      	beq.n	80c3e <TWI0_Handler+0x122>
        {
            rxCallback();
   80c38:	4b1f      	ldr	r3, [pc, #124]	; (80cb8 <TWI0_Handler+0x19c>)
   80c3a:	681b      	ldr	r3, [r3, #0]
   80c3c:	4798      	blx	r3
        }

        twiBusy = false;
   80c3e:	4b1c      	ldr	r3, [pc, #112]	; (80cb0 <TWI0_Handler+0x194>)
   80c40:	2200      	movs	r2, #0
   80c42:	701a      	strb	r2, [r3, #0]
    }

	// An error occurred in either a transmission or reception.
    // Abort, stop the transmission and disable interrupts.
	if(twi_status & SR_ERROR_INTERRUPTS)
   80c44:	687b      	ldr	r3, [r7, #4]
   80c46:	f403 7350 	and.w	r3, r3, #832	; 0x340
   80c4a:	2b00      	cmp	r3, #0
   80c4c:	d019      	beq.n	80c82 <TWI0_Handler+0x166>
    {
		// Stop the PDC
		pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   80c4e:	f240 2102 	movw	r1, #514	; 0x202
   80c52:	4811      	ldr	r0, [pc, #68]	; (80c98 <TWI0_Handler+0x17c>)
   80c54:	4b11      	ldr	r3, [pc, #68]	; (80c9c <TWI0_Handler+0x180>)
   80c56:	4798      	blx	r3

		if(!(twi_status & TWI_SR_NACK))
   80c58:	687b      	ldr	r3, [r7, #4]
   80c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
   80c5e:	2b00      	cmp	r3, #0
   80c60:	d102      	bne.n	80c68 <TWI0_Handler+0x14c>
        {
			// Do not send stop if NACK received. Handled by hardware
			TWI0->TWI_CR = TWI_CR_STOP;
   80c62:	4b0a      	ldr	r3, [pc, #40]	; (80c8c <TWI0_Handler+0x170>)
   80c64:	2202      	movs	r2, #2
   80c66:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(TWI0, TWI_IDR_ENDTX);
   80c68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   80c6c:	4807      	ldr	r0, [pc, #28]	; (80c8c <TWI0_Handler+0x170>)
   80c6e:	4b0c      	ldr	r3, [pc, #48]	; (80ca0 <TWI0_Handler+0x184>)
   80c70:	4798      	blx	r3
		twi_disable_interrupt(TWI0, TWI_IDR_ENDRX);
   80c72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80c76:	4805      	ldr	r0, [pc, #20]	; (80c8c <TWI0_Handler+0x170>)
   80c78:	4b09      	ldr	r3, [pc, #36]	; (80ca0 <TWI0_Handler+0x184>)
   80c7a:	4798      	blx	r3

        twiBusy = false;
   80c7c:	4b0c      	ldr	r3, [pc, #48]	; (80cb0 <TWI0_Handler+0x194>)
   80c7e:	2200      	movs	r2, #0
   80c80:	701a      	strb	r2, [r3, #0]
	}
}
   80c82:	bf00      	nop
   80c84:	370c      	adds	r7, #12
   80c86:	46bd      	mov	sp, r7
   80c88:	bd90      	pop	{r4, r7, pc}
   80c8a:	bf00      	nop
   80c8c:	4008c000 	.word	0x4008c000
   80c90:	00080cf5 	.word	0x00080cf5
   80c94:	00080d0b 	.word	0x00080d0b
   80c98:	4008c100 	.word	0x4008c100
   80c9c:	0008020b 	.word	0x0008020b
   80ca0:	00080cd7 	.word	0x00080cd7
   80ca4:	00080cbd 	.word	0x00080cbd
   80ca8:	20070b74 	.word	0x20070b74
   80cac:	20070f80 	.word	0x20070f80
   80cb0:	20070f7c 	.word	0x20070f7c
   80cb4:	20070d78 	.word	0x20070d78
   80cb8:	20070f84 	.word	0x20070f84

00080cbc <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
   80cbc:	b480      	push	{r7}
   80cbe:	b083      	sub	sp, #12
   80cc0:	af00      	add	r7, sp, #0
   80cc2:	6078      	str	r0, [r7, #4]
   80cc4:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
   80cc6:	687b      	ldr	r3, [r7, #4]
   80cc8:	683a      	ldr	r2, [r7, #0]
   80cca:	625a      	str	r2, [r3, #36]	; 0x24
}
   80ccc:	bf00      	nop
   80cce:	370c      	adds	r7, #12
   80cd0:	46bd      	mov	sp, r7
   80cd2:	bc80      	pop	{r7}
   80cd4:	4770      	bx	lr

00080cd6 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
   80cd6:	b480      	push	{r7}
   80cd8:	b083      	sub	sp, #12
   80cda:	af00      	add	r7, sp, #0
   80cdc:	6078      	str	r0, [r7, #4]
   80cde:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
   80ce0:	687b      	ldr	r3, [r7, #4]
   80ce2:	683a      	ldr	r2, [r7, #0]
   80ce4:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
   80ce6:	687b      	ldr	r3, [r7, #4]
   80ce8:	6a1b      	ldr	r3, [r3, #32]
}
   80cea:	bf00      	nop
   80cec:	370c      	adds	r7, #12
   80cee:	46bd      	mov	sp, r7
   80cf0:	bc80      	pop	{r7}
   80cf2:	4770      	bx	lr

00080cf4 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
   80cf4:	b480      	push	{r7}
   80cf6:	b083      	sub	sp, #12
   80cf8:	af00      	add	r7, sp, #0
   80cfa:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
   80cfc:	687b      	ldr	r3, [r7, #4]
   80cfe:	6a1b      	ldr	r3, [r3, #32]
}
   80d00:	4618      	mov	r0, r3
   80d02:	370c      	adds	r7, #12
   80d04:	46bd      	mov	sp, r7
   80d06:	bc80      	pop	{r7}
   80d08:	4770      	bx	lr

00080d0a <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
   80d0a:	b480      	push	{r7}
   80d0c:	b083      	sub	sp, #12
   80d0e:	af00      	add	r7, sp, #0
   80d10:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
   80d12:	687b      	ldr	r3, [r7, #4]
   80d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
   80d16:	4618      	mov	r0, r3
   80d18:	370c      	adds	r7, #12
   80d1a:	46bd      	mov	sp, r7
   80d1c:	bc80      	pop	{r7}
   80d1e:	4770      	bx	lr

00080d20 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
   80d20:	b480      	push	{r7}
   80d22:	b083      	sub	sp, #12
   80d24:	af00      	add	r7, sp, #0
   80d26:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   80d28:	687b      	ldr	r3, [r7, #4]
   80d2a:	2280      	movs	r2, #128	; 0x80
   80d2c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
   80d2e:	687b      	ldr	r3, [r7, #4]
   80d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
   80d32:	bf00      	nop
   80d34:	370c      	adds	r7, #12
   80d36:	46bd      	mov	sp, r7
   80d38:	bc80      	pop	{r7}
   80d3a:	4770      	bx	lr

00080d3c <osc_get_rate>:
{
   80d3c:	b480      	push	{r7}
   80d3e:	b083      	sub	sp, #12
   80d40:	af00      	add	r7, sp, #0
   80d42:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80d44:	687b      	ldr	r3, [r7, #4]
   80d46:	2b07      	cmp	r3, #7
   80d48:	d825      	bhi.n	80d96 <osc_get_rate+0x5a>
   80d4a:	a201      	add	r2, pc, #4	; (adr r2, 80d50 <osc_get_rate+0x14>)
   80d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80d50:	00080d71 	.word	0x00080d71
   80d54:	00080d77 	.word	0x00080d77
   80d58:	00080d7d 	.word	0x00080d7d
   80d5c:	00080d83 	.word	0x00080d83
   80d60:	00080d87 	.word	0x00080d87
   80d64:	00080d8b 	.word	0x00080d8b
   80d68:	00080d8f 	.word	0x00080d8f
   80d6c:	00080d93 	.word	0x00080d93
		return OSC_SLCK_32K_RC_HZ;
   80d70:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80d74:	e010      	b.n	80d98 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   80d76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80d7a:	e00d      	b.n	80d98 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   80d7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80d80:	e00a      	b.n	80d98 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   80d82:	4b08      	ldr	r3, [pc, #32]	; (80da4 <osc_get_rate+0x68>)
   80d84:	e008      	b.n	80d98 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   80d86:	4b08      	ldr	r3, [pc, #32]	; (80da8 <osc_get_rate+0x6c>)
   80d88:	e006      	b.n	80d98 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   80d8a:	4b08      	ldr	r3, [pc, #32]	; (80dac <osc_get_rate+0x70>)
   80d8c:	e004      	b.n	80d98 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   80d8e:	4b07      	ldr	r3, [pc, #28]	; (80dac <osc_get_rate+0x70>)
   80d90:	e002      	b.n	80d98 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   80d92:	4b06      	ldr	r3, [pc, #24]	; (80dac <osc_get_rate+0x70>)
   80d94:	e000      	b.n	80d98 <osc_get_rate+0x5c>
	return 0;
   80d96:	2300      	movs	r3, #0
}
   80d98:	4618      	mov	r0, r3
   80d9a:	370c      	adds	r7, #12
   80d9c:	46bd      	mov	sp, r7
   80d9e:	bc80      	pop	{r7}
   80da0:	4770      	bx	lr
   80da2:	bf00      	nop
   80da4:	003d0900 	.word	0x003d0900
   80da8:	007a1200 	.word	0x007a1200
   80dac:	00b71b00 	.word	0x00b71b00

00080db0 <sysclk_get_main_hz>:
{
   80db0:	b580      	push	{r7, lr}
   80db2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   80db4:	2006      	movs	r0, #6
   80db6:	4b04      	ldr	r3, [pc, #16]	; (80dc8 <sysclk_get_main_hz+0x18>)
   80db8:	4798      	blx	r3
   80dba:	4602      	mov	r2, r0
   80dbc:	4613      	mov	r3, r2
   80dbe:	00db      	lsls	r3, r3, #3
   80dc0:	1a9b      	subs	r3, r3, r2
   80dc2:	005b      	lsls	r3, r3, #1
}
   80dc4:	4618      	mov	r0, r3
   80dc6:	bd80      	pop	{r7, pc}
   80dc8:	00080d3d 	.word	0x00080d3d

00080dcc <sysclk_get_peripheral_hz>:
{
   80dcc:	b580      	push	{r7, lr}
   80dce:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   80dd0:	4b02      	ldr	r3, [pc, #8]	; (80ddc <sysclk_get_peripheral_hz+0x10>)
   80dd2:	4798      	blx	r3
   80dd4:	4603      	mov	r3, r0
   80dd6:	085b      	lsrs	r3, r3, #1
}
   80dd8:	4618      	mov	r0, r3
   80dda:	bd80      	pop	{r7, pc}
   80ddc:	00080db1 	.word	0x00080db1

00080de0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80de0:	b580      	push	{r7, lr}
   80de2:	b082      	sub	sp, #8
   80de4:	af00      	add	r7, sp, #0
   80de6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80de8:	6878      	ldr	r0, [r7, #4]
   80dea:	4b03      	ldr	r3, [pc, #12]	; (80df8 <sysclk_enable_peripheral_clock+0x18>)
   80dec:	4798      	blx	r3
}
   80dee:	bf00      	nop
   80df0:	3708      	adds	r7, #8
   80df2:	46bd      	mov	sp, r7
   80df4:	bd80      	pop	{r7, pc}
   80df6:	bf00      	nop
   80df8:	00082951 	.word	0x00082951

00080dfc <twi_master_setup>:
typedef twi_options_t twi_master_options_t;
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
   80dfc:	b580      	push	{r7, lr}
   80dfe:	b082      	sub	sp, #8
   80e00:	af00      	add	r7, sp, #0
   80e02:	6078      	str	r0, [r7, #4]
   80e04:	6039      	str	r1, [r7, #0]
	p_opt->master_clk = sysclk_get_peripheral_hz();
   80e06:	4b10      	ldr	r3, [pc, #64]	; (80e48 <twi_master_setup+0x4c>)
   80e08:	4798      	blx	r3
   80e0a:	4602      	mov	r2, r0
   80e0c:	683b      	ldr	r3, [r7, #0]
   80e0e:	601a      	str	r2, [r3, #0]
	p_opt->smbus      = 0;
   80e10:	683b      	ldr	r3, [r7, #0]
   80e12:	2200      	movs	r2, #0
   80e14:	725a      	strb	r2, [r3, #9]
	} else {
		// Do Nothing
	}
#else
#if (!(SAMG51 || SAMG53 || SAMG54))
	if (p_twi == TWI0) {
   80e16:	687b      	ldr	r3, [r7, #4]
   80e18:	4a0c      	ldr	r2, [pc, #48]	; (80e4c <twi_master_setup+0x50>)
   80e1a:	4293      	cmp	r3, r2
   80e1c:	d103      	bne.n	80e26 <twi_master_setup+0x2a>
		sysclk_enable_peripheral_clock(ID_TWI0);
   80e1e:	2016      	movs	r0, #22
   80e20:	4b0b      	ldr	r3, [pc, #44]	; (80e50 <twi_master_setup+0x54>)
   80e22:	4798      	blx	r3
   80e24:	e006      	b.n	80e34 <twi_master_setup+0x38>
	} else
#endif
	if (p_twi == TWI1) {
   80e26:	687b      	ldr	r3, [r7, #4]
   80e28:	4a0a      	ldr	r2, [pc, #40]	; (80e54 <twi_master_setup+0x58>)
   80e2a:	4293      	cmp	r3, r2
   80e2c:	d102      	bne.n	80e34 <twi_master_setup+0x38>
		sysclk_enable_peripheral_clock(ID_TWI1);
   80e2e:	2017      	movs	r0, #23
   80e30:	4b07      	ldr	r3, [pc, #28]	; (80e50 <twi_master_setup+0x54>)
   80e32:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80e34:	6839      	ldr	r1, [r7, #0]
   80e36:	6878      	ldr	r0, [r7, #4]
   80e38:	4b07      	ldr	r3, [pc, #28]	; (80e58 <twi_master_setup+0x5c>)
   80e3a:	4798      	blx	r3
   80e3c:	4603      	mov	r3, r0
}
   80e3e:	4618      	mov	r0, r3
   80e40:	3708      	adds	r7, #8
   80e42:	46bd      	mov	sp, r7
   80e44:	bd80      	pop	{r7, pc}
   80e46:	bf00      	nop
   80e48:	00080dcd 	.word	0x00080dcd
   80e4c:	4008c000 	.word	0x4008c000
   80e50:	00080de1 	.word	0x00080de1
   80e54:	40090000 	.word	0x40090000
   80e58:	00080849 	.word	0x00080849

00080e5c <lcd_init>:

/************************************************************
* Functions                                                 *
************************************************************/
void lcd_init(void)
{
   80e5c:	b580      	push	{r7, lr}
   80e5e:	b082      	sub	sp, #8
   80e60:	af00      	add	r7, sp, #0
    twi_package_t *tx_packet = twi_get_tx_packet();
   80e62:	4b29      	ldr	r3, [pc, #164]	; (80f08 <lcd_init+0xac>)
   80e64:	4798      	blx	r3
   80e66:	6078      	str	r0, [r7, #4]

    tx_packet->chip = 0x27;
   80e68:	687b      	ldr	r3, [r7, #4]
   80e6a:	2227      	movs	r2, #39	; 0x27
   80e6c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
    tx_packet->addr[0] = 0x00;
   80e70:	687b      	ldr	r3, [r7, #4]
   80e72:	2200      	movs	r2, #0
   80e74:	701a      	strb	r2, [r3, #0]
    tx_packet->addr_length = 0;
   80e76:	687b      	ldr	r3, [r7, #4]
   80e78:	2200      	movs	r2, #0
   80e7a:	605a      	str	r2, [r3, #4]
    
    twi_set_tx_callback(lcd_callback);
   80e7c:	4823      	ldr	r0, [pc, #140]	; (80f0c <lcd_init+0xb0>)
   80e7e:	4b24      	ldr	r3, [pc, #144]	; (80f10 <lcd_init+0xb4>)
   80e80:	4798      	blx	r3

    memset((void *)&twiConfig, 0, sizeof(twiConfig));
   80e82:	220c      	movs	r2, #12
   80e84:	2100      	movs	r1, #0
   80e86:	4823      	ldr	r0, [pc, #140]	; (80f14 <lcd_init+0xb8>)
   80e88:	4b23      	ldr	r3, [pc, #140]	; (80f18 <lcd_init+0xbc>)
   80e8a:	4798      	blx	r3
    twiConfig.speed = 100000;
   80e8c:	4b21      	ldr	r3, [pc, #132]	; (80f14 <lcd_init+0xb8>)
   80e8e:	4a23      	ldr	r2, [pc, #140]	; (80f1c <lcd_init+0xc0>)
   80e90:	605a      	str	r2, [r3, #4]
    twi_master_setup(TWI0, &twiConfig);
   80e92:	4920      	ldr	r1, [pc, #128]	; (80f14 <lcd_init+0xb8>)
   80e94:	4822      	ldr	r0, [pc, #136]	; (80f20 <lcd_init+0xc4>)
   80e96:	4b23      	ldr	r3, [pc, #140]	; (80f24 <lcd_init+0xc8>)
   80e98:	4798      	blx	r3

    backlight = LCD_LIGHT_OFF;
   80e9a:	4b23      	ldr	r3, [pc, #140]	; (80f28 <lcd_init+0xcc>)
   80e9c:	2200      	movs	r2, #0
   80e9e:	701a      	strb	r2, [r3, #0]

    send_nibble(LCD_FUNTION_WRITE, 0x03);
   80ea0:	2103      	movs	r1, #3
   80ea2:	2000      	movs	r0, #0
   80ea4:	4b21      	ldr	r3, [pc, #132]	; (80f2c <lcd_init+0xd0>)
   80ea6:	4798      	blx	r3
    mdelay(LCD_INIT_WAIT_TIME);
   80ea8:	2006      	movs	r0, #6
   80eaa:	4b21      	ldr	r3, [pc, #132]	; (80f30 <lcd_init+0xd4>)
   80eac:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 0x03);
   80eae:	2103      	movs	r1, #3
   80eb0:	2000      	movs	r0, #0
   80eb2:	4b1e      	ldr	r3, [pc, #120]	; (80f2c <lcd_init+0xd0>)
   80eb4:	4798      	blx	r3
    mdelay(LCD_INIT_WAIT_TIME);
   80eb6:	2006      	movs	r0, #6
   80eb8:	4b1d      	ldr	r3, [pc, #116]	; (80f30 <lcd_init+0xd4>)
   80eba:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 0x03);
   80ebc:	2103      	movs	r1, #3
   80ebe:	2000      	movs	r0, #0
   80ec0:	4b1a      	ldr	r3, [pc, #104]	; (80f2c <lcd_init+0xd0>)
   80ec2:	4798      	blx	r3
    mdelay(LCD_INIT_WAIT_TIME);
   80ec4:	2006      	movs	r0, #6
   80ec6:	4b1a      	ldr	r3, [pc, #104]	; (80f30 <lcd_init+0xd4>)
   80ec8:	4798      	blx	r3
    send_nibble(LCD_FUNTION_WRITE, 0x02);     // Interface: 4-Bit
   80eca:	2102      	movs	r1, #2
   80ecc:	2000      	movs	r0, #0
   80ece:	4b17      	ldr	r3, [pc, #92]	; (80f2c <lcd_init+0xd0>)
   80ed0:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x28);       // Interface: 4-Bit, 2-lines, 5x8-dots
   80ed2:	2128      	movs	r1, #40	; 0x28
   80ed4:	2000      	movs	r0, #0
   80ed6:	4b17      	ldr	r3, [pc, #92]	; (80f34 <lcd_init+0xd8>)
   80ed8:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x08);       // Display off, cursor off, cursor is underline
   80eda:	2108      	movs	r1, #8
   80edc:	2000      	movs	r0, #0
   80ede:	4b15      	ldr	r3, [pc, #84]	; (80f34 <lcd_init+0xd8>)
   80ee0:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x01);       // Clear display
   80ee2:	2101      	movs	r1, #1
   80ee4:	2000      	movs	r0, #0
   80ee6:	4b13      	ldr	r3, [pc, #76]	; (80f34 <lcd_init+0xd8>)
   80ee8:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);
   80eea:	2003      	movs	r0, #3
   80eec:	4b10      	ldr	r3, [pc, #64]	; (80f30 <lcd_init+0xd4>)
   80eee:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x06);       // Cursor moves right, no display shift
   80ef0:	2106      	movs	r1, #6
   80ef2:	2000      	movs	r0, #0
   80ef4:	4b0f      	ldr	r3, [pc, #60]	; (80f34 <lcd_init+0xd8>)
   80ef6:	4798      	blx	r3
    send_byte(LCD_FUNTION_WRITE, 0x0C);       // Display on, cursor off, cursor is underline
   80ef8:	210c      	movs	r1, #12
   80efa:	2000      	movs	r0, #0
   80efc:	4b0d      	ldr	r3, [pc, #52]	; (80f34 <lcd_init+0xd8>)
   80efe:	4798      	blx	r3
}
   80f00:	bf00      	nop
   80f02:	3708      	adds	r7, #8
   80f04:	46bd      	mov	sp, r7
   80f06:	bd80      	pop	{r7, pc}
   80f08:	00080a29 	.word	0x00080a29
   80f0c:	00081619 	.word	0x00081619
   80f10:	00080b01 	.word	0x00080b01
   80f14:	20070f94 	.word	0x20070f94
   80f18:	000835ed 	.word	0x000835ed
   80f1c:	000186a0 	.word	0x000186a0
   80f20:	4008c000 	.word	0x4008c000
   80f24:	00080dfd 	.word	0x00080dfd
   80f28:	20070f88 	.word	0x20070f88
   80f2c:	000813f1 	.word	0x000813f1
   80f30:	00081ed9 	.word	0x00081ed9
   80f34:	000814ed 	.word	0x000814ed

00080f38 <lcd_set_backlight>:

void lcd_set_backlight(backlight_t state)
{
   80f38:	b580      	push	{r7, lr}
   80f3a:	b082      	sub	sp, #8
   80f3c:	af00      	add	r7, sp, #0
   80f3e:	4603      	mov	r3, r0
   80f40:	71fb      	strb	r3, [r7, #7]
    backlight = state;
   80f42:	4a07      	ldr	r2, [pc, #28]	; (80f60 <lcd_set_backlight+0x28>)
   80f44:	79fb      	ldrb	r3, [r7, #7]
   80f46:	7013      	strb	r3, [r2, #0]
    send_byte(LCD_FUNTION_WRITE, 0x01);   // clear display
   80f48:	2101      	movs	r1, #1
   80f4a:	2000      	movs	r0, #0
   80f4c:	4b05      	ldr	r3, [pc, #20]	; (80f64 <lcd_set_backlight+0x2c>)
   80f4e:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);
   80f50:	2003      	movs	r0, #3
   80f52:	4b05      	ldr	r3, [pc, #20]	; (80f68 <lcd_set_backlight+0x30>)
   80f54:	4798      	blx	r3
}
   80f56:	bf00      	nop
   80f58:	3708      	adds	r7, #8
   80f5a:	46bd      	mov	sp, r7
   80f5c:	bd80      	pop	{r7, pc}
   80f5e:	bf00      	nop
   80f60:	20070f88 	.word	0x20070f88
   80f64:	000814ed 	.word	0x000814ed
   80f68:	00081ed9 	.word	0x00081ed9

00080f6c <lcd_clear>:

void lcd_clear(void)
{
   80f6c:	b580      	push	{r7, lr}
   80f6e:	af00      	add	r7, sp, #0
    send_byte(LCD_FUNTION_WRITE, 0x01);   // clear display
   80f70:	2101      	movs	r1, #1
   80f72:	2000      	movs	r0, #0
   80f74:	4b03      	ldr	r3, [pc, #12]	; (80f84 <lcd_clear+0x18>)
   80f76:	4798      	blx	r3
    mdelay(LCD_CLEAR_WAIT_TIME);
   80f78:	2003      	movs	r0, #3
   80f7a:	4b03      	ldr	r3, [pc, #12]	; (80f88 <lcd_clear+0x1c>)
   80f7c:	4798      	blx	r3
}
   80f7e:	bf00      	nop
   80f80:	bd80      	pop	{r7, pc}
   80f82:	bf00      	nop
   80f84:	000814ed 	.word	0x000814ed
   80f88:	00081ed9 	.word	0x00081ed9

00080f8c <lcd_print_s>:
    sprintf(str, "%10lu", data);
    lcd_print_s(line, col, str);
}

void lcd_print_s(int8_t line, uint8_t col, const char* str)
{
   80f8c:	b590      	push	{r4, r7, lr}
   80f8e:	b087      	sub	sp, #28
   80f90:	af00      	add	r7, sp, #0
   80f92:	4603      	mov	r3, r0
   80f94:	603a      	str	r2, [r7, #0]
   80f96:	71fb      	strb	r3, [r7, #7]
   80f98:	460b      	mov	r3, r1
   80f9a:	71bb      	strb	r3, [r7, #6]
    twi_packet_t *tx_packet = twi_get_tx_packet();
   80f9c:	4b76      	ldr	r3, [pc, #472]	; (81178 <lcd_print_s+0x1ec>)
   80f9e:	4798      	blx	r3
   80fa0:	6138      	str	r0, [r7, #16]
    uint8_t addr;
    uint8_t cmd;
    uint8_t byte;
    uint8_t count;
    
    while(lcdIsBusy | twi_is_busy())
   80fa2:	e019      	b.n	80fd8 <lcd_print_s+0x4c>
    {
        if((getTicks() - lcdStartTicks) > LCD_TIMEOUT_DELAY)
   80fa4:	4b75      	ldr	r3, [pc, #468]	; (8117c <lcd_print_s+0x1f0>)
   80fa6:	4798      	blx	r3
   80fa8:	4602      	mov	r2, r0
   80faa:	4b75      	ldr	r3, [pc, #468]	; (81180 <lcd_print_s+0x1f4>)
   80fac:	681b      	ldr	r3, [r3, #0]
   80fae:	1ad3      	subs	r3, r2, r3
   80fb0:	2b64      	cmp	r3, #100	; 0x64
   80fb2:	d911      	bls.n	80fd8 <lcd_print_s+0x4c>
        {
            lcdIsBusy = false;
   80fb4:	4b73      	ldr	r3, [pc, #460]	; (81184 <lcd_print_s+0x1f8>)
   80fb6:	2200      	movs	r2, #0
   80fb8:	701a      	strb	r2, [r3, #0]
            lcdTimeoutErrorCntr++;
   80fba:	4b73      	ldr	r3, [pc, #460]	; (81188 <lcd_print_s+0x1fc>)
   80fbc:	681b      	ldr	r3, [r3, #0]
   80fbe:	3301      	adds	r3, #1
   80fc0:	4a71      	ldr	r2, [pc, #452]	; (81188 <lcd_print_s+0x1fc>)
   80fc2:	6013      	str	r3, [r2, #0]
            pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   80fc4:	f240 2102 	movw	r1, #514	; 0x202
   80fc8:	4870      	ldr	r0, [pc, #448]	; (8118c <lcd_print_s+0x200>)
   80fca:	4b71      	ldr	r3, [pc, #452]	; (81190 <lcd_print_s+0x204>)
   80fcc:	4798      	blx	r3
            twi_master_setup(TWI0, &twiConfig);
   80fce:	4971      	ldr	r1, [pc, #452]	; (81194 <lcd_print_s+0x208>)
   80fd0:	4871      	ldr	r0, [pc, #452]	; (81198 <lcd_print_s+0x20c>)
   80fd2:	4b72      	ldr	r3, [pc, #456]	; (8119c <lcd_print_s+0x210>)
   80fd4:	4798      	blx	r3
            break;
   80fd6:	e009      	b.n	80fec <lcd_print_s+0x60>
    while(lcdIsBusy | twi_is_busy())
   80fd8:	4b71      	ldr	r3, [pc, #452]	; (811a0 <lcd_print_s+0x214>)
   80fda:	4798      	blx	r3
   80fdc:	4603      	mov	r3, r0
   80fde:	461a      	mov	r2, r3
   80fe0:	4b68      	ldr	r3, [pc, #416]	; (81184 <lcd_print_s+0x1f8>)
   80fe2:	781b      	ldrb	r3, [r3, #0]
   80fe4:	4313      	orrs	r3, r2
   80fe6:	b2db      	uxtb	r3, r3
   80fe8:	2b00      	cmp	r3, #0
   80fea:	d1db      	bne.n	80fa4 <lcd_print_s+0x18>
        }
    }
    
    // Calculate display address
    switch(line)
   80fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
   80ff0:	3b01      	subs	r3, #1
   80ff2:	2b03      	cmp	r3, #3
   80ff4:	f200 80bb 	bhi.w	8116e <lcd_print_s+0x1e2>
   80ff8:	a201      	add	r2, pc, #4	; (adr r2, 81000 <lcd_print_s+0x74>)
   80ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80ffe:	bf00      	nop
   81000:	00081011 	.word	0x00081011
   81004:	00081017 	.word	0x00081017
   81008:	0008101d 	.word	0x0008101d
   8100c:	00081023 	.word	0x00081023
    {
        case 1:
            addr = 0x80;          // set address to start of line 1
   81010:	2380      	movs	r3, #128	; 0x80
   81012:	75fb      	strb	r3, [r7, #23]
            break;
   81014:	e008      	b.n	81028 <lcd_print_s+0x9c>
        case 2:
            addr = 0x80 | 0x40;   // set address to start of line 2
   81016:	23c0      	movs	r3, #192	; 0xc0
   81018:	75fb      	strb	r3, [r7, #23]
            break;
   8101a:	e005      	b.n	81028 <lcd_print_s+0x9c>
        case 3:
            addr = 0x80 | 0x14;   // set address to start of line 3
   8101c:	2394      	movs	r3, #148	; 0x94
   8101e:	75fb      	strb	r3, [r7, #23]
            break;
   81020:	e002      	b.n	81028 <lcd_print_s+0x9c>
        case 4:
            addr = 0x80 | 0x54;   // set address to start of line 4
   81022:	23d4      	movs	r3, #212	; 0xd4
   81024:	75fb      	strb	r3, [r7, #23]
            break;
   81026:	bf00      	nop
        default:
            return;               // return immediately, if value is out of range
            break;
    }
    addr += col;  // set column in the selected line
   81028:	7dfa      	ldrb	r2, [r7, #23]
   8102a:	79bb      	ldrb	r3, [r7, #6]
   8102c:	4413      	add	r3, r2
   8102e:	75fb      	strb	r3, [r7, #23]

    // Set cursor
    cmd = LCD_FUNTION_WRITE | backlight;
   81030:	4b5c      	ldr	r3, [pc, #368]	; (811a4 <lcd_print_s+0x218>)
   81032:	781b      	ldrb	r3, [r3, #0]
   81034:	73fb      	strb	r3, [r7, #15]
    tx_packet->buffer[0] = cmd | LCD_ENABLE_HIGH | (addr & 0xF0);
   81036:	7dfb      	ldrb	r3, [r7, #23]
   81038:	f023 030f 	bic.w	r3, r3, #15
   8103c:	b2da      	uxtb	r2, r3
   8103e:	7bfb      	ldrb	r3, [r7, #15]
   81040:	4313      	orrs	r3, r2
   81042:	b2db      	uxtb	r3, r3
   81044:	f043 0304 	orr.w	r3, r3, #4
   81048:	b2da      	uxtb	r2, r3
   8104a:	693b      	ldr	r3, [r7, #16]
   8104c:	721a      	strb	r2, [r3, #8]
    tx_packet->buffer[1] = cmd | LCD_ENABLE_LOW  | (addr & 0xF0);
   8104e:	f997 3017 	ldrsb.w	r3, [r7, #23]
   81052:	f023 030f 	bic.w	r3, r3, #15
   81056:	b25a      	sxtb	r2, r3
   81058:	f997 300f 	ldrsb.w	r3, [r7, #15]
   8105c:	4313      	orrs	r3, r2
   8105e:	b25b      	sxtb	r3, r3
   81060:	b2da      	uxtb	r2, r3
   81062:	693b      	ldr	r3, [r7, #16]
   81064:	725a      	strb	r2, [r3, #9]
    tx_packet->buffer[2] = cmd | LCD_ENABLE_HIGH | ((addr & 0x0F) << 4);
   81066:	7dfb      	ldrb	r3, [r7, #23]
   81068:	011b      	lsls	r3, r3, #4
   8106a:	b2da      	uxtb	r2, r3
   8106c:	7bfb      	ldrb	r3, [r7, #15]
   8106e:	4313      	orrs	r3, r2
   81070:	b2db      	uxtb	r3, r3
   81072:	f043 0304 	orr.w	r3, r3, #4
   81076:	b2da      	uxtb	r2, r3
   81078:	693b      	ldr	r3, [r7, #16]
   8107a:	729a      	strb	r2, [r3, #10]
    tx_packet->buffer[3] = cmd | LCD_ENABLE_LOW  | ((addr & 0x0F) << 4);
   8107c:	7dfb      	ldrb	r3, [r7, #23]
   8107e:	011b      	lsls	r3, r3, #4
   81080:	b25a      	sxtb	r2, r3
   81082:	f997 300f 	ldrsb.w	r3, [r7, #15]
   81086:	4313      	orrs	r3, r2
   81088:	b25b      	sxtb	r3, r3
   8108a:	b2da      	uxtb	r2, r3
   8108c:	693b      	ldr	r3, [r7, #16]
   8108e:	72da      	strb	r2, [r3, #11]
    
    // write string ...
    cmd = LCD_WRITE_DDR | backlight;
   81090:	4b44      	ldr	r3, [pc, #272]	; (811a4 <lcd_print_s+0x218>)
   81092:	781b      	ldrb	r3, [r3, #0]
   81094:	f043 0301 	orr.w	r3, r3, #1
   81098:	73fb      	strb	r3, [r7, #15]
    for(count = 0; count < strlen(str); count++)
   8109a:	2300      	movs	r3, #0
   8109c:	75bb      	strb	r3, [r7, #22]
   8109e:	e04b      	b.n	81138 <lcd_print_s+0x1ac>
    {
        byte = str[count];
   810a0:	7dbb      	ldrb	r3, [r7, #22]
   810a2:	683a      	ldr	r2, [r7, #0]
   810a4:	4413      	add	r3, r2
   810a6:	781b      	ldrb	r3, [r3, #0]
   810a8:	73bb      	strb	r3, [r7, #14]
        tx_packet->buffer[4 + count * 4 + 0] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0);
   810aa:	7dbb      	ldrb	r3, [r7, #22]
   810ac:	3301      	adds	r3, #1
   810ae:	009b      	lsls	r3, r3, #2
   810b0:	7bba      	ldrb	r2, [r7, #14]
   810b2:	f022 020f 	bic.w	r2, r2, #15
   810b6:	b2d1      	uxtb	r1, r2
   810b8:	7bfa      	ldrb	r2, [r7, #15]
   810ba:	430a      	orrs	r2, r1
   810bc:	b2d2      	uxtb	r2, r2
   810be:	f042 0204 	orr.w	r2, r2, #4
   810c2:	b2d1      	uxtb	r1, r2
   810c4:	693a      	ldr	r2, [r7, #16]
   810c6:	4413      	add	r3, r2
   810c8:	460a      	mov	r2, r1
   810ca:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[4 + count * 4 + 1] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0);
   810cc:	7dbb      	ldrb	r3, [r7, #22]
   810ce:	3301      	adds	r3, #1
   810d0:	009b      	lsls	r3, r3, #2
   810d2:	3301      	adds	r3, #1
   810d4:	f997 200e 	ldrsb.w	r2, [r7, #14]
   810d8:	f022 020f 	bic.w	r2, r2, #15
   810dc:	b251      	sxtb	r1, r2
   810de:	f997 200f 	ldrsb.w	r2, [r7, #15]
   810e2:	430a      	orrs	r2, r1
   810e4:	b252      	sxtb	r2, r2
   810e6:	b2d1      	uxtb	r1, r2
   810e8:	693a      	ldr	r2, [r7, #16]
   810ea:	4413      	add	r3, r2
   810ec:	460a      	mov	r2, r1
   810ee:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[4 + count * 4 + 2] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   810f0:	7dbb      	ldrb	r3, [r7, #22]
   810f2:	3301      	adds	r3, #1
   810f4:	009b      	lsls	r3, r3, #2
   810f6:	3302      	adds	r3, #2
   810f8:	7bba      	ldrb	r2, [r7, #14]
   810fa:	0112      	lsls	r2, r2, #4
   810fc:	b2d1      	uxtb	r1, r2
   810fe:	7bfa      	ldrb	r2, [r7, #15]
   81100:	430a      	orrs	r2, r1
   81102:	b2d2      	uxtb	r2, r2
   81104:	f042 0204 	orr.w	r2, r2, #4
   81108:	b2d1      	uxtb	r1, r2
   8110a:	693a      	ldr	r2, [r7, #16]
   8110c:	4413      	add	r3, r2
   8110e:	460a      	mov	r2, r1
   81110:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[4 + count * 4 + 3] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   81112:	7dbb      	ldrb	r3, [r7, #22]
   81114:	3301      	adds	r3, #1
   81116:	009b      	lsls	r3, r3, #2
   81118:	3303      	adds	r3, #3
   8111a:	7bba      	ldrb	r2, [r7, #14]
   8111c:	0112      	lsls	r2, r2, #4
   8111e:	b251      	sxtb	r1, r2
   81120:	f997 200f 	ldrsb.w	r2, [r7, #15]
   81124:	430a      	orrs	r2, r1
   81126:	b252      	sxtb	r2, r2
   81128:	b2d1      	uxtb	r1, r2
   8112a:	693a      	ldr	r2, [r7, #16]
   8112c:	4413      	add	r3, r2
   8112e:	460a      	mov	r2, r1
   81130:	721a      	strb	r2, [r3, #8]
    for(count = 0; count < strlen(str); count++)
   81132:	7dbb      	ldrb	r3, [r7, #22]
   81134:	3301      	adds	r3, #1
   81136:	75bb      	strb	r3, [r7, #22]
   81138:	7dbc      	ldrb	r4, [r7, #22]
   8113a:	6838      	ldr	r0, [r7, #0]
   8113c:	4b1a      	ldr	r3, [pc, #104]	; (811a8 <lcd_print_s+0x21c>)
   8113e:	4798      	blx	r3
   81140:	4603      	mov	r3, r0
   81142:	429c      	cmp	r4, r3
   81144:	d3ac      	bcc.n	810a0 <lcd_print_s+0x114>
    }
    tx_packet->length = 4 + count * 4;
   81146:	7dbb      	ldrb	r3, [r7, #22]
   81148:	3301      	adds	r3, #1
   8114a:	009b      	lsls	r3, r3, #2
   8114c:	461a      	mov	r2, r3
   8114e:	693b      	ldr	r3, [r7, #16]
   81150:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc

    lcdIsBusy = true;
   81154:	4b0b      	ldr	r3, [pc, #44]	; (81184 <lcd_print_s+0x1f8>)
   81156:	2201      	movs	r2, #1
   81158:	701a      	strb	r2, [r3, #0]
    twi_pdc_master_write(TWI0, tx_packet);
   8115a:	6939      	ldr	r1, [r7, #16]
   8115c:	480e      	ldr	r0, [pc, #56]	; (81198 <lcd_print_s+0x20c>)
   8115e:	4b13      	ldr	r3, [pc, #76]	; (811ac <lcd_print_s+0x220>)
   81160:	4798      	blx	r3
    lcdStartTicks = getTicks();
   81162:	4b06      	ldr	r3, [pc, #24]	; (8117c <lcd_print_s+0x1f0>)
   81164:	4798      	blx	r3
   81166:	4602      	mov	r2, r0
   81168:	4b05      	ldr	r3, [pc, #20]	; (81180 <lcd_print_s+0x1f4>)
   8116a:	601a      	str	r2, [r3, #0]
   8116c:	e000      	b.n	81170 <lcd_print_s+0x1e4>
            return;               // return immediately, if value is out of range
   8116e:	bf00      	nop
}
   81170:	371c      	adds	r7, #28
   81172:	46bd      	mov	sp, r7
   81174:	bd90      	pop	{r4, r7, pc}
   81176:	bf00      	nop
   81178:	00080a29 	.word	0x00080a29
   8117c:	00081ec5 	.word	0x00081ec5
   81180:	20070f8c 	.word	0x20070f8c
   81184:	20070f89 	.word	0x20070f89
   81188:	20070f90 	.word	0x20070f90
   8118c:	4008c100 	.word	0x4008c100
   81190:	0008020b 	.word	0x0008020b
   81194:	20070f94 	.word	0x20070f94
   81198:	4008c000 	.word	0x4008c000
   8119c:	00080dfd 	.word	0x00080dfd
   811a0:	00080a15 	.word	0x00080a15
   811a4:	20070f88 	.word	0x20070f88
   811a8:	000836d5 	.word	0x000836d5
   811ac:	00080a3d 	.word	0x00080a3d

000811b0 <lcd_print_m>:

void lcd_print_m(char* str[])
{
   811b0:	b590      	push	{r4, r7, lr}
   811b2:	b087      	sub	sp, #28
   811b4:	af00      	add	r7, sp, #0
   811b6:	6078      	str	r0, [r7, #4]
    twi_packet_t *tx_packet = twi_get_tx_packet();
   811b8:	4b7f      	ldr	r3, [pc, #508]	; (813b8 <lcd_print_m+0x208>)
   811ba:	4798      	blx	r3
   811bc:	60f8      	str	r0, [r7, #12]
    uint8_t addr;
    uint8_t cmd;
    uint8_t byte;
    uint8_t count;
    uint8_t line;
    uint16_t index = 0;
   811be:	2300      	movs	r3, #0
   811c0:	827b      	strh	r3, [r7, #18]
    
    while(lcdIsBusy | twi_is_busy())
   811c2:	e019      	b.n	811f8 <lcd_print_m+0x48>
    {
        if((getTicks() - lcdStartTicks) > LCD_TIMEOUT_DELAY)
   811c4:	4b7d      	ldr	r3, [pc, #500]	; (813bc <lcd_print_m+0x20c>)
   811c6:	4798      	blx	r3
   811c8:	4602      	mov	r2, r0
   811ca:	4b7d      	ldr	r3, [pc, #500]	; (813c0 <lcd_print_m+0x210>)
   811cc:	681b      	ldr	r3, [r3, #0]
   811ce:	1ad3      	subs	r3, r2, r3
   811d0:	2b64      	cmp	r3, #100	; 0x64
   811d2:	d911      	bls.n	811f8 <lcd_print_m+0x48>
        {
            lcdIsBusy = false;
   811d4:	4b7b      	ldr	r3, [pc, #492]	; (813c4 <lcd_print_m+0x214>)
   811d6:	2200      	movs	r2, #0
   811d8:	701a      	strb	r2, [r3, #0]
            lcdTimeoutErrorCntr++;
   811da:	4b7b      	ldr	r3, [pc, #492]	; (813c8 <lcd_print_m+0x218>)
   811dc:	681b      	ldr	r3, [r3, #0]
   811de:	3301      	adds	r3, #1
   811e0:	4a79      	ldr	r2, [pc, #484]	; (813c8 <lcd_print_m+0x218>)
   811e2:	6013      	str	r3, [r2, #0]
            pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   811e4:	f240 2102 	movw	r1, #514	; 0x202
   811e8:	4878      	ldr	r0, [pc, #480]	; (813cc <lcd_print_m+0x21c>)
   811ea:	4b79      	ldr	r3, [pc, #484]	; (813d0 <lcd_print_m+0x220>)
   811ec:	4798      	blx	r3
            twi_master_setup(TWI0, &twiConfig);
   811ee:	4979      	ldr	r1, [pc, #484]	; (813d4 <lcd_print_m+0x224>)
   811f0:	4879      	ldr	r0, [pc, #484]	; (813d8 <lcd_print_m+0x228>)
   811f2:	4b7a      	ldr	r3, [pc, #488]	; (813dc <lcd_print_m+0x22c>)
   811f4:	4798      	blx	r3
            break;
   811f6:	e009      	b.n	8120c <lcd_print_m+0x5c>
    while(lcdIsBusy | twi_is_busy())
   811f8:	4b79      	ldr	r3, [pc, #484]	; (813e0 <lcd_print_m+0x230>)
   811fa:	4798      	blx	r3
   811fc:	4603      	mov	r3, r0
   811fe:	461a      	mov	r2, r3
   81200:	4b70      	ldr	r3, [pc, #448]	; (813c4 <lcd_print_m+0x214>)
   81202:	781b      	ldrb	r3, [r3, #0]
   81204:	4313      	orrs	r3, r2
   81206:	b2db      	uxtb	r3, r3
   81208:	2b00      	cmp	r3, #0
   8120a:	d1db      	bne.n	811c4 <lcd_print_m+0x14>
        }
    }

    for(line = 0; line < 4; line++)
   8120c:	2300      	movs	r3, #0
   8120e:	757b      	strb	r3, [r7, #21]
   81210:	e0ba      	b.n	81388 <lcd_print_m+0x1d8>
    {
        // Calculate display address
        switch(line)
   81212:	7d7b      	ldrb	r3, [r7, #21]
   81214:	2b02      	cmp	r3, #2
   81216:	d006      	beq.n	81226 <lcd_print_m+0x76>
   81218:	2b03      	cmp	r3, #3
   8121a:	d007      	beq.n	8122c <lcd_print_m+0x7c>
   8121c:	2b01      	cmp	r3, #1
   8121e:	d108      	bne.n	81232 <lcd_print_m+0x82>
        {
            case 1:
                addr = 0x80 | 0x40;   // set address to start of line 2
   81220:	23c0      	movs	r3, #192	; 0xc0
   81222:	75fb      	strb	r3, [r7, #23]
                break;
   81224:	e008      	b.n	81238 <lcd_print_m+0x88>
            case 2:
                addr = 0x80 | 0x14;   // set address to start of line 3
   81226:	2394      	movs	r3, #148	; 0x94
   81228:	75fb      	strb	r3, [r7, #23]
                break;
   8122a:	e005      	b.n	81238 <lcd_print_m+0x88>
            case 3:
                addr = 0x80 | 0x54;   // set address to start of line 4
   8122c:	23d4      	movs	r3, #212	; 0xd4
   8122e:	75fb      	strb	r3, [r7, #23]
                break;
   81230:	e002      	b.n	81238 <lcd_print_m+0x88>
            case 0:
            default:
                addr = 0x80;          // set address to start of line 1
   81232:	2380      	movs	r3, #128	; 0x80
   81234:	75fb      	strb	r3, [r7, #23]
                break;
   81236:	bf00      	nop
        }

        // Set cursor
        cmd = LCD_FUNTION_WRITE | backlight;
   81238:	4b6a      	ldr	r3, [pc, #424]	; (813e4 <lcd_print_m+0x234>)
   8123a:	781b      	ldrb	r3, [r3, #0]
   8123c:	72fb      	strb	r3, [r7, #11]
        tx_packet->buffer[index++] = cmd | LCD_ENABLE_HIGH | (addr & 0xF0);
   8123e:	8a7b      	ldrh	r3, [r7, #18]
   81240:	1c5a      	adds	r2, r3, #1
   81242:	827a      	strh	r2, [r7, #18]
   81244:	4619      	mov	r1, r3
   81246:	7dfb      	ldrb	r3, [r7, #23]
   81248:	f023 030f 	bic.w	r3, r3, #15
   8124c:	b2da      	uxtb	r2, r3
   8124e:	7afb      	ldrb	r3, [r7, #11]
   81250:	4313      	orrs	r3, r2
   81252:	b2db      	uxtb	r3, r3
   81254:	f043 0304 	orr.w	r3, r3, #4
   81258:	b2da      	uxtb	r2, r3
   8125a:	68fb      	ldr	r3, [r7, #12]
   8125c:	440b      	add	r3, r1
   8125e:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[index++] = cmd | LCD_ENABLE_LOW  | (addr & 0xF0);
   81260:	8a7b      	ldrh	r3, [r7, #18]
   81262:	1c5a      	adds	r2, r3, #1
   81264:	827a      	strh	r2, [r7, #18]
   81266:	4619      	mov	r1, r3
   81268:	f997 3017 	ldrsb.w	r3, [r7, #23]
   8126c:	f023 030f 	bic.w	r3, r3, #15
   81270:	b25a      	sxtb	r2, r3
   81272:	f997 300b 	ldrsb.w	r3, [r7, #11]
   81276:	4313      	orrs	r3, r2
   81278:	b25b      	sxtb	r3, r3
   8127a:	b2da      	uxtb	r2, r3
   8127c:	68fb      	ldr	r3, [r7, #12]
   8127e:	440b      	add	r3, r1
   81280:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[index++] = cmd | LCD_ENABLE_HIGH | ((addr & 0x0F) << 4);
   81282:	8a7b      	ldrh	r3, [r7, #18]
   81284:	1c5a      	adds	r2, r3, #1
   81286:	827a      	strh	r2, [r7, #18]
   81288:	4619      	mov	r1, r3
   8128a:	7dfb      	ldrb	r3, [r7, #23]
   8128c:	011b      	lsls	r3, r3, #4
   8128e:	b2da      	uxtb	r2, r3
   81290:	7afb      	ldrb	r3, [r7, #11]
   81292:	4313      	orrs	r3, r2
   81294:	b2db      	uxtb	r3, r3
   81296:	f043 0304 	orr.w	r3, r3, #4
   8129a:	b2da      	uxtb	r2, r3
   8129c:	68fb      	ldr	r3, [r7, #12]
   8129e:	440b      	add	r3, r1
   812a0:	721a      	strb	r2, [r3, #8]
        tx_packet->buffer[index++] = cmd | LCD_ENABLE_LOW  | ((addr & 0x0F) << 4);
   812a2:	8a7b      	ldrh	r3, [r7, #18]
   812a4:	1c5a      	adds	r2, r3, #1
   812a6:	827a      	strh	r2, [r7, #18]
   812a8:	4619      	mov	r1, r3
   812aa:	7dfb      	ldrb	r3, [r7, #23]
   812ac:	011b      	lsls	r3, r3, #4
   812ae:	b25a      	sxtb	r2, r3
   812b0:	f997 300b 	ldrsb.w	r3, [r7, #11]
   812b4:	4313      	orrs	r3, r2
   812b6:	b25b      	sxtb	r3, r3
   812b8:	b2da      	uxtb	r2, r3
   812ba:	68fb      	ldr	r3, [r7, #12]
   812bc:	440b      	add	r3, r1
   812be:	721a      	strb	r2, [r3, #8]
    
        // write string ...
        cmd = LCD_WRITE_DDR | backlight;
   812c0:	4b48      	ldr	r3, [pc, #288]	; (813e4 <lcd_print_m+0x234>)
   812c2:	781b      	ldrb	r3, [r3, #0]
   812c4:	f043 0301 	orr.w	r3, r3, #1
   812c8:	72fb      	strb	r3, [r7, #11]
        for(count = 0; count < strlen(str[line]); count++)
   812ca:	2300      	movs	r3, #0
   812cc:	75bb      	strb	r3, [r7, #22]
   812ce:	e04c      	b.n	8136a <lcd_print_m+0x1ba>
        {
            byte = str[line][count];
   812d0:	7d7b      	ldrb	r3, [r7, #21]
   812d2:	009b      	lsls	r3, r3, #2
   812d4:	687a      	ldr	r2, [r7, #4]
   812d6:	4413      	add	r3, r2
   812d8:	681a      	ldr	r2, [r3, #0]
   812da:	7dbb      	ldrb	r3, [r7, #22]
   812dc:	4413      	add	r3, r2
   812de:	781b      	ldrb	r3, [r3, #0]
   812e0:	72bb      	strb	r3, [r7, #10]
            tx_packet->buffer[index++] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0);
   812e2:	8a7b      	ldrh	r3, [r7, #18]
   812e4:	1c5a      	adds	r2, r3, #1
   812e6:	827a      	strh	r2, [r7, #18]
   812e8:	4619      	mov	r1, r3
   812ea:	7abb      	ldrb	r3, [r7, #10]
   812ec:	f023 030f 	bic.w	r3, r3, #15
   812f0:	b2da      	uxtb	r2, r3
   812f2:	7afb      	ldrb	r3, [r7, #11]
   812f4:	4313      	orrs	r3, r2
   812f6:	b2db      	uxtb	r3, r3
   812f8:	f043 0304 	orr.w	r3, r3, #4
   812fc:	b2da      	uxtb	r2, r3
   812fe:	68fb      	ldr	r3, [r7, #12]
   81300:	440b      	add	r3, r1
   81302:	721a      	strb	r2, [r3, #8]
            tx_packet->buffer[index++] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0);
   81304:	8a7b      	ldrh	r3, [r7, #18]
   81306:	1c5a      	adds	r2, r3, #1
   81308:	827a      	strh	r2, [r7, #18]
   8130a:	4619      	mov	r1, r3
   8130c:	f997 300a 	ldrsb.w	r3, [r7, #10]
   81310:	f023 030f 	bic.w	r3, r3, #15
   81314:	b25a      	sxtb	r2, r3
   81316:	f997 300b 	ldrsb.w	r3, [r7, #11]
   8131a:	4313      	orrs	r3, r2
   8131c:	b25b      	sxtb	r3, r3
   8131e:	b2da      	uxtb	r2, r3
   81320:	68fb      	ldr	r3, [r7, #12]
   81322:	440b      	add	r3, r1
   81324:	721a      	strb	r2, [r3, #8]
            tx_packet->buffer[index++] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   81326:	8a7b      	ldrh	r3, [r7, #18]
   81328:	1c5a      	adds	r2, r3, #1
   8132a:	827a      	strh	r2, [r7, #18]
   8132c:	4619      	mov	r1, r3
   8132e:	7abb      	ldrb	r3, [r7, #10]
   81330:	011b      	lsls	r3, r3, #4
   81332:	b2da      	uxtb	r2, r3
   81334:	7afb      	ldrb	r3, [r7, #11]
   81336:	4313      	orrs	r3, r2
   81338:	b2db      	uxtb	r3, r3
   8133a:	f043 0304 	orr.w	r3, r3, #4
   8133e:	b2da      	uxtb	r2, r3
   81340:	68fb      	ldr	r3, [r7, #12]
   81342:	440b      	add	r3, r1
   81344:	721a      	strb	r2, [r3, #8]
            tx_packet->buffer[index++] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   81346:	8a7b      	ldrh	r3, [r7, #18]
   81348:	1c5a      	adds	r2, r3, #1
   8134a:	827a      	strh	r2, [r7, #18]
   8134c:	4619      	mov	r1, r3
   8134e:	7abb      	ldrb	r3, [r7, #10]
   81350:	011b      	lsls	r3, r3, #4
   81352:	b25a      	sxtb	r2, r3
   81354:	f997 300b 	ldrsb.w	r3, [r7, #11]
   81358:	4313      	orrs	r3, r2
   8135a:	b25b      	sxtb	r3, r3
   8135c:	b2da      	uxtb	r2, r3
   8135e:	68fb      	ldr	r3, [r7, #12]
   81360:	440b      	add	r3, r1
   81362:	721a      	strb	r2, [r3, #8]
        for(count = 0; count < strlen(str[line]); count++)
   81364:	7dbb      	ldrb	r3, [r7, #22]
   81366:	3301      	adds	r3, #1
   81368:	75bb      	strb	r3, [r7, #22]
   8136a:	7dbc      	ldrb	r4, [r7, #22]
   8136c:	7d7b      	ldrb	r3, [r7, #21]
   8136e:	009b      	lsls	r3, r3, #2
   81370:	687a      	ldr	r2, [r7, #4]
   81372:	4413      	add	r3, r2
   81374:	681b      	ldr	r3, [r3, #0]
   81376:	4618      	mov	r0, r3
   81378:	4b1b      	ldr	r3, [pc, #108]	; (813e8 <lcd_print_m+0x238>)
   8137a:	4798      	blx	r3
   8137c:	4603      	mov	r3, r0
   8137e:	429c      	cmp	r4, r3
   81380:	d3a6      	bcc.n	812d0 <lcd_print_m+0x120>
    for(line = 0; line < 4; line++)
   81382:	7d7b      	ldrb	r3, [r7, #21]
   81384:	3301      	adds	r3, #1
   81386:	757b      	strb	r3, [r7, #21]
   81388:	7d7b      	ldrb	r3, [r7, #21]
   8138a:	2b03      	cmp	r3, #3
   8138c:	f67f af41 	bls.w	81212 <lcd_print_m+0x62>
        }
    }
    tx_packet->length = index;
   81390:	8a7a      	ldrh	r2, [r7, #18]
   81392:	68fb      	ldr	r3, [r7, #12]
   81394:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc

    lcdIsBusy = true;
   81398:	4b0a      	ldr	r3, [pc, #40]	; (813c4 <lcd_print_m+0x214>)
   8139a:	2201      	movs	r2, #1
   8139c:	701a      	strb	r2, [r3, #0]
    twi_pdc_master_write(TWI0, tx_packet);
   8139e:	68f9      	ldr	r1, [r7, #12]
   813a0:	480d      	ldr	r0, [pc, #52]	; (813d8 <lcd_print_m+0x228>)
   813a2:	4b12      	ldr	r3, [pc, #72]	; (813ec <lcd_print_m+0x23c>)
   813a4:	4798      	blx	r3
    lcdStartTicks = getTicks();
   813a6:	4b05      	ldr	r3, [pc, #20]	; (813bc <lcd_print_m+0x20c>)
   813a8:	4798      	blx	r3
   813aa:	4602      	mov	r2, r0
   813ac:	4b04      	ldr	r3, [pc, #16]	; (813c0 <lcd_print_m+0x210>)
   813ae:	601a      	str	r2, [r3, #0]
}
   813b0:	bf00      	nop
   813b2:	371c      	adds	r7, #28
   813b4:	46bd      	mov	sp, r7
   813b6:	bd90      	pop	{r4, r7, pc}
   813b8:	00080a29 	.word	0x00080a29
   813bc:	00081ec5 	.word	0x00081ec5
   813c0:	20070f8c 	.word	0x20070f8c
   813c4:	20070f89 	.word	0x20070f89
   813c8:	20070f90 	.word	0x20070f90
   813cc:	4008c100 	.word	0x4008c100
   813d0:	0008020b 	.word	0x0008020b
   813d4:	20070f94 	.word	0x20070f94
   813d8:	4008c000 	.word	0x4008c000
   813dc:	00080dfd 	.word	0x00080dfd
   813e0:	00080a15 	.word	0x00080a15
   813e4:	20070f88 	.word	0x20070f88
   813e8:	000836d5 	.word	0x000836d5
   813ec:	00080a3d 	.word	0x00080a3d

000813f0 <send_nibble>:

/************************************************************
* Local Functions                                           *
************************************************************/
static void send_nibble(uint8_t cmd, uint8_t byte)
{
   813f0:	b580      	push	{r7, lr}
   813f2:	b084      	sub	sp, #16
   813f4:	af00      	add	r7, sp, #0
   813f6:	4603      	mov	r3, r0
   813f8:	460a      	mov	r2, r1
   813fa:	71fb      	strb	r3, [r7, #7]
   813fc:	4613      	mov	r3, r2
   813fe:	71bb      	strb	r3, [r7, #6]
    twi_packet_t *tx_packet = twi_get_tx_packet();
   81400:	4b2d      	ldr	r3, [pc, #180]	; (814b8 <send_nibble+0xc8>)
   81402:	4798      	blx	r3
   81404:	60f8      	str	r0, [r7, #12]

    while(lcdIsBusy | twi_is_busy())
   81406:	e019      	b.n	8143c <send_nibble+0x4c>
    {
        if((getTicks() - lcdStartTicks) > LCD_TIMEOUT_DELAY)
   81408:	4b2c      	ldr	r3, [pc, #176]	; (814bc <send_nibble+0xcc>)
   8140a:	4798      	blx	r3
   8140c:	4602      	mov	r2, r0
   8140e:	4b2c      	ldr	r3, [pc, #176]	; (814c0 <send_nibble+0xd0>)
   81410:	681b      	ldr	r3, [r3, #0]
   81412:	1ad3      	subs	r3, r2, r3
   81414:	2b64      	cmp	r3, #100	; 0x64
   81416:	d911      	bls.n	8143c <send_nibble+0x4c>
        {
            lcdIsBusy = false;
   81418:	4b2a      	ldr	r3, [pc, #168]	; (814c4 <send_nibble+0xd4>)
   8141a:	2200      	movs	r2, #0
   8141c:	701a      	strb	r2, [r3, #0]
            lcdTimeoutErrorCntr++;
   8141e:	4b2a      	ldr	r3, [pc, #168]	; (814c8 <send_nibble+0xd8>)
   81420:	681b      	ldr	r3, [r3, #0]
   81422:	3301      	adds	r3, #1
   81424:	4a28      	ldr	r2, [pc, #160]	; (814c8 <send_nibble+0xd8>)
   81426:	6013      	str	r3, [r2, #0]
            pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   81428:	f240 2102 	movw	r1, #514	; 0x202
   8142c:	4827      	ldr	r0, [pc, #156]	; (814cc <send_nibble+0xdc>)
   8142e:	4b28      	ldr	r3, [pc, #160]	; (814d0 <send_nibble+0xe0>)
   81430:	4798      	blx	r3
            twi_master_setup(TWI0, &twiConfig);
   81432:	4928      	ldr	r1, [pc, #160]	; (814d4 <send_nibble+0xe4>)
   81434:	4828      	ldr	r0, [pc, #160]	; (814d8 <send_nibble+0xe8>)
   81436:	4b29      	ldr	r3, [pc, #164]	; (814dc <send_nibble+0xec>)
   81438:	4798      	blx	r3
            break;
   8143a:	e009      	b.n	81450 <send_nibble+0x60>
    while(lcdIsBusy | twi_is_busy())
   8143c:	4b28      	ldr	r3, [pc, #160]	; (814e0 <send_nibble+0xf0>)
   8143e:	4798      	blx	r3
   81440:	4603      	mov	r3, r0
   81442:	461a      	mov	r2, r3
   81444:	4b1f      	ldr	r3, [pc, #124]	; (814c4 <send_nibble+0xd4>)
   81446:	781b      	ldrb	r3, [r3, #0]
   81448:	4313      	orrs	r3, r2
   8144a:	b2db      	uxtb	r3, r3
   8144c:	2b00      	cmp	r3, #0
   8144e:	d1db      	bne.n	81408 <send_nibble+0x18>
        }
    }

    cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   81450:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81454:	f003 030f 	and.w	r3, r3, #15
   81458:	b25a      	sxtb	r2, r3
   8145a:	4b22      	ldr	r3, [pc, #136]	; (814e4 <send_nibble+0xf4>)
   8145c:	781b      	ldrb	r3, [r3, #0]
   8145e:	b25b      	sxtb	r3, r3
   81460:	4313      	orrs	r3, r2
   81462:	b25b      	sxtb	r3, r3
   81464:	71fb      	strb	r3, [r7, #7]
    tx_packet->buffer[0] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   81466:	79bb      	ldrb	r3, [r7, #6]
   81468:	011b      	lsls	r3, r3, #4
   8146a:	b2da      	uxtb	r2, r3
   8146c:	79fb      	ldrb	r3, [r7, #7]
   8146e:	4313      	orrs	r3, r2
   81470:	b2db      	uxtb	r3, r3
   81472:	f043 0304 	orr.w	r3, r3, #4
   81476:	b2da      	uxtb	r2, r3
   81478:	68fb      	ldr	r3, [r7, #12]
   8147a:	721a      	strb	r2, [r3, #8]
    tx_packet->buffer[1] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   8147c:	79bb      	ldrb	r3, [r7, #6]
   8147e:	011b      	lsls	r3, r3, #4
   81480:	b25a      	sxtb	r2, r3
   81482:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81486:	4313      	orrs	r3, r2
   81488:	b25b      	sxtb	r3, r3
   8148a:	b2da      	uxtb	r2, r3
   8148c:	68fb      	ldr	r3, [r7, #12]
   8148e:	725a      	strb	r2, [r3, #9]
    tx_packet->length = 2;
   81490:	68fb      	ldr	r3, [r7, #12]
   81492:	2202      	movs	r2, #2
   81494:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
    
    lcdIsBusy = true;
   81498:	4b0a      	ldr	r3, [pc, #40]	; (814c4 <send_nibble+0xd4>)
   8149a:	2201      	movs	r2, #1
   8149c:	701a      	strb	r2, [r3, #0]
    twi_pdc_master_write(TWI0, tx_packet);
   8149e:	68f9      	ldr	r1, [r7, #12]
   814a0:	480d      	ldr	r0, [pc, #52]	; (814d8 <send_nibble+0xe8>)
   814a2:	4b11      	ldr	r3, [pc, #68]	; (814e8 <send_nibble+0xf8>)
   814a4:	4798      	blx	r3
    lcdStartTicks = getTicks();
   814a6:	4b05      	ldr	r3, [pc, #20]	; (814bc <send_nibble+0xcc>)
   814a8:	4798      	blx	r3
   814aa:	4602      	mov	r2, r0
   814ac:	4b04      	ldr	r3, [pc, #16]	; (814c0 <send_nibble+0xd0>)
   814ae:	601a      	str	r2, [r3, #0]
}
   814b0:	bf00      	nop
   814b2:	3710      	adds	r7, #16
   814b4:	46bd      	mov	sp, r7
   814b6:	bd80      	pop	{r7, pc}
   814b8:	00080a29 	.word	0x00080a29
   814bc:	00081ec5 	.word	0x00081ec5
   814c0:	20070f8c 	.word	0x20070f8c
   814c4:	20070f89 	.word	0x20070f89
   814c8:	20070f90 	.word	0x20070f90
   814cc:	4008c100 	.word	0x4008c100
   814d0:	0008020b 	.word	0x0008020b
   814d4:	20070f94 	.word	0x20070f94
   814d8:	4008c000 	.word	0x4008c000
   814dc:	00080dfd 	.word	0x00080dfd
   814e0:	00080a15 	.word	0x00080a15
   814e4:	20070f88 	.word	0x20070f88
   814e8:	00080a3d 	.word	0x00080a3d

000814ec <send_byte>:

static void send_byte(uint8_t cmd, uint8_t byte)
{
   814ec:	b580      	push	{r7, lr}
   814ee:	b084      	sub	sp, #16
   814f0:	af00      	add	r7, sp, #0
   814f2:	4603      	mov	r3, r0
   814f4:	460a      	mov	r2, r1
   814f6:	71fb      	strb	r3, [r7, #7]
   814f8:	4613      	mov	r3, r2
   814fa:	71bb      	strb	r3, [r7, #6]
    twi_packet_t *tx_packet = twi_get_tx_packet();
   814fc:	4b39      	ldr	r3, [pc, #228]	; (815e4 <send_byte+0xf8>)
   814fe:	4798      	blx	r3
   81500:	60f8      	str	r0, [r7, #12]

    while(lcdIsBusy | twi_is_busy())
   81502:	e019      	b.n	81538 <send_byte+0x4c>
    {
        if((getTicks() - lcdStartTicks) > LCD_TIMEOUT_DELAY)
   81504:	4b38      	ldr	r3, [pc, #224]	; (815e8 <send_byte+0xfc>)
   81506:	4798      	blx	r3
   81508:	4602      	mov	r2, r0
   8150a:	4b38      	ldr	r3, [pc, #224]	; (815ec <send_byte+0x100>)
   8150c:	681b      	ldr	r3, [r3, #0]
   8150e:	1ad3      	subs	r3, r2, r3
   81510:	2b64      	cmp	r3, #100	; 0x64
   81512:	d911      	bls.n	81538 <send_byte+0x4c>
        {
            lcdIsBusy = false;
   81514:	4b36      	ldr	r3, [pc, #216]	; (815f0 <send_byte+0x104>)
   81516:	2200      	movs	r2, #0
   81518:	701a      	strb	r2, [r3, #0]
            lcdTimeoutErrorCntr++;
   8151a:	4b36      	ldr	r3, [pc, #216]	; (815f4 <send_byte+0x108>)
   8151c:	681b      	ldr	r3, [r3, #0]
   8151e:	3301      	adds	r3, #1
   81520:	4a34      	ldr	r2, [pc, #208]	; (815f4 <send_byte+0x108>)
   81522:	6013      	str	r3, [r2, #0]
            pdc_disable_transfer(PDC_TWI0, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   81524:	f240 2102 	movw	r1, #514	; 0x202
   81528:	4833      	ldr	r0, [pc, #204]	; (815f8 <send_byte+0x10c>)
   8152a:	4b34      	ldr	r3, [pc, #208]	; (815fc <send_byte+0x110>)
   8152c:	4798      	blx	r3
            twi_master_setup(TWI0, &twiConfig);
   8152e:	4934      	ldr	r1, [pc, #208]	; (81600 <send_byte+0x114>)
   81530:	4834      	ldr	r0, [pc, #208]	; (81604 <send_byte+0x118>)
   81532:	4b35      	ldr	r3, [pc, #212]	; (81608 <send_byte+0x11c>)
   81534:	4798      	blx	r3
            break;
   81536:	e009      	b.n	8154c <send_byte+0x60>
    while(lcdIsBusy | twi_is_busy())
   81538:	4b34      	ldr	r3, [pc, #208]	; (8160c <send_byte+0x120>)
   8153a:	4798      	blx	r3
   8153c:	4603      	mov	r3, r0
   8153e:	461a      	mov	r2, r3
   81540:	4b2b      	ldr	r3, [pc, #172]	; (815f0 <send_byte+0x104>)
   81542:	781b      	ldrb	r3, [r3, #0]
   81544:	4313      	orrs	r3, r2
   81546:	b2db      	uxtb	r3, r3
   81548:	2b00      	cmp	r3, #0
   8154a:	d1db      	bne.n	81504 <send_byte+0x18>
        }
    }

    cmd = (cmd & 0x0F) | backlight;                  /* mask command bits */
   8154c:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81550:	f003 030f 	and.w	r3, r3, #15
   81554:	b25a      	sxtb	r2, r3
   81556:	4b2e      	ldr	r3, [pc, #184]	; (81610 <send_byte+0x124>)
   81558:	781b      	ldrb	r3, [r3, #0]
   8155a:	b25b      	sxtb	r3, r3
   8155c:	4313      	orrs	r3, r2
   8155e:	b25b      	sxtb	r3, r3
   81560:	71fb      	strb	r3, [r7, #7]
    tx_packet->buffer[0] = cmd | LCD_ENABLE_HIGH | (byte & 0xF0) ;
   81562:	79bb      	ldrb	r3, [r7, #6]
   81564:	f023 030f 	bic.w	r3, r3, #15
   81568:	b2da      	uxtb	r2, r3
   8156a:	79fb      	ldrb	r3, [r7, #7]
   8156c:	4313      	orrs	r3, r2
   8156e:	b2db      	uxtb	r3, r3
   81570:	f043 0304 	orr.w	r3, r3, #4
   81574:	b2da      	uxtb	r2, r3
   81576:	68fb      	ldr	r3, [r7, #12]
   81578:	721a      	strb	r2, [r3, #8]
    tx_packet->buffer[1] = cmd | LCD_ENABLE_LOW  | (byte & 0xF0) ;
   8157a:	f997 3006 	ldrsb.w	r3, [r7, #6]
   8157e:	f023 030f 	bic.w	r3, r3, #15
   81582:	b25a      	sxtb	r2, r3
   81584:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81588:	4313      	orrs	r3, r2
   8158a:	b25b      	sxtb	r3, r3
   8158c:	b2da      	uxtb	r2, r3
   8158e:	68fb      	ldr	r3, [r7, #12]
   81590:	725a      	strb	r2, [r3, #9]
    tx_packet->buffer[2] = cmd | LCD_ENABLE_HIGH | ((byte & 0x0F) << 4);
   81592:	79bb      	ldrb	r3, [r7, #6]
   81594:	011b      	lsls	r3, r3, #4
   81596:	b2da      	uxtb	r2, r3
   81598:	79fb      	ldrb	r3, [r7, #7]
   8159a:	4313      	orrs	r3, r2
   8159c:	b2db      	uxtb	r3, r3
   8159e:	f043 0304 	orr.w	r3, r3, #4
   815a2:	b2da      	uxtb	r2, r3
   815a4:	68fb      	ldr	r3, [r7, #12]
   815a6:	729a      	strb	r2, [r3, #10]
    tx_packet->buffer[3] = cmd | LCD_ENABLE_LOW  | ((byte & 0x0F) << 4);
   815a8:	79bb      	ldrb	r3, [r7, #6]
   815aa:	011b      	lsls	r3, r3, #4
   815ac:	b25a      	sxtb	r2, r3
   815ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
   815b2:	4313      	orrs	r3, r2
   815b4:	b25b      	sxtb	r3, r3
   815b6:	b2da      	uxtb	r2, r3
   815b8:	68fb      	ldr	r3, [r7, #12]
   815ba:	72da      	strb	r2, [r3, #11]
    tx_packet->length = 4;
   815bc:	68fb      	ldr	r3, [r7, #12]
   815be:	2204      	movs	r2, #4
   815c0:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
    
    lcdIsBusy = true;
   815c4:	4b0a      	ldr	r3, [pc, #40]	; (815f0 <send_byte+0x104>)
   815c6:	2201      	movs	r2, #1
   815c8:	701a      	strb	r2, [r3, #0]
    twi_pdc_master_write(TWI0, tx_packet);
   815ca:	68f9      	ldr	r1, [r7, #12]
   815cc:	480d      	ldr	r0, [pc, #52]	; (81604 <send_byte+0x118>)
   815ce:	4b11      	ldr	r3, [pc, #68]	; (81614 <send_byte+0x128>)
   815d0:	4798      	blx	r3
    lcdStartTicks = getTicks();
   815d2:	4b05      	ldr	r3, [pc, #20]	; (815e8 <send_byte+0xfc>)
   815d4:	4798      	blx	r3
   815d6:	4602      	mov	r2, r0
   815d8:	4b04      	ldr	r3, [pc, #16]	; (815ec <send_byte+0x100>)
   815da:	601a      	str	r2, [r3, #0]
}
   815dc:	bf00      	nop
   815de:	3710      	adds	r7, #16
   815e0:	46bd      	mov	sp, r7
   815e2:	bd80      	pop	{r7, pc}
   815e4:	00080a29 	.word	0x00080a29
   815e8:	00081ec5 	.word	0x00081ec5
   815ec:	20070f8c 	.word	0x20070f8c
   815f0:	20070f89 	.word	0x20070f89
   815f4:	20070f90 	.word	0x20070f90
   815f8:	4008c100 	.word	0x4008c100
   815fc:	0008020b 	.word	0x0008020b
   81600:	20070f94 	.word	0x20070f94
   81604:	4008c000 	.word	0x4008c000
   81608:	00080dfd 	.word	0x00080dfd
   8160c:	00080a15 	.word	0x00080a15
   81610:	20070f88 	.word	0x20070f88
   81614:	00080a3d 	.word	0x00080a3d

00081618 <lcd_callback>:

static void lcd_callback(void)
{
   81618:	b480      	push	{r7}
   8161a:	af00      	add	r7, sp, #0
    lcdIsBusy = false;
   8161c:	4b03      	ldr	r3, [pc, #12]	; (8162c <lcd_callback+0x14>)
   8161e:	2200      	movs	r2, #0
   81620:	701a      	strb	r2, [r3, #0]
}
   81622:	bf00      	nop
   81624:	46bd      	mov	sp, r7
   81626:	bc80      	pop	{r7}
   81628:	4770      	bx	lr
   8162a:	bf00      	nop
   8162c:	20070f89 	.word	0x20070f89

00081630 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
   81630:	b480      	push	{r7}
   81632:	b089      	sub	sp, #36	; 0x24
   81634:	af00      	add	r7, sp, #0
   81636:	6078      	str	r0, [r7, #4]
   81638:	687b      	ldr	r3, [r7, #4]
   8163a:	61fb      	str	r3, [r7, #28]
   8163c:	69fb      	ldr	r3, [r7, #28]
   8163e:	61bb      	str	r3, [r7, #24]
   81640:	69bb      	ldr	r3, [r7, #24]
   81642:	617b      	str	r3, [r7, #20]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   81644:	697b      	ldr	r3, [r7, #20]
   81646:	095b      	lsrs	r3, r3, #5
   81648:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8164a:	693b      	ldr	r3, [r7, #16]
   8164c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81650:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81654:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81656:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   81658:	69fb      	ldr	r3, [r7, #28]
   8165a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   8165c:	68fb      	ldr	r3, [r7, #12]
   8165e:	f003 031f 	and.w	r3, r3, #31
   81662:	2101      	movs	r1, #1
   81664:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   81668:	4013      	ands	r3, r2
   8166a:	2b00      	cmp	r3, #0
   8166c:	bf14      	ite	ne
   8166e:	2301      	movne	r3, #1
   81670:	2300      	moveq	r3, #0
   81672:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
   81674:	4618      	mov	r0, r3
   81676:	3724      	adds	r7, #36	; 0x24
   81678:	46bd      	mov	sp, r7
   8167a:	bc80      	pop	{r7}
   8167c:	4770      	bx	lr
	...

00081680 <menu>:

uint32_t cnt = 0;


void menu(event_t event1)
{
   81680:	b580      	push	{r7, lr}
   81682:	b082      	sub	sp, #8
   81684:	af00      	add	r7, sp, #0
   81686:	4603      	mov	r3, r0
   81688:	71fb      	strb	r3, [r7, #7]
    switch (event1)
   8168a:	79fb      	ldrb	r3, [r7, #7]
   8168c:	2b01      	cmp	r3, #1
   8168e:	d002      	beq.n	81696 <menu+0x16>
   81690:	2b0d      	cmp	r3, #13
   81692:	d026      	beq.n	816e2 <menu+0x62>
                    print_cursor();
                }
            }
            break;
        default:
            break;
   81694:	e04e      	b.n	81734 <menu+0xb4>
            if (act_cursor_line > min_cursor_line)
   81696:	4b32      	ldr	r3, [pc, #200]	; (81760 <menu+0xe0>)
   81698:	781a      	ldrb	r2, [r3, #0]
   8169a:	4b32      	ldr	r3, [pc, #200]	; (81764 <menu+0xe4>)
   8169c:	781b      	ldrb	r3, [r3, #0]
   8169e:	429a      	cmp	r2, r3
   816a0:	d945      	bls.n	8172e <menu+0xae>
                act_cursor_line--;
   816a2:	4b2f      	ldr	r3, [pc, #188]	; (81760 <menu+0xe0>)
   816a4:	781b      	ldrb	r3, [r3, #0]
   816a6:	3b01      	subs	r3, #1
   816a8:	b2da      	uxtb	r2, r3
   816aa:	4b2d      	ldr	r3, [pc, #180]	; (81760 <menu+0xe0>)
   816ac:	701a      	strb	r2, [r3, #0]
                if (act_cursor_line_on_lcd == 1)
   816ae:	4b2e      	ldr	r3, [pc, #184]	; (81768 <menu+0xe8>)
   816b0:	781b      	ldrb	r3, [r3, #0]
   816b2:	2b01      	cmp	r3, #1
   816b4:	d10c      	bne.n	816d0 <menu+0x50>
                    if (act_menu == MENU_MAIN)
   816b6:	4b2d      	ldr	r3, [pc, #180]	; (8176c <menu+0xec>)
   816b8:	781b      	ldrb	r3, [r3, #0]
   816ba:	2b00      	cmp	r3, #0
   816bc:	d137      	bne.n	8172e <menu+0xae>
                        menu_main_scroll--;
   816be:	4b2c      	ldr	r3, [pc, #176]	; (81770 <menu+0xf0>)
   816c0:	781b      	ldrb	r3, [r3, #0]
   816c2:	3b01      	subs	r3, #1
   816c4:	b2da      	uxtb	r2, r3
   816c6:	4b2a      	ldr	r3, [pc, #168]	; (81770 <menu+0xf0>)
   816c8:	701a      	strb	r2, [r3, #0]
                        print_menu_main();
   816ca:	4b2a      	ldr	r3, [pc, #168]	; (81774 <menu+0xf4>)
   816cc:	4798      	blx	r3
            break;
   816ce:	e02e      	b.n	8172e <menu+0xae>
                    act_cursor_line_on_lcd--;
   816d0:	4b25      	ldr	r3, [pc, #148]	; (81768 <menu+0xe8>)
   816d2:	781b      	ldrb	r3, [r3, #0]
   816d4:	3b01      	subs	r3, #1
   816d6:	b2da      	uxtb	r2, r3
   816d8:	4b23      	ldr	r3, [pc, #140]	; (81768 <menu+0xe8>)
   816da:	701a      	strb	r2, [r3, #0]
                    print_cursor();
   816dc:	4b26      	ldr	r3, [pc, #152]	; (81778 <menu+0xf8>)
   816de:	4798      	blx	r3
            break;
   816e0:	e025      	b.n	8172e <menu+0xae>
            if (act_cursor_line < max_cursor_line)
   816e2:	4b1f      	ldr	r3, [pc, #124]	; (81760 <menu+0xe0>)
   816e4:	781a      	ldrb	r2, [r3, #0]
   816e6:	4b25      	ldr	r3, [pc, #148]	; (8177c <menu+0xfc>)
   816e8:	781b      	ldrb	r3, [r3, #0]
   816ea:	429a      	cmp	r2, r3
   816ec:	d221      	bcs.n	81732 <menu+0xb2>
                act_cursor_line++;
   816ee:	4b1c      	ldr	r3, [pc, #112]	; (81760 <menu+0xe0>)
   816f0:	781b      	ldrb	r3, [r3, #0]
   816f2:	3301      	adds	r3, #1
   816f4:	b2da      	uxtb	r2, r3
   816f6:	4b1a      	ldr	r3, [pc, #104]	; (81760 <menu+0xe0>)
   816f8:	701a      	strb	r2, [r3, #0]
                if (act_cursor_line_on_lcd == 4)
   816fa:	4b1b      	ldr	r3, [pc, #108]	; (81768 <menu+0xe8>)
   816fc:	781b      	ldrb	r3, [r3, #0]
   816fe:	2b04      	cmp	r3, #4
   81700:	d10c      	bne.n	8171c <menu+0x9c>
                    if (act_menu == MENU_MAIN)
   81702:	4b1a      	ldr	r3, [pc, #104]	; (8176c <menu+0xec>)
   81704:	781b      	ldrb	r3, [r3, #0]
   81706:	2b00      	cmp	r3, #0
   81708:	d113      	bne.n	81732 <menu+0xb2>
                        menu_main_scroll++;
   8170a:	4b19      	ldr	r3, [pc, #100]	; (81770 <menu+0xf0>)
   8170c:	781b      	ldrb	r3, [r3, #0]
   8170e:	3301      	adds	r3, #1
   81710:	b2da      	uxtb	r2, r3
   81712:	4b17      	ldr	r3, [pc, #92]	; (81770 <menu+0xf0>)
   81714:	701a      	strb	r2, [r3, #0]
                        print_menu_main();
   81716:	4b17      	ldr	r3, [pc, #92]	; (81774 <menu+0xf4>)
   81718:	4798      	blx	r3
            break;
   8171a:	e00a      	b.n	81732 <menu+0xb2>
                    act_cursor_line_on_lcd++;
   8171c:	4b12      	ldr	r3, [pc, #72]	; (81768 <menu+0xe8>)
   8171e:	781b      	ldrb	r3, [r3, #0]
   81720:	3301      	adds	r3, #1
   81722:	b2da      	uxtb	r2, r3
   81724:	4b10      	ldr	r3, [pc, #64]	; (81768 <menu+0xe8>)
   81726:	701a      	strb	r2, [r3, #0]
                    print_cursor();
   81728:	4b13      	ldr	r3, [pc, #76]	; (81778 <menu+0xf8>)
   8172a:	4798      	blx	r3
            break;
   8172c:	e001      	b.n	81732 <menu+0xb2>
            break;
   8172e:	bf00      	nop
   81730:	e000      	b.n	81734 <menu+0xb4>
            break;
   81732:	bf00      	nop
    }
	
    switch (act_menu)
   81734:	4b0d      	ldr	r3, [pc, #52]	; (8176c <menu+0xec>)
   81736:	781b      	ldrb	r3, [r3, #0]
   81738:	2b00      	cmp	r3, #0
   8173a:	d002      	beq.n	81742 <menu+0xc2>
   8173c:	2b01      	cmp	r3, #1
   8173e:	d005      	beq.n	8174c <menu+0xcc>
            break;
        case MENU_SETTINGS:
            menu_settings(event1);
            break;
        default:
            break;
   81740:	e009      	b.n	81756 <menu+0xd6>
            menu_main(event1);
   81742:	79fb      	ldrb	r3, [r7, #7]
   81744:	4618      	mov	r0, r3
   81746:	4b0e      	ldr	r3, [pc, #56]	; (81780 <menu+0x100>)
   81748:	4798      	blx	r3
            break;
   8174a:	e004      	b.n	81756 <menu+0xd6>
            menu_settings(event1);
   8174c:	79fb      	ldrb	r3, [r7, #7]
   8174e:	4618      	mov	r0, r3
   81750:	4b0c      	ldr	r3, [pc, #48]	; (81784 <menu+0x104>)
   81752:	4798      	blx	r3
            break;
   81754:	bf00      	nop
    }
}
   81756:	bf00      	nop
   81758:	3708      	adds	r7, #8
   8175a:	46bd      	mov	sp, r7
   8175c:	bd80      	pop	{r7, pc}
   8175e:	bf00      	nop
   81760:	20070190 	.word	0x20070190
   81764:	20070192 	.word	0x20070192
   81768:	2007018e 	.word	0x2007018e
   8176c:	20070fa0 	.word	0x20070fa0
   81770:	20070fa1 	.word	0x20070fa1
   81774:	000818d5 	.word	0x000818d5
   81778:	00081a39 	.word	0x00081a39
   8177c:	20070193 	.word	0x20070193
   81780:	00081789 	.word	0x00081789
   81784:	000818c1 	.word	0x000818c1

00081788 <menu_main>:

void menu_main(event_t event1)
{
   81788:	b580      	push	{r7, lr}
   8178a:	b082      	sub	sp, #8
   8178c:	af00      	add	r7, sp, #0
   8178e:	4603      	mov	r3, r0
   81790:	71fb      	strb	r3, [r7, #7]
    switch (event1)
   81792:	79fb      	ldrb	r3, [r7, #7]
   81794:	2b07      	cmp	r3, #7
   81796:	d004      	beq.n	817a2 <menu_main+0x1a>
   81798:	2b0a      	cmp	r3, #10
   8179a:	d066      	beq.n	8186a <menu_main+0xe2>
   8179c:	2b04      	cmp	r3, #4
   8179e:	d052      	beq.n	81846 <menu_main+0xbe>
                    print_menu = 1;
                }
            }
            break;
        default:
            break;
   817a0:	e078      	b.n	81894 <menu_main+0x10c>
            switch (menu_main_column)
   817a2:	4b43      	ldr	r3, [pc, #268]	; (818b0 <menu_main+0x128>)
   817a4:	781b      	ldrb	r3, [r3, #0]
   817a6:	2b01      	cmp	r3, #1
   817a8:	d01c      	beq.n	817e4 <menu_main+0x5c>
   817aa:	2b02      	cmp	r3, #2
   817ac:	d032      	beq.n	81814 <menu_main+0x8c>
   817ae:	2b00      	cmp	r3, #0
   817b0:	d000      	beq.n	817b4 <menu_main+0x2c>
            break;
   817b2:	e06f      	b.n	81894 <menu_main+0x10c>
                    switch (act_cursor_line)
   817b4:	4b3f      	ldr	r3, [pc, #252]	; (818b4 <menu_main+0x12c>)
   817b6:	781b      	ldrb	r3, [r3, #0]
   817b8:	3b02      	subs	r3, #2
   817ba:	2b06      	cmp	r3, #6
   817bc:	d810      	bhi.n	817e0 <menu_main+0x58>
   817be:	a201      	add	r2, pc, #4	; (adr r2, 817c4 <menu_main+0x3c>)
   817c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   817c4:	000817e1 	.word	0x000817e1
   817c8:	000817e1 	.word	0x000817e1
   817cc:	000817e1 	.word	0x000817e1
   817d0:	000817e1 	.word	0x000817e1
   817d4:	000817e1 	.word	0x000817e1
   817d8:	000817e1 	.word	0x000817e1
   817dc:	000817e1 	.word	0x000817e1
                            break;
   817e0:	bf00      	nop
                    break;
   817e2:	e02f      	b.n	81844 <menu_main+0xbc>
                    switch (act_cursor_line)
   817e4:	4b33      	ldr	r3, [pc, #204]	; (818b4 <menu_main+0x12c>)
   817e6:	781b      	ldrb	r3, [r3, #0]
   817e8:	3b02      	subs	r3, #2
   817ea:	2b06      	cmp	r3, #6
   817ec:	d810      	bhi.n	81810 <menu_main+0x88>
   817ee:	a201      	add	r2, pc, #4	; (adr r2, 817f4 <menu_main+0x6c>)
   817f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   817f4:	00081811 	.word	0x00081811
   817f8:	00081811 	.word	0x00081811
   817fc:	00081811 	.word	0x00081811
   81800:	00081811 	.word	0x00081811
   81804:	00081811 	.word	0x00081811
   81808:	00081811 	.word	0x00081811
   8180c:	00081811 	.word	0x00081811
                            break;
   81810:	bf00      	nop
                    break;
   81812:	e017      	b.n	81844 <menu_main+0xbc>
                    switch (act_cursor_line)
   81814:	4b27      	ldr	r3, [pc, #156]	; (818b4 <menu_main+0x12c>)
   81816:	781b      	ldrb	r3, [r3, #0]
   81818:	3b02      	subs	r3, #2
   8181a:	2b06      	cmp	r3, #6
   8181c:	d810      	bhi.n	81840 <menu_main+0xb8>
   8181e:	a201      	add	r2, pc, #4	; (adr r2, 81824 <menu_main+0x9c>)
   81820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81824:	00081841 	.word	0x00081841
   81828:	00081841 	.word	0x00081841
   8182c:	00081841 	.word	0x00081841
   81830:	00081841 	.word	0x00081841
   81834:	00081841 	.word	0x00081841
   81838:	00081841 	.word	0x00081841
   8183c:	00081841 	.word	0x00081841
                            break;
   81840:	bf00      	nop
                    break;
   81842:	bf00      	nop
            break;
   81844:	e026      	b.n	81894 <menu_main+0x10c>
            if (act_cursor_line == 1)
   81846:	4b1b      	ldr	r3, [pc, #108]	; (818b4 <menu_main+0x12c>)
   81848:	781b      	ldrb	r3, [r3, #0]
   8184a:	2b01      	cmp	r3, #1
   8184c:	d11f      	bne.n	8188e <menu_main+0x106>
                if (menu_main_column >= 1)
   8184e:	4b18      	ldr	r3, [pc, #96]	; (818b0 <menu_main+0x128>)
   81850:	781b      	ldrb	r3, [r3, #0]
   81852:	2b00      	cmp	r3, #0
   81854:	d01b      	beq.n	8188e <menu_main+0x106>
                    menu_main_column--;
   81856:	4b16      	ldr	r3, [pc, #88]	; (818b0 <menu_main+0x128>)
   81858:	781b      	ldrb	r3, [r3, #0]
   8185a:	3b01      	subs	r3, #1
   8185c:	b2da      	uxtb	r2, r3
   8185e:	4b14      	ldr	r3, [pc, #80]	; (818b0 <menu_main+0x128>)
   81860:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   81862:	4b15      	ldr	r3, [pc, #84]	; (818b8 <menu_main+0x130>)
   81864:	2201      	movs	r2, #1
   81866:	701a      	strb	r2, [r3, #0]
            break;
   81868:	e011      	b.n	8188e <menu_main+0x106>
            if (act_cursor_line == 1)
   8186a:	4b12      	ldr	r3, [pc, #72]	; (818b4 <menu_main+0x12c>)
   8186c:	781b      	ldrb	r3, [r3, #0]
   8186e:	2b01      	cmp	r3, #1
   81870:	d10f      	bne.n	81892 <menu_main+0x10a>
                if (menu_main_column <= 1)
   81872:	4b0f      	ldr	r3, [pc, #60]	; (818b0 <menu_main+0x128>)
   81874:	781b      	ldrb	r3, [r3, #0]
   81876:	2b01      	cmp	r3, #1
   81878:	d80b      	bhi.n	81892 <menu_main+0x10a>
                    menu_main_column++;
   8187a:	4b0d      	ldr	r3, [pc, #52]	; (818b0 <menu_main+0x128>)
   8187c:	781b      	ldrb	r3, [r3, #0]
   8187e:	3301      	adds	r3, #1
   81880:	b2da      	uxtb	r2, r3
   81882:	4b0b      	ldr	r3, [pc, #44]	; (818b0 <menu_main+0x128>)
   81884:	701a      	strb	r2, [r3, #0]
                    print_menu = 1;
   81886:	4b0c      	ldr	r3, [pc, #48]	; (818b8 <menu_main+0x130>)
   81888:	2201      	movs	r2, #1
   8188a:	701a      	strb	r2, [r3, #0]
            break;
   8188c:	e001      	b.n	81892 <menu_main+0x10a>
            break;
   8188e:	bf00      	nop
   81890:	e000      	b.n	81894 <menu_main+0x10c>
            break;
   81892:	bf00      	nop
    }
	
    if (print_menu)
   81894:	4b08      	ldr	r3, [pc, #32]	; (818b8 <menu_main+0x130>)
   81896:	781b      	ldrb	r3, [r3, #0]
   81898:	2b00      	cmp	r3, #0
   8189a:	d004      	beq.n	818a6 <menu_main+0x11e>
    {
        print_menu = 0;
   8189c:	4b06      	ldr	r3, [pc, #24]	; (818b8 <menu_main+0x130>)
   8189e:	2200      	movs	r2, #0
   818a0:	701a      	strb	r2, [r3, #0]
        print_menu_main();
   818a2:	4b06      	ldr	r3, [pc, #24]	; (818bc <menu_main+0x134>)
   818a4:	4798      	blx	r3
    }
}
   818a6:	bf00      	nop
   818a8:	3708      	adds	r7, #8
   818aa:	46bd      	mov	sp, r7
   818ac:	bd80      	pop	{r7, pc}
   818ae:	bf00      	nop
   818b0:	20070194 	.word	0x20070194
   818b4:	20070190 	.word	0x20070190
   818b8:	2007018c 	.word	0x2007018c
   818bc:	000818d5 	.word	0x000818d5

000818c0 <menu_settings>:

void menu_settings(event_t event1)
{
   818c0:	b480      	push	{r7}
   818c2:	b083      	sub	sp, #12
   818c4:	af00      	add	r7, sp, #0
   818c6:	4603      	mov	r3, r0
   818c8:	71fb      	strb	r3, [r7, #7]
	
}
   818ca:	bf00      	nop
   818cc:	370c      	adds	r7, #12
   818ce:	46bd      	mov	sp, r7
   818d0:	bc80      	pop	{r7}
   818d2:	4770      	bx	lr

000818d4 <print_menu_main>:

void print_menu_main(void)
{
   818d4:	b580      	push	{r7, lr}
   818d6:	b09c      	sub	sp, #112	; 0x70
   818d8:	af00      	add	r7, sp, #0
    const char *menu_text[3][8] =
   818da:	4a49      	ldr	r2, [pc, #292]	; (81a00 <print_menu_main+0x12c>)
   818dc:	f107 0310 	add.w	r3, r7, #16
   818e0:	4611      	mov	r1, r2
   818e2:	2260      	movs	r2, #96	; 0x60
   818e4:	4618      	mov	r0, r3
   818e6:	4b47      	ldr	r3, [pc, #284]	; (81a04 <print_menu_main+0x130>)
   818e8:	4798      	blx	r3
        {"     Match  ", " Start match", " Sensor values", " Drive angle pid", "", "", "", ""},
        {"     Tests", " Turn to start", " Move to middle", " Move to ball", " RPI", " Stop on line", " Encoder test", ""}
    };
    char *menu_display[4];

    lcd_clear();
   818ea:	4b47      	ldr	r3, [pc, #284]	; (81a08 <print_menu_main+0x134>)
   818ec:	4798      	blx	r3

    menu_display[0] = (char *)menu_text[menu_main_column][menu_main_scroll + 0];
   818ee:	4b47      	ldr	r3, [pc, #284]	; (81a0c <print_menu_main+0x138>)
   818f0:	781b      	ldrb	r3, [r3, #0]
   818f2:	4619      	mov	r1, r3
   818f4:	4b46      	ldr	r3, [pc, #280]	; (81a10 <print_menu_main+0x13c>)
   818f6:	781b      	ldrb	r3, [r3, #0]
   818f8:	461a      	mov	r2, r3
   818fa:	00cb      	lsls	r3, r1, #3
   818fc:	4413      	add	r3, r2
   818fe:	009b      	lsls	r3, r3, #2
   81900:	f107 0270 	add.w	r2, r7, #112	; 0x70
   81904:	4413      	add	r3, r2
   81906:	f853 3c60 	ldr.w	r3, [r3, #-96]
   8190a:	603b      	str	r3, [r7, #0]
    menu_display[1] = (char *)menu_text[menu_main_column][menu_main_scroll + 1];
   8190c:	4b3f      	ldr	r3, [pc, #252]	; (81a0c <print_menu_main+0x138>)
   8190e:	781b      	ldrb	r3, [r3, #0]
   81910:	461a      	mov	r2, r3
   81912:	4b3f      	ldr	r3, [pc, #252]	; (81a10 <print_menu_main+0x13c>)
   81914:	781b      	ldrb	r3, [r3, #0]
   81916:	3301      	adds	r3, #1
   81918:	00d2      	lsls	r2, r2, #3
   8191a:	4413      	add	r3, r2
   8191c:	009b      	lsls	r3, r3, #2
   8191e:	f107 0270 	add.w	r2, r7, #112	; 0x70
   81922:	4413      	add	r3, r2
   81924:	f853 3c60 	ldr.w	r3, [r3, #-96]
   81928:	607b      	str	r3, [r7, #4]
    menu_display[2] = (char *)menu_text[menu_main_column][menu_main_scroll + 2];
   8192a:	4b38      	ldr	r3, [pc, #224]	; (81a0c <print_menu_main+0x138>)
   8192c:	781b      	ldrb	r3, [r3, #0]
   8192e:	461a      	mov	r2, r3
   81930:	4b37      	ldr	r3, [pc, #220]	; (81a10 <print_menu_main+0x13c>)
   81932:	781b      	ldrb	r3, [r3, #0]
   81934:	3302      	adds	r3, #2
   81936:	00d2      	lsls	r2, r2, #3
   81938:	4413      	add	r3, r2
   8193a:	009b      	lsls	r3, r3, #2
   8193c:	f107 0270 	add.w	r2, r7, #112	; 0x70
   81940:	4413      	add	r3, r2
   81942:	f853 3c60 	ldr.w	r3, [r3, #-96]
   81946:	60bb      	str	r3, [r7, #8]
    menu_display[3] = (char *)menu_text[menu_main_column][menu_main_scroll + 3];
   81948:	4b30      	ldr	r3, [pc, #192]	; (81a0c <print_menu_main+0x138>)
   8194a:	781b      	ldrb	r3, [r3, #0]
   8194c:	461a      	mov	r2, r3
   8194e:	4b30      	ldr	r3, [pc, #192]	; (81a10 <print_menu_main+0x13c>)
   81950:	781b      	ldrb	r3, [r3, #0]
   81952:	3303      	adds	r3, #3
   81954:	00d2      	lsls	r2, r2, #3
   81956:	4413      	add	r3, r2
   81958:	009b      	lsls	r3, r3, #2
   8195a:	f107 0270 	add.w	r2, r7, #112	; 0x70
   8195e:	4413      	add	r3, r2
   81960:	f853 3c60 	ldr.w	r3, [r3, #-96]
   81964:	60fb      	str	r3, [r7, #12]
    lcd_print_m(menu_display);
   81966:	463b      	mov	r3, r7
   81968:	4618      	mov	r0, r3
   8196a:	4b2a      	ldr	r3, [pc, #168]	; (81a14 <print_menu_main+0x140>)
   8196c:	4798      	blx	r3

    switch(menu_main_column)
   8196e:	4b27      	ldr	r3, [pc, #156]	; (81a0c <print_menu_main+0x138>)
   81970:	781b      	ldrb	r3, [r3, #0]
   81972:	2b01      	cmp	r3, #1
   81974:	d037      	beq.n	819e6 <print_menu_main+0x112>
   81976:	2b02      	cmp	r3, #2
   81978:	d037      	beq.n	819ea <print_menu_main+0x116>
   8197a:	2b00      	cmp	r3, #0
   8197c:	d136      	bne.n	819ec <print_menu_main+0x118>
    {
        case 0:
            sprintf(sprintf_cache, "%1d", rbt_id);
   8197e:	4b26      	ldr	r3, [pc, #152]	; (81a18 <print_menu_main+0x144>)
   81980:	f993 3000 	ldrsb.w	r3, [r3]
   81984:	461a      	mov	r2, r3
   81986:	4925      	ldr	r1, [pc, #148]	; (81a1c <print_menu_main+0x148>)
   81988:	4825      	ldr	r0, [pc, #148]	; (81a20 <print_menu_main+0x14c>)
   8198a:	4b26      	ldr	r3, [pc, #152]	; (81a24 <print_menu_main+0x150>)
   8198c:	4798      	blx	r3
            lcd_print_s(2 - menu_main_scroll, 11, sprintf_cache);
   8198e:	4b20      	ldr	r3, [pc, #128]	; (81a10 <print_menu_main+0x13c>)
   81990:	781b      	ldrb	r3, [r3, #0]
   81992:	f1c3 0302 	rsb	r3, r3, #2
   81996:	b2db      	uxtb	r3, r3
   81998:	b25b      	sxtb	r3, r3
   8199a:	4a21      	ldr	r2, [pc, #132]	; (81a20 <print_menu_main+0x14c>)
   8199c:	210b      	movs	r1, #11
   8199e:	4618      	mov	r0, r3
   819a0:	4b21      	ldr	r3, [pc, #132]	; (81a28 <print_menu_main+0x154>)
   819a2:	4798      	blx	r3
            sprintf(sprintf_cache, "%2d", 15);	//speed_preset
   819a4:	220f      	movs	r2, #15
   819a6:	4921      	ldr	r1, [pc, #132]	; (81a2c <print_menu_main+0x158>)
   819a8:	481d      	ldr	r0, [pc, #116]	; (81a20 <print_menu_main+0x14c>)
   819aa:	4b1e      	ldr	r3, [pc, #120]	; (81a24 <print_menu_main+0x150>)
   819ac:	4798      	blx	r3
            lcd_print_s(3 - menu_main_scroll, 8, sprintf_cache);
   819ae:	4b18      	ldr	r3, [pc, #96]	; (81a10 <print_menu_main+0x13c>)
   819b0:	781b      	ldrb	r3, [r3, #0]
   819b2:	f1c3 0303 	rsb	r3, r3, #3
   819b6:	b2db      	uxtb	r3, r3
   819b8:	b25b      	sxtb	r3, r3
   819ba:	4a19      	ldr	r2, [pc, #100]	; (81a20 <print_menu_main+0x14c>)
   819bc:	2108      	movs	r1, #8
   819be:	4618      	mov	r0, r3
   819c0:	4b19      	ldr	r3, [pc, #100]	; (81a28 <print_menu_main+0x154>)
   819c2:	4798      	blx	r3
            sprintf(sprintf_cache, "%1d", 1);	//rpi_tx.info.wifi
   819c4:	2201      	movs	r2, #1
   819c6:	4915      	ldr	r1, [pc, #84]	; (81a1c <print_menu_main+0x148>)
   819c8:	4815      	ldr	r0, [pc, #84]	; (81a20 <print_menu_main+0x14c>)
   819ca:	4b16      	ldr	r3, [pc, #88]	; (81a24 <print_menu_main+0x150>)
   819cc:	4798      	blx	r3
            lcd_print_s(4 - menu_main_scroll, 7, sprintf_cache);
   819ce:	4b10      	ldr	r3, [pc, #64]	; (81a10 <print_menu_main+0x13c>)
   819d0:	781b      	ldrb	r3, [r3, #0]
   819d2:	f1c3 0304 	rsb	r3, r3, #4
   819d6:	b2db      	uxtb	r3, r3
   819d8:	b25b      	sxtb	r3, r3
   819da:	4a11      	ldr	r2, [pc, #68]	; (81a20 <print_menu_main+0x14c>)
   819dc:	2107      	movs	r1, #7
   819de:	4618      	mov	r0, r3
   819e0:	4b11      	ldr	r3, [pc, #68]	; (81a28 <print_menu_main+0x154>)
   819e2:	4798      	blx	r3
            break;
   819e4:	e002      	b.n	819ec <print_menu_main+0x118>
        case 1:
            break;
   819e6:	bf00      	nop
   819e8:	e000      	b.n	819ec <print_menu_main+0x118>
        case 2:
            break;
   819ea:	bf00      	nop
    }
    
    print_cursor();
   819ec:	4b10      	ldr	r3, [pc, #64]	; (81a30 <print_menu_main+0x15c>)
   819ee:	4798      	blx	r3
    update_battery(1);
   819f0:	2001      	movs	r0, #1
   819f2:	4b10      	ldr	r3, [pc, #64]	; (81a34 <print_menu_main+0x160>)
   819f4:	4798      	blx	r3
}
   819f6:	bf00      	nop
   819f8:	3770      	adds	r7, #112	; 0x70
   819fa:	46bd      	mov	sp, r7
   819fc:	bd80      	pop	{r7, pc}
   819fe:	bf00      	nop
   81a00:	00087e5c 	.word	0x00087e5c
   81a04:	00083501 	.word	0x00083501
   81a08:	00080f6d 	.word	0x00080f6d
   81a0c:	20070194 	.word	0x20070194
   81a10:	20070fa1 	.word	0x20070fa1
   81a14:	000811b1 	.word	0x000811b1
   81a18:	2007018d 	.word	0x2007018d
   81a1c:	00087d5c 	.word	0x00087d5c
   81a20:	20071014 	.word	0x20071014
   81a24:	00083689 	.word	0x00083689
   81a28:	00080f8d 	.word	0x00080f8d
   81a2c:	00087d60 	.word	0x00087d60
   81a30:	00081a39 	.word	0x00081a39
   81a34:	00081f4d 	.word	0x00081f4d

00081a38 <print_cursor>:

void print_cursor(void)
{
   81a38:	b580      	push	{r7, lr}
   81a3a:	af00      	add	r7, sp, #0
    if (act_menu == MENU_MAIN && act_cursor_line == 1)
   81a3c:	4b3a      	ldr	r3, [pc, #232]	; (81b28 <print_cursor+0xf0>)
   81a3e:	781b      	ldrb	r3, [r3, #0]
   81a40:	2b00      	cmp	r3, #0
   81a42:	d133      	bne.n	81aac <print_cursor+0x74>
   81a44:	4b39      	ldr	r3, [pc, #228]	; (81b2c <print_cursor+0xf4>)
   81a46:	781b      	ldrb	r3, [r3, #0]
   81a48:	2b01      	cmp	r3, #1
   81a4a:	d12f      	bne.n	81aac <print_cursor+0x74>
    {
        switch (menu_main_column)
   81a4c:	4b38      	ldr	r3, [pc, #224]	; (81b30 <print_cursor+0xf8>)
   81a4e:	781b      	ldrb	r3, [r3, #0]
   81a50:	2b01      	cmp	r3, #1
   81a52:	d00f      	beq.n	81a74 <print_cursor+0x3c>
   81a54:	2b02      	cmp	r3, #2
   81a56:	d01d      	beq.n	81a94 <print_cursor+0x5c>
   81a58:	2b00      	cmp	r3, #0
   81a5a:	d000      	beq.n	81a5e <print_cursor+0x26>
            case 2:
                lcd_print_s(1, 3, "<");
                lcd_print_s(2, 0, " ");
                break;
            default:
                break;
   81a5c:	e025      	b.n	81aaa <print_cursor+0x72>
                lcd_print_s(1, 12, ">");
   81a5e:	4a35      	ldr	r2, [pc, #212]	; (81b34 <print_cursor+0xfc>)
   81a60:	210c      	movs	r1, #12
   81a62:	2001      	movs	r0, #1
   81a64:	4b34      	ldr	r3, [pc, #208]	; (81b38 <print_cursor+0x100>)
   81a66:	4798      	blx	r3
                lcd_print_s(2, 0, " ");
   81a68:	4a34      	ldr	r2, [pc, #208]	; (81b3c <print_cursor+0x104>)
   81a6a:	2100      	movs	r1, #0
   81a6c:	2002      	movs	r0, #2
   81a6e:	4b32      	ldr	r3, [pc, #200]	; (81b38 <print_cursor+0x100>)
   81a70:	4798      	blx	r3
                break;
   81a72:	e01a      	b.n	81aaa <print_cursor+0x72>
                lcd_print_s(1, 3, "<");
   81a74:	4a32      	ldr	r2, [pc, #200]	; (81b40 <print_cursor+0x108>)
   81a76:	2103      	movs	r1, #3
   81a78:	2001      	movs	r0, #1
   81a7a:	4b2f      	ldr	r3, [pc, #188]	; (81b38 <print_cursor+0x100>)
   81a7c:	4798      	blx	r3
                lcd_print_s(1, 11, ">");
   81a7e:	4a2d      	ldr	r2, [pc, #180]	; (81b34 <print_cursor+0xfc>)
   81a80:	210b      	movs	r1, #11
   81a82:	2001      	movs	r0, #1
   81a84:	4b2c      	ldr	r3, [pc, #176]	; (81b38 <print_cursor+0x100>)
   81a86:	4798      	blx	r3
                lcd_print_s(2, 0, " ");
   81a88:	4a2c      	ldr	r2, [pc, #176]	; (81b3c <print_cursor+0x104>)
   81a8a:	2100      	movs	r1, #0
   81a8c:	2002      	movs	r0, #2
   81a8e:	4b2a      	ldr	r3, [pc, #168]	; (81b38 <print_cursor+0x100>)
   81a90:	4798      	blx	r3
                break;
   81a92:	e00a      	b.n	81aaa <print_cursor+0x72>
                lcd_print_s(1, 3, "<");
   81a94:	4a2a      	ldr	r2, [pc, #168]	; (81b40 <print_cursor+0x108>)
   81a96:	2103      	movs	r1, #3
   81a98:	2001      	movs	r0, #1
   81a9a:	4b27      	ldr	r3, [pc, #156]	; (81b38 <print_cursor+0x100>)
   81a9c:	4798      	blx	r3
                lcd_print_s(2, 0, " ");
   81a9e:	4a27      	ldr	r2, [pc, #156]	; (81b3c <print_cursor+0x104>)
   81aa0:	2100      	movs	r1, #0
   81aa2:	2002      	movs	r0, #2
   81aa4:	4b24      	ldr	r3, [pc, #144]	; (81b38 <print_cursor+0x100>)
   81aa6:	4798      	blx	r3
                break;
   81aa8:	bf00      	nop
        }
    }
   81aaa:	e033      	b.n	81b14 <print_cursor+0xdc>
    else
    {
        if (prev_cursor_line == 1)
   81aac:	4b25      	ldr	r3, [pc, #148]	; (81b44 <print_cursor+0x10c>)
   81aae:	781b      	ldrb	r3, [r3, #0]
   81ab0:	2b01      	cmp	r3, #1
   81ab2:	d11f      	bne.n	81af4 <print_cursor+0xbc>
        {
            switch (menu_main_column)
   81ab4:	4b1e      	ldr	r3, [pc, #120]	; (81b30 <print_cursor+0xf8>)
   81ab6:	781b      	ldrb	r3, [r3, #0]
   81ab8:	2b01      	cmp	r3, #1
   81aba:	d00a      	beq.n	81ad2 <print_cursor+0x9a>
   81abc:	2b02      	cmp	r3, #2
   81abe:	d013      	beq.n	81ae8 <print_cursor+0xb0>
   81ac0:	2b00      	cmp	r3, #0
   81ac2:	d000      	beq.n	81ac6 <print_cursor+0x8e>
                    break;
                case 2:
                    lcd_print_s(1, 3, " ");
                    break;
                default:
                    break;
   81ac4:	e016      	b.n	81af4 <print_cursor+0xbc>
                    lcd_print_s(1, 12, " ");
   81ac6:	4a1d      	ldr	r2, [pc, #116]	; (81b3c <print_cursor+0x104>)
   81ac8:	210c      	movs	r1, #12
   81aca:	2001      	movs	r0, #1
   81acc:	4b1a      	ldr	r3, [pc, #104]	; (81b38 <print_cursor+0x100>)
   81ace:	4798      	blx	r3
                    break;
   81ad0:	e010      	b.n	81af4 <print_cursor+0xbc>
                    lcd_print_s(1, 3, " ");
   81ad2:	4a1a      	ldr	r2, [pc, #104]	; (81b3c <print_cursor+0x104>)
   81ad4:	2103      	movs	r1, #3
   81ad6:	2001      	movs	r0, #1
   81ad8:	4b17      	ldr	r3, [pc, #92]	; (81b38 <print_cursor+0x100>)
   81ada:	4798      	blx	r3
                    lcd_print_s(1, 11, " ");
   81adc:	4a17      	ldr	r2, [pc, #92]	; (81b3c <print_cursor+0x104>)
   81ade:	210b      	movs	r1, #11
   81ae0:	2001      	movs	r0, #1
   81ae2:	4b15      	ldr	r3, [pc, #84]	; (81b38 <print_cursor+0x100>)
   81ae4:	4798      	blx	r3
                    break;
   81ae6:	e005      	b.n	81af4 <print_cursor+0xbc>
                    lcd_print_s(1, 3, " ");
   81ae8:	4a14      	ldr	r2, [pc, #80]	; (81b3c <print_cursor+0x104>)
   81aea:	2103      	movs	r1, #3
   81aec:	2001      	movs	r0, #1
   81aee:	4b12      	ldr	r3, [pc, #72]	; (81b38 <print_cursor+0x100>)
   81af0:	4798      	blx	r3
                    break;
   81af2:	bf00      	nop
            }
        }
        
        lcd_print_s(prev_cursor_line_on_lcd, 0, " ");
   81af4:	4b14      	ldr	r3, [pc, #80]	; (81b48 <print_cursor+0x110>)
   81af6:	781b      	ldrb	r3, [r3, #0]
   81af8:	b25b      	sxtb	r3, r3
   81afa:	4a10      	ldr	r2, [pc, #64]	; (81b3c <print_cursor+0x104>)
   81afc:	2100      	movs	r1, #0
   81afe:	4618      	mov	r0, r3
   81b00:	4b0d      	ldr	r3, [pc, #52]	; (81b38 <print_cursor+0x100>)
   81b02:	4798      	blx	r3
        lcd_print_s(act_cursor_line_on_lcd, 0, ">");
   81b04:	4b11      	ldr	r3, [pc, #68]	; (81b4c <print_cursor+0x114>)
   81b06:	781b      	ldrb	r3, [r3, #0]
   81b08:	b25b      	sxtb	r3, r3
   81b0a:	4a0a      	ldr	r2, [pc, #40]	; (81b34 <print_cursor+0xfc>)
   81b0c:	2100      	movs	r1, #0
   81b0e:	4618      	mov	r0, r3
   81b10:	4b09      	ldr	r3, [pc, #36]	; (81b38 <print_cursor+0x100>)
   81b12:	4798      	blx	r3
    }
    
    prev_cursor_line = act_cursor_line;
   81b14:	4b05      	ldr	r3, [pc, #20]	; (81b2c <print_cursor+0xf4>)
   81b16:	781a      	ldrb	r2, [r3, #0]
   81b18:	4b0a      	ldr	r3, [pc, #40]	; (81b44 <print_cursor+0x10c>)
   81b1a:	701a      	strb	r2, [r3, #0]
    prev_cursor_line_on_lcd = act_cursor_line_on_lcd;
   81b1c:	4b0b      	ldr	r3, [pc, #44]	; (81b4c <print_cursor+0x114>)
   81b1e:	781a      	ldrb	r2, [r3, #0]
   81b20:	4b09      	ldr	r3, [pc, #36]	; (81b48 <print_cursor+0x110>)
   81b22:	701a      	strb	r2, [r3, #0]
}
   81b24:	bf00      	nop
   81b26:	bd80      	pop	{r7, pc}
   81b28:	20070fa0 	.word	0x20070fa0
   81b2c:	20070190 	.word	0x20070190
   81b30:	20070194 	.word	0x20070194
   81b34:	00087ebc 	.word	0x00087ebc
   81b38:	00080f8d 	.word	0x00080f8d
   81b3c:	00087ec0 	.word	0x00087ec0
   81b40:	00087ec4 	.word	0x00087ec4
   81b44:	20070191 	.word	0x20070191
   81b48:	2007018f 	.word	0x2007018f
   81b4c:	2007018e 	.word	0x2007018e

00081b50 <button_events>:

event_t button_events(void)
{
   81b50:	b580      	push	{r7, lr}
   81b52:	b082      	sub	sp, #8
   81b54:	af00      	add	r7, sp, #0
    event_t nextEvent = EVENT_NO_EVENT;
   81b56:	2300      	movs	r3, #0
   81b58:	71fb      	strb	r3, [r7, #7]

    if (getTicks() >= (ticks_button_update + 30))
   81b5a:	4b88      	ldr	r3, [pc, #544]	; (81d7c <button_events+0x22c>)
   81b5c:	4798      	blx	r3
   81b5e:	4602      	mov	r2, r0
   81b60:	4b87      	ldr	r3, [pc, #540]	; (81d80 <button_events+0x230>)
   81b62:	681b      	ldr	r3, [r3, #0]
   81b64:	331e      	adds	r3, #30
   81b66:	429a      	cmp	r2, r3
   81b68:	f0c0 814a 	bcc.w	81e00 <button_events+0x2b0>
    {
        ticks_button_update = getTicks();
   81b6c:	4b83      	ldr	r3, [pc, #524]	; (81d7c <button_events+0x22c>)
   81b6e:	4798      	blx	r3
   81b70:	4602      	mov	r2, r0
   81b72:	4b83      	ldr	r3, [pc, #524]	; (81d80 <button_events+0x230>)
   81b74:	601a      	str	r2, [r3, #0]
        
        pb_up_act = ioport_get_pin_level(PB_UP);
   81b76:	2060      	movs	r0, #96	; 0x60
   81b78:	4b82      	ldr	r3, [pc, #520]	; (81d84 <button_events+0x234>)
   81b7a:	4798      	blx	r3
   81b7c:	4603      	mov	r3, r0
   81b7e:	461a      	mov	r2, r3
   81b80:	4b81      	ldr	r3, [pc, #516]	; (81d88 <button_events+0x238>)
   81b82:	701a      	strb	r2, [r3, #0]
        pb_left_act = ioport_get_pin_level(PB_LEFT);
   81b84:	2061      	movs	r0, #97	; 0x61
   81b86:	4b7f      	ldr	r3, [pc, #508]	; (81d84 <button_events+0x234>)
   81b88:	4798      	blx	r3
   81b8a:	4603      	mov	r3, r0
   81b8c:	461a      	mov	r2, r3
   81b8e:	4b7f      	ldr	r3, [pc, #508]	; (81d8c <button_events+0x23c>)
   81b90:	701a      	strb	r2, [r3, #0]
        pb_mid_act = ioport_get_pin_level(PB_MID);
   81b92:	2062      	movs	r0, #98	; 0x62
   81b94:	4b7b      	ldr	r3, [pc, #492]	; (81d84 <button_events+0x234>)
   81b96:	4798      	blx	r3
   81b98:	4603      	mov	r3, r0
   81b9a:	461a      	mov	r2, r3
   81b9c:	4b7c      	ldr	r3, [pc, #496]	; (81d90 <button_events+0x240>)
   81b9e:	701a      	strb	r2, [r3, #0]
        pb_right_act = ioport_get_pin_level(PB_RIGHT);
   81ba0:	2063      	movs	r0, #99	; 0x63
   81ba2:	4b78      	ldr	r3, [pc, #480]	; (81d84 <button_events+0x234>)
   81ba4:	4798      	blx	r3
   81ba6:	4603      	mov	r3, r0
   81ba8:	461a      	mov	r2, r3
   81baa:	4b7a      	ldr	r3, [pc, #488]	; (81d94 <button_events+0x244>)
   81bac:	701a      	strb	r2, [r3, #0]
        pb_down_act = ioport_get_pin_level(PB_DOWN);
   81bae:	2064      	movs	r0, #100	; 0x64
   81bb0:	4b74      	ldr	r3, [pc, #464]	; (81d84 <button_events+0x234>)
   81bb2:	4798      	blx	r3
   81bb4:	4603      	mov	r3, r0
   81bb6:	461a      	mov	r2, r3
   81bb8:	4b77      	ldr	r3, [pc, #476]	; (81d98 <button_events+0x248>)
   81bba:	701a      	strb	r2, [r3, #0]
        pb_return_act = ioport_get_pin_level(PB_RETURN);
   81bbc:	2065      	movs	r0, #101	; 0x65
   81bbe:	4b71      	ldr	r3, [pc, #452]	; (81d84 <button_events+0x234>)
   81bc0:	4798      	blx	r3
   81bc2:	4603      	mov	r3, r0
   81bc4:	461a      	mov	r2, r3
   81bc6:	4b75      	ldr	r3, [pc, #468]	; (81d9c <button_events+0x24c>)
   81bc8:	701a      	strb	r2, [r3, #0]
        
        if (pb_up_act != pb_up_prev && pb_up_act == 0)
   81bca:	4b6f      	ldr	r3, [pc, #444]	; (81d88 <button_events+0x238>)
   81bcc:	781a      	ldrb	r2, [r3, #0]
   81bce:	4b74      	ldr	r3, [pc, #464]	; (81da0 <button_events+0x250>)
   81bd0:	781b      	ldrb	r3, [r3, #0]
   81bd2:	429a      	cmp	r2, r3
   81bd4:	d006      	beq.n	81be4 <button_events+0x94>
   81bd6:	4b6c      	ldr	r3, [pc, #432]	; (81d88 <button_events+0x238>)
   81bd8:	781b      	ldrb	r3, [r3, #0]
   81bda:	2b00      	cmp	r3, #0
   81bdc:	d102      	bne.n	81be4 <button_events+0x94>
        {
            nextEvent = EVENT_BUTTON_UP_P;
   81bde:	2301      	movs	r3, #1
   81be0:	71fb      	strb	r3, [r7, #7]
   81be2:	e018      	b.n	81c16 <button_events+0xc6>
        }
        else if (pb_up_act != pb_up_prev && pb_up_act == 1)
   81be4:	4b68      	ldr	r3, [pc, #416]	; (81d88 <button_events+0x238>)
   81be6:	781a      	ldrb	r2, [r3, #0]
   81be8:	4b6d      	ldr	r3, [pc, #436]	; (81da0 <button_events+0x250>)
   81bea:	781b      	ldrb	r3, [r3, #0]
   81bec:	429a      	cmp	r2, r3
   81bee:	d006      	beq.n	81bfe <button_events+0xae>
   81bf0:	4b65      	ldr	r3, [pc, #404]	; (81d88 <button_events+0x238>)
   81bf2:	781b      	ldrb	r3, [r3, #0]
   81bf4:	2b01      	cmp	r3, #1
   81bf6:	d102      	bne.n	81bfe <button_events+0xae>
        {
            nextEvent = EVENT_BUTTON_UP_R;
   81bf8:	2303      	movs	r3, #3
   81bfa:	71fb      	strb	r3, [r7, #7]
   81bfc:	e00b      	b.n	81c16 <button_events+0xc6>
        }
        else if (pb_up_act == pb_up_prev && pb_up_act == 0)
   81bfe:	4b62      	ldr	r3, [pc, #392]	; (81d88 <button_events+0x238>)
   81c00:	781a      	ldrb	r2, [r3, #0]
   81c02:	4b67      	ldr	r3, [pc, #412]	; (81da0 <button_events+0x250>)
   81c04:	781b      	ldrb	r3, [r3, #0]
   81c06:	429a      	cmp	r2, r3
   81c08:	d105      	bne.n	81c16 <button_events+0xc6>
   81c0a:	4b5f      	ldr	r3, [pc, #380]	; (81d88 <button_events+0x238>)
   81c0c:	781b      	ldrb	r3, [r3, #0]
   81c0e:	2b00      	cmp	r3, #0
   81c10:	d101      	bne.n	81c16 <button_events+0xc6>
        {
            nextEvent = EVENT_BUTTON_UP_H;
   81c12:	2302      	movs	r3, #2
   81c14:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_left_act != pb_left_prev && pb_left_act == 0)
   81c16:	4b5d      	ldr	r3, [pc, #372]	; (81d8c <button_events+0x23c>)
   81c18:	781a      	ldrb	r2, [r3, #0]
   81c1a:	4b62      	ldr	r3, [pc, #392]	; (81da4 <button_events+0x254>)
   81c1c:	781b      	ldrb	r3, [r3, #0]
   81c1e:	429a      	cmp	r2, r3
   81c20:	d006      	beq.n	81c30 <button_events+0xe0>
   81c22:	4b5a      	ldr	r3, [pc, #360]	; (81d8c <button_events+0x23c>)
   81c24:	781b      	ldrb	r3, [r3, #0]
   81c26:	2b00      	cmp	r3, #0
   81c28:	d102      	bne.n	81c30 <button_events+0xe0>
        {
            nextEvent = EVENT_BUTTON_LEFT_P;
   81c2a:	2304      	movs	r3, #4
   81c2c:	71fb      	strb	r3, [r7, #7]
   81c2e:	e018      	b.n	81c62 <button_events+0x112>
        }
        else if (pb_left_act != pb_left_prev && pb_left_act == 1)
   81c30:	4b56      	ldr	r3, [pc, #344]	; (81d8c <button_events+0x23c>)
   81c32:	781a      	ldrb	r2, [r3, #0]
   81c34:	4b5b      	ldr	r3, [pc, #364]	; (81da4 <button_events+0x254>)
   81c36:	781b      	ldrb	r3, [r3, #0]
   81c38:	429a      	cmp	r2, r3
   81c3a:	d006      	beq.n	81c4a <button_events+0xfa>
   81c3c:	4b53      	ldr	r3, [pc, #332]	; (81d8c <button_events+0x23c>)
   81c3e:	781b      	ldrb	r3, [r3, #0]
   81c40:	2b01      	cmp	r3, #1
   81c42:	d102      	bne.n	81c4a <button_events+0xfa>
        {
            nextEvent = EVENT_BUTTON_LEFT_R;
   81c44:	2306      	movs	r3, #6
   81c46:	71fb      	strb	r3, [r7, #7]
   81c48:	e00b      	b.n	81c62 <button_events+0x112>
        }
        else if (pb_left_act == pb_left_prev && pb_left_act == 0)
   81c4a:	4b50      	ldr	r3, [pc, #320]	; (81d8c <button_events+0x23c>)
   81c4c:	781a      	ldrb	r2, [r3, #0]
   81c4e:	4b55      	ldr	r3, [pc, #340]	; (81da4 <button_events+0x254>)
   81c50:	781b      	ldrb	r3, [r3, #0]
   81c52:	429a      	cmp	r2, r3
   81c54:	d105      	bne.n	81c62 <button_events+0x112>
   81c56:	4b4d      	ldr	r3, [pc, #308]	; (81d8c <button_events+0x23c>)
   81c58:	781b      	ldrb	r3, [r3, #0]
   81c5a:	2b00      	cmp	r3, #0
   81c5c:	d101      	bne.n	81c62 <button_events+0x112>
        {
            nextEvent = EVENT_BUTTON_LEFT_H;
   81c5e:	2305      	movs	r3, #5
   81c60:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_mid_act != pb_mid_prev && pb_mid_act == 0)
   81c62:	4b4b      	ldr	r3, [pc, #300]	; (81d90 <button_events+0x240>)
   81c64:	781a      	ldrb	r2, [r3, #0]
   81c66:	4b50      	ldr	r3, [pc, #320]	; (81da8 <button_events+0x258>)
   81c68:	781b      	ldrb	r3, [r3, #0]
   81c6a:	429a      	cmp	r2, r3
   81c6c:	d006      	beq.n	81c7c <button_events+0x12c>
   81c6e:	4b48      	ldr	r3, [pc, #288]	; (81d90 <button_events+0x240>)
   81c70:	781b      	ldrb	r3, [r3, #0]
   81c72:	2b00      	cmp	r3, #0
   81c74:	d102      	bne.n	81c7c <button_events+0x12c>
        {
            nextEvent = EVENT_BUTTON_MID_P;
   81c76:	2307      	movs	r3, #7
   81c78:	71fb      	strb	r3, [r7, #7]
   81c7a:	e018      	b.n	81cae <button_events+0x15e>
        }
        else if (pb_mid_act != pb_mid_prev && pb_mid_act == 1)
   81c7c:	4b44      	ldr	r3, [pc, #272]	; (81d90 <button_events+0x240>)
   81c7e:	781a      	ldrb	r2, [r3, #0]
   81c80:	4b49      	ldr	r3, [pc, #292]	; (81da8 <button_events+0x258>)
   81c82:	781b      	ldrb	r3, [r3, #0]
   81c84:	429a      	cmp	r2, r3
   81c86:	d006      	beq.n	81c96 <button_events+0x146>
   81c88:	4b41      	ldr	r3, [pc, #260]	; (81d90 <button_events+0x240>)
   81c8a:	781b      	ldrb	r3, [r3, #0]
   81c8c:	2b01      	cmp	r3, #1
   81c8e:	d102      	bne.n	81c96 <button_events+0x146>
        {
            nextEvent = EVENT_BUTTON_MID_R;
   81c90:	2309      	movs	r3, #9
   81c92:	71fb      	strb	r3, [r7, #7]
   81c94:	e00b      	b.n	81cae <button_events+0x15e>
        }
        else if (pb_mid_act == pb_mid_prev && pb_mid_act == 0)
   81c96:	4b3e      	ldr	r3, [pc, #248]	; (81d90 <button_events+0x240>)
   81c98:	781a      	ldrb	r2, [r3, #0]
   81c9a:	4b43      	ldr	r3, [pc, #268]	; (81da8 <button_events+0x258>)
   81c9c:	781b      	ldrb	r3, [r3, #0]
   81c9e:	429a      	cmp	r2, r3
   81ca0:	d105      	bne.n	81cae <button_events+0x15e>
   81ca2:	4b3b      	ldr	r3, [pc, #236]	; (81d90 <button_events+0x240>)
   81ca4:	781b      	ldrb	r3, [r3, #0]
   81ca6:	2b00      	cmp	r3, #0
   81ca8:	d101      	bne.n	81cae <button_events+0x15e>
        {
            nextEvent = EVENT_BUTTON_MID_H;
   81caa:	2308      	movs	r3, #8
   81cac:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_right_act != pb_right_prev && pb_right_act == 0)
   81cae:	4b39      	ldr	r3, [pc, #228]	; (81d94 <button_events+0x244>)
   81cb0:	781a      	ldrb	r2, [r3, #0]
   81cb2:	4b3e      	ldr	r3, [pc, #248]	; (81dac <button_events+0x25c>)
   81cb4:	781b      	ldrb	r3, [r3, #0]
   81cb6:	429a      	cmp	r2, r3
   81cb8:	d006      	beq.n	81cc8 <button_events+0x178>
   81cba:	4b36      	ldr	r3, [pc, #216]	; (81d94 <button_events+0x244>)
   81cbc:	781b      	ldrb	r3, [r3, #0]
   81cbe:	2b00      	cmp	r3, #0
   81cc0:	d102      	bne.n	81cc8 <button_events+0x178>
        {
            nextEvent = EVENT_BUTTON_RIGHT_P;
   81cc2:	230a      	movs	r3, #10
   81cc4:	71fb      	strb	r3, [r7, #7]
   81cc6:	e018      	b.n	81cfa <button_events+0x1aa>
        }
        else if (pb_right_act != pb_right_prev && pb_right_act == 1)
   81cc8:	4b32      	ldr	r3, [pc, #200]	; (81d94 <button_events+0x244>)
   81cca:	781a      	ldrb	r2, [r3, #0]
   81ccc:	4b37      	ldr	r3, [pc, #220]	; (81dac <button_events+0x25c>)
   81cce:	781b      	ldrb	r3, [r3, #0]
   81cd0:	429a      	cmp	r2, r3
   81cd2:	d006      	beq.n	81ce2 <button_events+0x192>
   81cd4:	4b2f      	ldr	r3, [pc, #188]	; (81d94 <button_events+0x244>)
   81cd6:	781b      	ldrb	r3, [r3, #0]
   81cd8:	2b01      	cmp	r3, #1
   81cda:	d102      	bne.n	81ce2 <button_events+0x192>
        {
            nextEvent = EVENT_BUTTON_RIGHT_R;
   81cdc:	230c      	movs	r3, #12
   81cde:	71fb      	strb	r3, [r7, #7]
   81ce0:	e00b      	b.n	81cfa <button_events+0x1aa>
        }
        else if (pb_right_act == pb_right_prev && pb_right_act == 0)
   81ce2:	4b2c      	ldr	r3, [pc, #176]	; (81d94 <button_events+0x244>)
   81ce4:	781a      	ldrb	r2, [r3, #0]
   81ce6:	4b31      	ldr	r3, [pc, #196]	; (81dac <button_events+0x25c>)
   81ce8:	781b      	ldrb	r3, [r3, #0]
   81cea:	429a      	cmp	r2, r3
   81cec:	d105      	bne.n	81cfa <button_events+0x1aa>
   81cee:	4b29      	ldr	r3, [pc, #164]	; (81d94 <button_events+0x244>)
   81cf0:	781b      	ldrb	r3, [r3, #0]
   81cf2:	2b00      	cmp	r3, #0
   81cf4:	d101      	bne.n	81cfa <button_events+0x1aa>
        {
            nextEvent = EVENT_BUTTON_RIGHT_H;
   81cf6:	230b      	movs	r3, #11
   81cf8:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_down_act != pb_down_prev && pb_down_act == 0)
   81cfa:	4b27      	ldr	r3, [pc, #156]	; (81d98 <button_events+0x248>)
   81cfc:	781a      	ldrb	r2, [r3, #0]
   81cfe:	4b2c      	ldr	r3, [pc, #176]	; (81db0 <button_events+0x260>)
   81d00:	781b      	ldrb	r3, [r3, #0]
   81d02:	429a      	cmp	r2, r3
   81d04:	d006      	beq.n	81d14 <button_events+0x1c4>
   81d06:	4b24      	ldr	r3, [pc, #144]	; (81d98 <button_events+0x248>)
   81d08:	781b      	ldrb	r3, [r3, #0]
   81d0a:	2b00      	cmp	r3, #0
   81d0c:	d102      	bne.n	81d14 <button_events+0x1c4>
        {
            nextEvent = EVENT_BUTTON_DOWN_P;
   81d0e:	230d      	movs	r3, #13
   81d10:	71fb      	strb	r3, [r7, #7]
   81d12:	e018      	b.n	81d46 <button_events+0x1f6>
        }
        else if (pb_down_act != pb_down_prev && pb_down_act == 1)
   81d14:	4b20      	ldr	r3, [pc, #128]	; (81d98 <button_events+0x248>)
   81d16:	781a      	ldrb	r2, [r3, #0]
   81d18:	4b25      	ldr	r3, [pc, #148]	; (81db0 <button_events+0x260>)
   81d1a:	781b      	ldrb	r3, [r3, #0]
   81d1c:	429a      	cmp	r2, r3
   81d1e:	d006      	beq.n	81d2e <button_events+0x1de>
   81d20:	4b1d      	ldr	r3, [pc, #116]	; (81d98 <button_events+0x248>)
   81d22:	781b      	ldrb	r3, [r3, #0]
   81d24:	2b01      	cmp	r3, #1
   81d26:	d102      	bne.n	81d2e <button_events+0x1de>
        {
            nextEvent = EVENT_BUTTON_DOWN_R;
   81d28:	230f      	movs	r3, #15
   81d2a:	71fb      	strb	r3, [r7, #7]
   81d2c:	e00b      	b.n	81d46 <button_events+0x1f6>
        }
        else if (pb_down_act == pb_down_prev && pb_down_act == 0)
   81d2e:	4b1a      	ldr	r3, [pc, #104]	; (81d98 <button_events+0x248>)
   81d30:	781a      	ldrb	r2, [r3, #0]
   81d32:	4b1f      	ldr	r3, [pc, #124]	; (81db0 <button_events+0x260>)
   81d34:	781b      	ldrb	r3, [r3, #0]
   81d36:	429a      	cmp	r2, r3
   81d38:	d105      	bne.n	81d46 <button_events+0x1f6>
   81d3a:	4b17      	ldr	r3, [pc, #92]	; (81d98 <button_events+0x248>)
   81d3c:	781b      	ldrb	r3, [r3, #0]
   81d3e:	2b00      	cmp	r3, #0
   81d40:	d101      	bne.n	81d46 <button_events+0x1f6>
        {
            nextEvent = EVENT_BUTTON_DOWN_H;
   81d42:	230e      	movs	r3, #14
   81d44:	71fb      	strb	r3, [r7, #7]
        }
        
        if (pb_return_act != pb_return_prev && pb_return_act == 0)
   81d46:	4b15      	ldr	r3, [pc, #84]	; (81d9c <button_events+0x24c>)
   81d48:	781a      	ldrb	r2, [r3, #0]
   81d4a:	4b1a      	ldr	r3, [pc, #104]	; (81db4 <button_events+0x264>)
   81d4c:	781b      	ldrb	r3, [r3, #0]
   81d4e:	429a      	cmp	r2, r3
   81d50:	d006      	beq.n	81d60 <button_events+0x210>
   81d52:	4b12      	ldr	r3, [pc, #72]	; (81d9c <button_events+0x24c>)
   81d54:	781b      	ldrb	r3, [r3, #0]
   81d56:	2b00      	cmp	r3, #0
   81d58:	d102      	bne.n	81d60 <button_events+0x210>
        {
            nextEvent = EVENT_BUTTON_RETURN_P;
   81d5a:	2310      	movs	r3, #16
   81d5c:	71fb      	strb	r3, [r7, #7]
   81d5e:	e037      	b.n	81dd0 <button_events+0x280>
        }
        else if (pb_return_act != pb_return_prev && pb_return_act == 1)
   81d60:	4b0e      	ldr	r3, [pc, #56]	; (81d9c <button_events+0x24c>)
   81d62:	781a      	ldrb	r2, [r3, #0]
   81d64:	4b13      	ldr	r3, [pc, #76]	; (81db4 <button_events+0x264>)
   81d66:	781b      	ldrb	r3, [r3, #0]
   81d68:	429a      	cmp	r2, r3
   81d6a:	d025      	beq.n	81db8 <button_events+0x268>
   81d6c:	4b0b      	ldr	r3, [pc, #44]	; (81d9c <button_events+0x24c>)
   81d6e:	781b      	ldrb	r3, [r3, #0]
   81d70:	2b01      	cmp	r3, #1
   81d72:	d121      	bne.n	81db8 <button_events+0x268>
        {
            nextEvent = EVENT_BUTTON_RETURN_R;
   81d74:	2312      	movs	r3, #18
   81d76:	71fb      	strb	r3, [r7, #7]
   81d78:	e02a      	b.n	81dd0 <button_events+0x280>
   81d7a:	bf00      	nop
   81d7c:	00081ec5 	.word	0x00081ec5
   81d80:	20070ffc 	.word	0x20070ffc
   81d84:	00081631 	.word	0x00081631
   81d88:	20071029 	.word	0x20071029
   81d8c:	20071010 	.word	0x20071010
   81d90:	20071028 	.word	0x20071028
   81d94:	2007102a 	.word	0x2007102a
   81d98:	2007100c 	.word	0x2007100c
   81d9c:	20071008 	.word	0x20071008
   81da0:	2007100d 	.word	0x2007100d
   81da4:	2007100b 	.word	0x2007100b
   81da8:	20071009 	.word	0x20071009
   81dac:	2007100e 	.word	0x2007100e
   81db0:	2007100a 	.word	0x2007100a
   81db4:	2007100f 	.word	0x2007100f
        }
        else if (pb_return_act == pb_up_prev && pb_return_act == 0)
   81db8:	4b14      	ldr	r3, [pc, #80]	; (81e0c <button_events+0x2bc>)
   81dba:	781a      	ldrb	r2, [r3, #0]
   81dbc:	4b14      	ldr	r3, [pc, #80]	; (81e10 <button_events+0x2c0>)
   81dbe:	781b      	ldrb	r3, [r3, #0]
   81dc0:	429a      	cmp	r2, r3
   81dc2:	d105      	bne.n	81dd0 <button_events+0x280>
   81dc4:	4b11      	ldr	r3, [pc, #68]	; (81e0c <button_events+0x2bc>)
   81dc6:	781b      	ldrb	r3, [r3, #0]
   81dc8:	2b00      	cmp	r3, #0
   81dca:	d101      	bne.n	81dd0 <button_events+0x280>
        {
            nextEvent = EVENT_BUTTON_RETURN_H;
   81dcc:	2311      	movs	r3, #17
   81dce:	71fb      	strb	r3, [r7, #7]
        }
        
        pb_up_prev = pb_up_act;
   81dd0:	4b10      	ldr	r3, [pc, #64]	; (81e14 <button_events+0x2c4>)
   81dd2:	781a      	ldrb	r2, [r3, #0]
   81dd4:	4b0e      	ldr	r3, [pc, #56]	; (81e10 <button_events+0x2c0>)
   81dd6:	701a      	strb	r2, [r3, #0]
        pb_left_prev = pb_left_act;
   81dd8:	4b0f      	ldr	r3, [pc, #60]	; (81e18 <button_events+0x2c8>)
   81dda:	781a      	ldrb	r2, [r3, #0]
   81ddc:	4b0f      	ldr	r3, [pc, #60]	; (81e1c <button_events+0x2cc>)
   81dde:	701a      	strb	r2, [r3, #0]
        pb_mid_prev = pb_mid_act;
   81de0:	4b0f      	ldr	r3, [pc, #60]	; (81e20 <button_events+0x2d0>)
   81de2:	781a      	ldrb	r2, [r3, #0]
   81de4:	4b0f      	ldr	r3, [pc, #60]	; (81e24 <button_events+0x2d4>)
   81de6:	701a      	strb	r2, [r3, #0]
        pb_right_prev = pb_right_act;
   81de8:	4b0f      	ldr	r3, [pc, #60]	; (81e28 <button_events+0x2d8>)
   81dea:	781a      	ldrb	r2, [r3, #0]
   81dec:	4b0f      	ldr	r3, [pc, #60]	; (81e2c <button_events+0x2dc>)
   81dee:	701a      	strb	r2, [r3, #0]
        pb_down_prev = pb_down_act;
   81df0:	4b0f      	ldr	r3, [pc, #60]	; (81e30 <button_events+0x2e0>)
   81df2:	781a      	ldrb	r2, [r3, #0]
   81df4:	4b0f      	ldr	r3, [pc, #60]	; (81e34 <button_events+0x2e4>)
   81df6:	701a      	strb	r2, [r3, #0]
        pb_return_prev = pb_return_act;
   81df8:	4b04      	ldr	r3, [pc, #16]	; (81e0c <button_events+0x2bc>)
   81dfa:	781a      	ldrb	r2, [r3, #0]
   81dfc:	4b0e      	ldr	r3, [pc, #56]	; (81e38 <button_events+0x2e8>)
   81dfe:	701a      	strb	r2, [r3, #0]
    }

    return nextEvent;
   81e00:	79fb      	ldrb	r3, [r7, #7]
}
   81e02:	4618      	mov	r0, r3
   81e04:	3708      	adds	r7, #8
   81e06:	46bd      	mov	sp, r7
   81e08:	bd80      	pop	{r7, pc}
   81e0a:	bf00      	nop
   81e0c:	20071008 	.word	0x20071008
   81e10:	2007100d 	.word	0x2007100d
   81e14:	20071029 	.word	0x20071029
   81e18:	20071010 	.word	0x20071010
   81e1c:	2007100b 	.word	0x2007100b
   81e20:	20071028 	.word	0x20071028
   81e24:	20071009 	.word	0x20071009
   81e28:	2007102a 	.word	0x2007102a
   81e2c:	2007100e 	.word	0x2007100e
   81e30:	2007100c 	.word	0x2007100c
   81e34:	2007100a 	.word	0x2007100a
   81e38:	2007100f 	.word	0x2007100f

00081e3c <ioport_set_pin_level>:
{
   81e3c:	b480      	push	{r7}
   81e3e:	b08b      	sub	sp, #44	; 0x2c
   81e40:	af00      	add	r7, sp, #0
   81e42:	6078      	str	r0, [r7, #4]
   81e44:	460b      	mov	r3, r1
   81e46:	70fb      	strb	r3, [r7, #3]
   81e48:	687b      	ldr	r3, [r7, #4]
   81e4a:	627b      	str	r3, [r7, #36]	; 0x24
   81e4c:	78fb      	ldrb	r3, [r7, #3]
   81e4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   81e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e54:	61fb      	str	r3, [r7, #28]
   81e56:	69fb      	ldr	r3, [r7, #28]
   81e58:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   81e5a:	69bb      	ldr	r3, [r7, #24]
   81e5c:	095b      	lsrs	r3, r3, #5
   81e5e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   81e60:	697b      	ldr	r3, [r7, #20]
   81e62:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81e66:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81e6a:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   81e6c:	613b      	str	r3, [r7, #16]
	if (level) {
   81e6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   81e72:	2b00      	cmp	r3, #0
   81e74:	d009      	beq.n	81e8a <ioport_set_pin_level+0x4e>
   81e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e78:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   81e7a:	68fb      	ldr	r3, [r7, #12]
   81e7c:	f003 031f 	and.w	r3, r3, #31
   81e80:	2201      	movs	r2, #1
   81e82:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81e84:	693b      	ldr	r3, [r7, #16]
   81e86:	631a      	str	r2, [r3, #48]	; 0x30
}
   81e88:	e008      	b.n	81e9c <ioport_set_pin_level+0x60>
   81e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   81e8c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   81e8e:	68bb      	ldr	r3, [r7, #8]
   81e90:	f003 031f 	and.w	r3, r3, #31
   81e94:	2201      	movs	r2, #1
   81e96:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81e98:	693b      	ldr	r3, [r7, #16]
   81e9a:	635a      	str	r2, [r3, #52]	; 0x34
   81e9c:	bf00      	nop
   81e9e:	372c      	adds	r7, #44	; 0x2c
   81ea0:	46bd      	mov	sp, r7
   81ea2:	bc80      	pop	{r7}
   81ea4:	4770      	bx	lr
	...

00081ea8 <SysTick_Handler>:
float battery_voltage = 0;
uint8_t battery_percentage;
uint8_t prev_battery_percentage = 0;

void SysTick_Handler(void)
{
   81ea8:	b480      	push	{r7}
   81eaa:	af00      	add	r7, sp, #0
    g_ul_ms_ticks++;
   81eac:	4b04      	ldr	r3, [pc, #16]	; (81ec0 <SysTick_Handler+0x18>)
   81eae:	681b      	ldr	r3, [r3, #0]
   81eb0:	3301      	adds	r3, #1
   81eb2:	4a03      	ldr	r2, [pc, #12]	; (81ec0 <SysTick_Handler+0x18>)
   81eb4:	6013      	str	r3, [r2, #0]
}
   81eb6:	bf00      	nop
   81eb8:	46bd      	mov	sp, r7
   81eba:	bc80      	pop	{r7}
   81ebc:	4770      	bx	lr
   81ebe:	bf00      	nop
   81ec0:	20070fa4 	.word	0x20070fa4

00081ec4 <getTicks>:

uint32_t getTicks(void)
{
   81ec4:	b480      	push	{r7}
   81ec6:	af00      	add	r7, sp, #0
    return g_ul_ms_ticks;
   81ec8:	4b02      	ldr	r3, [pc, #8]	; (81ed4 <getTicks+0x10>)
   81eca:	681b      	ldr	r3, [r3, #0]
}
   81ecc:	4618      	mov	r0, r3
   81ece:	46bd      	mov	sp, r7
   81ed0:	bc80      	pop	{r7}
   81ed2:	4770      	bx	lr
   81ed4:	20070fa4 	.word	0x20070fa4

00081ed8 <mdelay>:

void mdelay(uint32_t ul_dly_ticks)
{
   81ed8:	b480      	push	{r7}
   81eda:	b085      	sub	sp, #20
   81edc:	af00      	add	r7, sp, #0
   81ede:	6078      	str	r0, [r7, #4]
    uint32_t ul_cur_ticks;

    ul_cur_ticks = g_ul_ms_ticks;
   81ee0:	4b07      	ldr	r3, [pc, #28]	; (81f00 <mdelay+0x28>)
   81ee2:	681b      	ldr	r3, [r3, #0]
   81ee4:	60fb      	str	r3, [r7, #12]
    while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
   81ee6:	bf00      	nop
   81ee8:	4b05      	ldr	r3, [pc, #20]	; (81f00 <mdelay+0x28>)
   81eea:	681a      	ldr	r2, [r3, #0]
   81eec:	68fb      	ldr	r3, [r7, #12]
   81eee:	1ad2      	subs	r2, r2, r3
   81ef0:	687b      	ldr	r3, [r7, #4]
   81ef2:	429a      	cmp	r2, r3
   81ef4:	d3f8      	bcc.n	81ee8 <mdelay+0x10>
}
   81ef6:	bf00      	nop
   81ef8:	3714      	adds	r7, #20
   81efa:	46bd      	mov	sp, r7
   81efc:	bc80      	pop	{r7}
   81efe:	4770      	bx	lr
   81f00:	20070fa4 	.word	0x20070fa4

00081f04 <update_comm>:

void update_comm(void)
{
   81f04:	b580      	push	{r7, lr}
   81f06:	af00      	add	r7, sp, #0
    if ((getTicks() - ticks_comm) > 5)
   81f08:	4b0b      	ldr	r3, [pc, #44]	; (81f38 <update_comm+0x34>)
   81f0a:	4798      	blx	r3
   81f0c:	4602      	mov	r2, r0
   81f0e:	4b0b      	ldr	r3, [pc, #44]	; (81f3c <update_comm+0x38>)
   81f10:	681b      	ldr	r3, [r3, #0]
   81f12:	1ad3      	subs	r3, r2, r3
   81f14:	2b05      	cmp	r3, #5
   81f16:	d90d      	bls.n	81f34 <update_comm+0x30>
    {
        ticks_comm = getTicks();
   81f18:	4b07      	ldr	r3, [pc, #28]	; (81f38 <update_comm+0x34>)
   81f1a:	4798      	blx	r3
   81f1c:	4602      	mov	r2, r0
   81f1e:	4b07      	ldr	r3, [pc, #28]	; (81f3c <update_comm+0x38>)
   81f20:	601a      	str	r2, [r3, #0]
        
        memcpy(&sens_buf, &mts, sizeof(mts));
   81f22:	4b07      	ldr	r3, [pc, #28]	; (81f40 <update_comm+0x3c>)
   81f24:	881b      	ldrh	r3, [r3, #0]
   81f26:	b29b      	uxth	r3, r3
   81f28:	4a06      	ldr	r2, [pc, #24]	; (81f44 <update_comm+0x40>)
   81f2a:	8013      	strh	r3, [r2, #0]
        spi_master_transfer(&sens_buf, sizeof(sens_buf));
   81f2c:	2102      	movs	r1, #2
   81f2e:	4805      	ldr	r0, [pc, #20]	; (81f44 <update_comm+0x40>)
   81f30:	4b05      	ldr	r3, [pc, #20]	; (81f48 <update_comm+0x44>)
   81f32:	4798      	blx	r3
    }
}
   81f34:	bf00      	nop
   81f36:	bd80      	pop	{r7, pc}
   81f38:	00081ec5 	.word	0x00081ec5
   81f3c:	20070ff8 	.word	0x20070ff8
   81f40:	20070fec 	.word	0x20070fec
   81f44:	20070fe8 	.word	0x20070fe8
   81f48:	00080645 	.word	0x00080645

00081f4c <update_battery>:

void update_battery(Bool update_forced)
{
   81f4c:	b580      	push	{r7, lr}
   81f4e:	b084      	sub	sp, #16
   81f50:	af00      	add	r7, sp, #0
   81f52:	4603      	mov	r3, r0
   81f54:	71fb      	strb	r3, [r7, #7]
    char tmp[4];
    
    if (menu_main_scroll == 0)
   81f56:	4b51      	ldr	r3, [pc, #324]	; (8209c <update_battery+0x150>)
   81f58:	781b      	ldrb	r3, [r3, #0]
   81f5a:	2b00      	cmp	r3, #0
   81f5c:	f040 8099 	bne.w	82092 <update_battery+0x146>
    {
        if (update_forced)
   81f60:	79fb      	ldrb	r3, [r7, #7]
   81f62:	2b00      	cmp	r3, #0
   81f64:	d043      	beq.n	81fee <update_battery+0xa2>
        {
            ticks_battery = getTicks();
   81f66:	4b4e      	ldr	r3, [pc, #312]	; (820a0 <update_battery+0x154>)
   81f68:	4798      	blx	r3
   81f6a:	4602      	mov	r2, r0
   81f6c:	4b4d      	ldr	r3, [pc, #308]	; (820a4 <update_battery+0x158>)
   81f6e:	601a      	str	r2, [r3, #0]
            
            if (stm.bat_percentage >= 100)
   81f70:	4b4d      	ldr	r3, [pc, #308]	; (820a8 <update_battery+0x15c>)
   81f72:	785b      	ldrb	r3, [r3, #1]
   81f74:	2b63      	cmp	r3, #99	; 0x63
   81f76:	d910      	bls.n	81f9a <update_battery+0x4e>
            {
                sprintf(tmp, "%3u%%", stm.bat_percentage);
   81f78:	4b4b      	ldr	r3, [pc, #300]	; (820a8 <update_battery+0x15c>)
   81f7a:	785b      	ldrb	r3, [r3, #1]
   81f7c:	461a      	mov	r2, r3
   81f7e:	f107 030c 	add.w	r3, r7, #12
   81f82:	494a      	ldr	r1, [pc, #296]	; (820ac <update_battery+0x160>)
   81f84:	4618      	mov	r0, r3
   81f86:	4b4a      	ldr	r3, [pc, #296]	; (820b0 <update_battery+0x164>)
   81f88:	4798      	blx	r3
                lcd_print_s(1, 16, tmp);
   81f8a:	f107 030c 	add.w	r3, r7, #12
   81f8e:	461a      	mov	r2, r3
   81f90:	2110      	movs	r1, #16
   81f92:	2001      	movs	r0, #1
   81f94:	4b47      	ldr	r3, [pc, #284]	; (820b4 <update_battery+0x168>)
   81f96:	4798      	blx	r3
   81f98:	e024      	b.n	81fe4 <update_battery+0x98>
            }
            else if (stm.bat_percentage >= 10)
   81f9a:	4b43      	ldr	r3, [pc, #268]	; (820a8 <update_battery+0x15c>)
   81f9c:	785b      	ldrb	r3, [r3, #1]
   81f9e:	2b09      	cmp	r3, #9
   81fa0:	d910      	bls.n	81fc4 <update_battery+0x78>
            {
                sprintf(tmp, "%2u%%", stm.bat_percentage);
   81fa2:	4b41      	ldr	r3, [pc, #260]	; (820a8 <update_battery+0x15c>)
   81fa4:	785b      	ldrb	r3, [r3, #1]
   81fa6:	461a      	mov	r2, r3
   81fa8:	f107 030c 	add.w	r3, r7, #12
   81fac:	4942      	ldr	r1, [pc, #264]	; (820b8 <update_battery+0x16c>)
   81fae:	4618      	mov	r0, r3
   81fb0:	4b3f      	ldr	r3, [pc, #252]	; (820b0 <update_battery+0x164>)
   81fb2:	4798      	blx	r3
                lcd_print_s(1, 17, tmp);
   81fb4:	f107 030c 	add.w	r3, r7, #12
   81fb8:	461a      	mov	r2, r3
   81fba:	2111      	movs	r1, #17
   81fbc:	2001      	movs	r0, #1
   81fbe:	4b3d      	ldr	r3, [pc, #244]	; (820b4 <update_battery+0x168>)
   81fc0:	4798      	blx	r3
   81fc2:	e00f      	b.n	81fe4 <update_battery+0x98>
            }
            else
            {
                sprintf(tmp, "%1u%%", stm.bat_percentage);
   81fc4:	4b38      	ldr	r3, [pc, #224]	; (820a8 <update_battery+0x15c>)
   81fc6:	785b      	ldrb	r3, [r3, #1]
   81fc8:	461a      	mov	r2, r3
   81fca:	f107 030c 	add.w	r3, r7, #12
   81fce:	493b      	ldr	r1, [pc, #236]	; (820bc <update_battery+0x170>)
   81fd0:	4618      	mov	r0, r3
   81fd2:	4b37      	ldr	r3, [pc, #220]	; (820b0 <update_battery+0x164>)
   81fd4:	4798      	blx	r3
                lcd_print_s(1, 18, tmp);
   81fd6:	f107 030c 	add.w	r3, r7, #12
   81fda:	461a      	mov	r2, r3
   81fdc:	2112      	movs	r1, #18
   81fde:	2001      	movs	r0, #1
   81fe0:	4b34      	ldr	r3, [pc, #208]	; (820b4 <update_battery+0x168>)
   81fe2:	4798      	blx	r3
            }
            
            prev_battery_percentage = stm.bat_percentage;
   81fe4:	4b30      	ldr	r3, [pc, #192]	; (820a8 <update_battery+0x15c>)
   81fe6:	785a      	ldrb	r2, [r3, #1]
   81fe8:	4b35      	ldr	r3, [pc, #212]	; (820c0 <update_battery+0x174>)
   81fea:	701a      	strb	r2, [r3, #0]
                
                prev_battery_percentage = stm.bat_percentage;
            }          
        }
    }
}
   81fec:	e051      	b.n	82092 <update_battery+0x146>
        else if ((getTicks() - ticks_battery) >= 500)
   81fee:	4b2c      	ldr	r3, [pc, #176]	; (820a0 <update_battery+0x154>)
   81ff0:	4798      	blx	r3
   81ff2:	4602      	mov	r2, r0
   81ff4:	4b2b      	ldr	r3, [pc, #172]	; (820a4 <update_battery+0x158>)
   81ff6:	681b      	ldr	r3, [r3, #0]
   81ff8:	1ad3      	subs	r3, r2, r3
   81ffa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   81ffe:	d348      	bcc.n	82092 <update_battery+0x146>
            ticks_battery = getTicks();
   82000:	4b27      	ldr	r3, [pc, #156]	; (820a0 <update_battery+0x154>)
   82002:	4798      	blx	r3
   82004:	4602      	mov	r2, r0
   82006:	4b27      	ldr	r3, [pc, #156]	; (820a4 <update_battery+0x158>)
   82008:	601a      	str	r2, [r3, #0]
            if (stm.bat_percentage != prev_battery_percentage)
   8200a:	4b27      	ldr	r3, [pc, #156]	; (820a8 <update_battery+0x15c>)
   8200c:	785a      	ldrb	r2, [r3, #1]
   8200e:	4b2c      	ldr	r3, [pc, #176]	; (820c0 <update_battery+0x174>)
   82010:	781b      	ldrb	r3, [r3, #0]
   82012:	429a      	cmp	r2, r3
   82014:	d03d      	beq.n	82092 <update_battery+0x146>
                if (stm.bat_percentage >= 100)
   82016:	4b24      	ldr	r3, [pc, #144]	; (820a8 <update_battery+0x15c>)
   82018:	785b      	ldrb	r3, [r3, #1]
   8201a:	2b63      	cmp	r3, #99	; 0x63
   8201c:	d910      	bls.n	82040 <update_battery+0xf4>
                    sprintf(tmp, "%3u%%", stm.bat_percentage);
   8201e:	4b22      	ldr	r3, [pc, #136]	; (820a8 <update_battery+0x15c>)
   82020:	785b      	ldrb	r3, [r3, #1]
   82022:	461a      	mov	r2, r3
   82024:	f107 030c 	add.w	r3, r7, #12
   82028:	4920      	ldr	r1, [pc, #128]	; (820ac <update_battery+0x160>)
   8202a:	4618      	mov	r0, r3
   8202c:	4b20      	ldr	r3, [pc, #128]	; (820b0 <update_battery+0x164>)
   8202e:	4798      	blx	r3
                    lcd_print_s(1, 16, tmp);
   82030:	f107 030c 	add.w	r3, r7, #12
   82034:	461a      	mov	r2, r3
   82036:	2110      	movs	r1, #16
   82038:	2001      	movs	r0, #1
   8203a:	4b1e      	ldr	r3, [pc, #120]	; (820b4 <update_battery+0x168>)
   8203c:	4798      	blx	r3
   8203e:	e024      	b.n	8208a <update_battery+0x13e>
                else if (stm.bat_percentage >= 10)
   82040:	4b19      	ldr	r3, [pc, #100]	; (820a8 <update_battery+0x15c>)
   82042:	785b      	ldrb	r3, [r3, #1]
   82044:	2b09      	cmp	r3, #9
   82046:	d910      	bls.n	8206a <update_battery+0x11e>
                    sprintf(tmp, "%2u%%", stm.bat_percentage);
   82048:	4b17      	ldr	r3, [pc, #92]	; (820a8 <update_battery+0x15c>)
   8204a:	785b      	ldrb	r3, [r3, #1]
   8204c:	461a      	mov	r2, r3
   8204e:	f107 030c 	add.w	r3, r7, #12
   82052:	4919      	ldr	r1, [pc, #100]	; (820b8 <update_battery+0x16c>)
   82054:	4618      	mov	r0, r3
   82056:	4b16      	ldr	r3, [pc, #88]	; (820b0 <update_battery+0x164>)
   82058:	4798      	blx	r3
                    lcd_print_s(1, 17, tmp);
   8205a:	f107 030c 	add.w	r3, r7, #12
   8205e:	461a      	mov	r2, r3
   82060:	2111      	movs	r1, #17
   82062:	2001      	movs	r0, #1
   82064:	4b13      	ldr	r3, [pc, #76]	; (820b4 <update_battery+0x168>)
   82066:	4798      	blx	r3
   82068:	e00f      	b.n	8208a <update_battery+0x13e>
                    sprintf(tmp, "%1u%%", stm.bat_percentage);
   8206a:	4b0f      	ldr	r3, [pc, #60]	; (820a8 <update_battery+0x15c>)
   8206c:	785b      	ldrb	r3, [r3, #1]
   8206e:	461a      	mov	r2, r3
   82070:	f107 030c 	add.w	r3, r7, #12
   82074:	4911      	ldr	r1, [pc, #68]	; (820bc <update_battery+0x170>)
   82076:	4618      	mov	r0, r3
   82078:	4b0d      	ldr	r3, [pc, #52]	; (820b0 <update_battery+0x164>)
   8207a:	4798      	blx	r3
                    lcd_print_s(1, 18, tmp);
   8207c:	f107 030c 	add.w	r3, r7, #12
   82080:	461a      	mov	r2, r3
   82082:	2112      	movs	r1, #18
   82084:	2001      	movs	r0, #1
   82086:	4b0b      	ldr	r3, [pc, #44]	; (820b4 <update_battery+0x168>)
   82088:	4798      	blx	r3
                prev_battery_percentage = stm.bat_percentage;
   8208a:	4b07      	ldr	r3, [pc, #28]	; (820a8 <update_battery+0x15c>)
   8208c:	785a      	ldrb	r2, [r3, #1]
   8208e:	4b0c      	ldr	r3, [pc, #48]	; (820c0 <update_battery+0x174>)
   82090:	701a      	strb	r2, [r3, #0]
}
   82092:	bf00      	nop
   82094:	3710      	adds	r7, #16
   82096:	46bd      	mov	sp, r7
   82098:	bd80      	pop	{r7, pc}
   8209a:	bf00      	nop
   8209c:	20070fa1 	.word	0x20070fa1
   820a0:	00081ec5 	.word	0x00081ec5
   820a4:	20071000 	.word	0x20071000
   820a8:	20070ff0 	.word	0x20070ff0
   820ac:	00087ec8 	.word	0x00087ec8
   820b0:	00083689 	.word	0x00083689
   820b4:	00080f8d 	.word	0x00080f8d
   820b8:	00087ed0 	.word	0x00087ed0
   820bc:	00087ed8 	.word	0x00087ed8
   820c0:	20070fa8 	.word	0x20070fa8

000820c4 <update_heartbeat>:

void update_heartbeat(void)
{
   820c4:	b580      	push	{r7, lr}
   820c6:	af00      	add	r7, sp, #0
    if (heart_state)
   820c8:	4b20      	ldr	r3, [pc, #128]	; (8214c <update_heartbeat+0x88>)
   820ca:	781b      	ldrb	r3, [r3, #0]
   820cc:	2b00      	cmp	r3, #0
   820ce:	d01d      	beq.n	8210c <update_heartbeat+0x48>
    {
        if (getTicks() >= (ticks_heartbeat + 100))
   820d0:	4b1f      	ldr	r3, [pc, #124]	; (82150 <update_heartbeat+0x8c>)
   820d2:	4798      	blx	r3
   820d4:	4602      	mov	r2, r0
   820d6:	4b1f      	ldr	r3, [pc, #124]	; (82154 <update_heartbeat+0x90>)
   820d8:	681b      	ldr	r3, [r3, #0]
   820da:	3364      	adds	r3, #100	; 0x64
   820dc:	429a      	cmp	r2, r3
   820de:	d333      	bcc.n	82148 <update_heartbeat+0x84>
        {
            ticks_heartbeat = getTicks();
   820e0:	4b1b      	ldr	r3, [pc, #108]	; (82150 <update_heartbeat+0x8c>)
   820e2:	4798      	blx	r3
   820e4:	4602      	mov	r2, r0
   820e6:	4b1b      	ldr	r3, [pc, #108]	; (82154 <update_heartbeat+0x90>)
   820e8:	601a      	str	r2, [r3, #0]
            ioport_set_pin_level(LED_ONBOARD, 0);
   820ea:	2100      	movs	r1, #0
   820ec:	206a      	movs	r0, #106	; 0x6a
   820ee:	4b1a      	ldr	r3, [pc, #104]	; (82158 <update_heartbeat+0x94>)
   820f0:	4798      	blx	r3
            ioport_set_pin_level(LED_M1, 0);
   820f2:	2100      	movs	r1, #0
   820f4:	2067      	movs	r0, #103	; 0x67
   820f6:	4b18      	ldr	r3, [pc, #96]	; (82158 <update_heartbeat+0x94>)
   820f8:	4798      	blx	r3
            mts.ibit.heartbeat = 0;
   820fa:	4a18      	ldr	r2, [pc, #96]	; (8215c <update_heartbeat+0x98>)
   820fc:	7813      	ldrb	r3, [r2, #0]
   820fe:	f36f 0300 	bfc	r3, #0, #1
   82102:	7013      	strb	r3, [r2, #0]
            heart_state = 0;
   82104:	4b11      	ldr	r3, [pc, #68]	; (8214c <update_heartbeat+0x88>)
   82106:	2200      	movs	r2, #0
   82108:	701a      	strb	r2, [r3, #0]
            ioport_set_pin_level(LED_M1, 1);
            mts.ibit.heartbeat = 1;
            heart_state = 1;
        }
    }
}
   8210a:	e01d      	b.n	82148 <update_heartbeat+0x84>
        if (getTicks() >= (ticks_heartbeat + 900))
   8210c:	4b10      	ldr	r3, [pc, #64]	; (82150 <update_heartbeat+0x8c>)
   8210e:	4798      	blx	r3
   82110:	4602      	mov	r2, r0
   82112:	4b10      	ldr	r3, [pc, #64]	; (82154 <update_heartbeat+0x90>)
   82114:	681b      	ldr	r3, [r3, #0]
   82116:	f503 7361 	add.w	r3, r3, #900	; 0x384
   8211a:	429a      	cmp	r2, r3
   8211c:	d314      	bcc.n	82148 <update_heartbeat+0x84>
            ticks_heartbeat = getTicks();
   8211e:	4b0c      	ldr	r3, [pc, #48]	; (82150 <update_heartbeat+0x8c>)
   82120:	4798      	blx	r3
   82122:	4602      	mov	r2, r0
   82124:	4b0b      	ldr	r3, [pc, #44]	; (82154 <update_heartbeat+0x90>)
   82126:	601a      	str	r2, [r3, #0]
            ioport_set_pin_level(LED_ONBOARD, 1);
   82128:	2101      	movs	r1, #1
   8212a:	206a      	movs	r0, #106	; 0x6a
   8212c:	4b0a      	ldr	r3, [pc, #40]	; (82158 <update_heartbeat+0x94>)
   8212e:	4798      	blx	r3
            ioport_set_pin_level(LED_M1, 1);
   82130:	2101      	movs	r1, #1
   82132:	2067      	movs	r0, #103	; 0x67
   82134:	4b08      	ldr	r3, [pc, #32]	; (82158 <update_heartbeat+0x94>)
   82136:	4798      	blx	r3
            mts.ibit.heartbeat = 1;
   82138:	4a08      	ldr	r2, [pc, #32]	; (8215c <update_heartbeat+0x98>)
   8213a:	7813      	ldrb	r3, [r2, #0]
   8213c:	f043 0301 	orr.w	r3, r3, #1
   82140:	7013      	strb	r3, [r2, #0]
            heart_state = 1;
   82142:	4b02      	ldr	r3, [pc, #8]	; (8214c <update_heartbeat+0x88>)
   82144:	2201      	movs	r2, #1
   82146:	701a      	strb	r2, [r3, #0]
}
   82148:	bf00      	nop
   8214a:	bd80      	pop	{r7, pc}
   8214c:	20070ff4 	.word	0x20070ff4
   82150:	00081ec5 	.word	0x00081ec5
   82154:	20071004 	.word	0x20071004
   82158:	00081e3d 	.word	0x00081e3d
   8215c:	20070fec 	.word	0x20070fec

00082160 <osc_enable>:
{
   82160:	b580      	push	{r7, lr}
   82162:	b082      	sub	sp, #8
   82164:	af00      	add	r7, sp, #0
   82166:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   82168:	687b      	ldr	r3, [r7, #4]
   8216a:	2b07      	cmp	r3, #7
   8216c:	d831      	bhi.n	821d2 <osc_enable+0x72>
   8216e:	a201      	add	r2, pc, #4	; (adr r2, 82174 <osc_enable+0x14>)
   82170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82174:	000821d1 	.word	0x000821d1
   82178:	00082195 	.word	0x00082195
   8217c:	0008219d 	.word	0x0008219d
   82180:	000821a5 	.word	0x000821a5
   82184:	000821ad 	.word	0x000821ad
   82188:	000821b5 	.word	0x000821b5
   8218c:	000821bd 	.word	0x000821bd
   82190:	000821c7 	.word	0x000821c7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   82194:	2000      	movs	r0, #0
   82196:	4b11      	ldr	r3, [pc, #68]	; (821dc <osc_enable+0x7c>)
   82198:	4798      	blx	r3
		break;
   8219a:	e01a      	b.n	821d2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   8219c:	2001      	movs	r0, #1
   8219e:	4b0f      	ldr	r3, [pc, #60]	; (821dc <osc_enable+0x7c>)
   821a0:	4798      	blx	r3
		break;
   821a2:	e016      	b.n	821d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   821a4:	2000      	movs	r0, #0
   821a6:	4b0e      	ldr	r3, [pc, #56]	; (821e0 <osc_enable+0x80>)
   821a8:	4798      	blx	r3
		break;
   821aa:	e012      	b.n	821d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   821ac:	2010      	movs	r0, #16
   821ae:	4b0c      	ldr	r3, [pc, #48]	; (821e0 <osc_enable+0x80>)
   821b0:	4798      	blx	r3
		break;
   821b2:	e00e      	b.n	821d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   821b4:	2020      	movs	r0, #32
   821b6:	4b0a      	ldr	r3, [pc, #40]	; (821e0 <osc_enable+0x80>)
   821b8:	4798      	blx	r3
		break;
   821ba:	e00a      	b.n	821d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   821bc:	213e      	movs	r1, #62	; 0x3e
   821be:	2000      	movs	r0, #0
   821c0:	4b08      	ldr	r3, [pc, #32]	; (821e4 <osc_enable+0x84>)
   821c2:	4798      	blx	r3
		break;
   821c4:	e005      	b.n	821d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   821c6:	213e      	movs	r1, #62	; 0x3e
   821c8:	2001      	movs	r0, #1
   821ca:	4b06      	ldr	r3, [pc, #24]	; (821e4 <osc_enable+0x84>)
   821cc:	4798      	blx	r3
		break;
   821ce:	e000      	b.n	821d2 <osc_enable+0x72>
		break;
   821d0:	bf00      	nop
}
   821d2:	bf00      	nop
   821d4:	3708      	adds	r7, #8
   821d6:	46bd      	mov	sp, r7
   821d8:	bd80      	pop	{r7, pc}
   821da:	bf00      	nop
   821dc:	0008279d 	.word	0x0008279d
   821e0:	00082809 	.word	0x00082809
   821e4:	00082879 	.word	0x00082879

000821e8 <osc_is_ready>:
{
   821e8:	b580      	push	{r7, lr}
   821ea:	b082      	sub	sp, #8
   821ec:	af00      	add	r7, sp, #0
   821ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   821f0:	687b      	ldr	r3, [r7, #4]
   821f2:	2b07      	cmp	r3, #7
   821f4:	d826      	bhi.n	82244 <osc_is_ready+0x5c>
   821f6:	a201      	add	r2, pc, #4	; (adr r2, 821fc <osc_is_ready+0x14>)
   821f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   821fc:	0008221d 	.word	0x0008221d
   82200:	00082221 	.word	0x00082221
   82204:	00082221 	.word	0x00082221
   82208:	00082233 	.word	0x00082233
   8220c:	00082233 	.word	0x00082233
   82210:	00082233 	.word	0x00082233
   82214:	00082233 	.word	0x00082233
   82218:	00082233 	.word	0x00082233
		return 1;
   8221c:	2301      	movs	r3, #1
   8221e:	e012      	b.n	82246 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
   82220:	4b0b      	ldr	r3, [pc, #44]	; (82250 <osc_is_ready+0x68>)
   82222:	4798      	blx	r3
   82224:	4603      	mov	r3, r0
   82226:	2b00      	cmp	r3, #0
   82228:	bf14      	ite	ne
   8222a:	2301      	movne	r3, #1
   8222c:	2300      	moveq	r3, #0
   8222e:	b2db      	uxtb	r3, r3
   82230:	e009      	b.n	82246 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
   82232:	4b08      	ldr	r3, [pc, #32]	; (82254 <osc_is_ready+0x6c>)
   82234:	4798      	blx	r3
   82236:	4603      	mov	r3, r0
   82238:	2b00      	cmp	r3, #0
   8223a:	bf14      	ite	ne
   8223c:	2301      	movne	r3, #1
   8223e:	2300      	moveq	r3, #0
   82240:	b2db      	uxtb	r3, r3
   82242:	e000      	b.n	82246 <osc_is_ready+0x5e>
	return 0;
   82244:	2300      	movs	r3, #0
}
   82246:	4618      	mov	r0, r3
   82248:	3708      	adds	r7, #8
   8224a:	46bd      	mov	sp, r7
   8224c:	bd80      	pop	{r7, pc}
   8224e:	bf00      	nop
   82250:	000827d5 	.word	0x000827d5
   82254:	000828f1 	.word	0x000828f1

00082258 <osc_get_rate>:
{
   82258:	b480      	push	{r7}
   8225a:	b083      	sub	sp, #12
   8225c:	af00      	add	r7, sp, #0
   8225e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   82260:	687b      	ldr	r3, [r7, #4]
   82262:	2b07      	cmp	r3, #7
   82264:	d825      	bhi.n	822b2 <osc_get_rate+0x5a>
   82266:	a201      	add	r2, pc, #4	; (adr r2, 8226c <osc_get_rate+0x14>)
   82268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8226c:	0008228d 	.word	0x0008228d
   82270:	00082293 	.word	0x00082293
   82274:	00082299 	.word	0x00082299
   82278:	0008229f 	.word	0x0008229f
   8227c:	000822a3 	.word	0x000822a3
   82280:	000822a7 	.word	0x000822a7
   82284:	000822ab 	.word	0x000822ab
   82288:	000822af 	.word	0x000822af
		return OSC_SLCK_32K_RC_HZ;
   8228c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   82290:	e010      	b.n	822b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   82292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   82296:	e00d      	b.n	822b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   82298:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8229c:	e00a      	b.n	822b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   8229e:	4b08      	ldr	r3, [pc, #32]	; (822c0 <osc_get_rate+0x68>)
   822a0:	e008      	b.n	822b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   822a2:	4b08      	ldr	r3, [pc, #32]	; (822c4 <osc_get_rate+0x6c>)
   822a4:	e006      	b.n	822b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   822a6:	4b08      	ldr	r3, [pc, #32]	; (822c8 <osc_get_rate+0x70>)
   822a8:	e004      	b.n	822b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   822aa:	4b07      	ldr	r3, [pc, #28]	; (822c8 <osc_get_rate+0x70>)
   822ac:	e002      	b.n	822b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   822ae:	4b06      	ldr	r3, [pc, #24]	; (822c8 <osc_get_rate+0x70>)
   822b0:	e000      	b.n	822b4 <osc_get_rate+0x5c>
	return 0;
   822b2:	2300      	movs	r3, #0
}
   822b4:	4618      	mov	r0, r3
   822b6:	370c      	adds	r7, #12
   822b8:	46bd      	mov	sp, r7
   822ba:	bc80      	pop	{r7}
   822bc:	4770      	bx	lr
   822be:	bf00      	nop
   822c0:	003d0900 	.word	0x003d0900
   822c4:	007a1200 	.word	0x007a1200
   822c8:	00b71b00 	.word	0x00b71b00

000822cc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   822cc:	b580      	push	{r7, lr}
   822ce:	b082      	sub	sp, #8
   822d0:	af00      	add	r7, sp, #0
   822d2:	4603      	mov	r3, r0
   822d4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   822d6:	bf00      	nop
   822d8:	79fb      	ldrb	r3, [r7, #7]
   822da:	4618      	mov	r0, r3
   822dc:	4b05      	ldr	r3, [pc, #20]	; (822f4 <osc_wait_ready+0x28>)
   822de:	4798      	blx	r3
   822e0:	4603      	mov	r3, r0
   822e2:	f083 0301 	eor.w	r3, r3, #1
   822e6:	b2db      	uxtb	r3, r3
   822e8:	2b00      	cmp	r3, #0
   822ea:	d1f5      	bne.n	822d8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   822ec:	bf00      	nop
   822ee:	3708      	adds	r7, #8
   822f0:	46bd      	mov	sp, r7
   822f2:	bd80      	pop	{r7, pc}
   822f4:	000821e9 	.word	0x000821e9

000822f8 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   822f8:	b580      	push	{r7, lr}
   822fa:	b086      	sub	sp, #24
   822fc:	af00      	add	r7, sp, #0
   822fe:	60f8      	str	r0, [r7, #12]
   82300:	607a      	str	r2, [r7, #4]
   82302:	603b      	str	r3, [r7, #0]
   82304:	460b      	mov	r3, r1
   82306:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   82308:	687b      	ldr	r3, [r7, #4]
   8230a:	2b00      	cmp	r3, #0
   8230c:	d107      	bne.n	8231e <pll_config_init+0x26>
   8230e:	683b      	ldr	r3, [r7, #0]
   82310:	2b00      	cmp	r3, #0
   82312:	d104      	bne.n	8231e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   82314:	68fb      	ldr	r3, [r7, #12]
   82316:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   8231a:	601a      	str	r2, [r3, #0]
   8231c:	e019      	b.n	82352 <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   8231e:	7afb      	ldrb	r3, [r7, #11]
   82320:	4618      	mov	r0, r3
   82322:	4b0e      	ldr	r3, [pc, #56]	; (8235c <pll_config_init+0x64>)
   82324:	4798      	blx	r3
   82326:	4602      	mov	r2, r0
   82328:	687b      	ldr	r3, [r7, #4]
   8232a:	fbb2 f3f3 	udiv	r3, r2, r3
   8232e:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   82330:	697b      	ldr	r3, [r7, #20]
   82332:	683a      	ldr	r2, [r7, #0]
   82334:	fb02 f303 	mul.w	r3, r2, r3
   82338:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   8233a:	683b      	ldr	r3, [r7, #0]
   8233c:	3b01      	subs	r3, #1
   8233e:	041a      	lsls	r2, r3, #16
   82340:	4b07      	ldr	r3, [pc, #28]	; (82360 <pll_config_init+0x68>)
   82342:	4013      	ands	r3, r2
   82344:	687a      	ldr	r2, [r7, #4]
   82346:	b2d2      	uxtb	r2, r2
   82348:	4313      	orrs	r3, r2
   8234a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   8234e:	68fb      	ldr	r3, [r7, #12]
   82350:	601a      	str	r2, [r3, #0]
	}
}
   82352:	bf00      	nop
   82354:	3718      	adds	r7, #24
   82356:	46bd      	mov	sp, r7
   82358:	bd80      	pop	{r7, pc}
   8235a:	bf00      	nop
   8235c:	00082259 	.word	0x00082259
   82360:	07ff0000 	.word	0x07ff0000

00082364 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   82364:	b580      	push	{r7, lr}
   82366:	b082      	sub	sp, #8
   82368:	af00      	add	r7, sp, #0
   8236a:	6078      	str	r0, [r7, #4]
   8236c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   8236e:	683b      	ldr	r3, [r7, #0]
   82370:	2b00      	cmp	r3, #0
   82372:	d108      	bne.n	82386 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   82374:	4b09      	ldr	r3, [pc, #36]	; (8239c <pll_enable+0x38>)
   82376:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82378:	4a09      	ldr	r2, [pc, #36]	; (823a0 <pll_enable+0x3c>)
   8237a:	687b      	ldr	r3, [r7, #4]
   8237c:	681b      	ldr	r3, [r3, #0]
   8237e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82382:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   82384:	e005      	b.n	82392 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   82386:	4a06      	ldr	r2, [pc, #24]	; (823a0 <pll_enable+0x3c>)
   82388:	687b      	ldr	r3, [r7, #4]
   8238a:	681b      	ldr	r3, [r3, #0]
   8238c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82390:	61d3      	str	r3, [r2, #28]
}
   82392:	bf00      	nop
   82394:	3708      	adds	r7, #8
   82396:	46bd      	mov	sp, r7
   82398:	bd80      	pop	{r7, pc}
   8239a:	bf00      	nop
   8239c:	00082909 	.word	0x00082909
   823a0:	400e0600 	.word	0x400e0600

000823a4 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   823a4:	b580      	push	{r7, lr}
   823a6:	b082      	sub	sp, #8
   823a8:	af00      	add	r7, sp, #0
   823aa:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   823ac:	687b      	ldr	r3, [r7, #4]
   823ae:	2b00      	cmp	r3, #0
   823b0:	d103      	bne.n	823ba <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   823b2:	4b05      	ldr	r3, [pc, #20]	; (823c8 <pll_is_locked+0x24>)
   823b4:	4798      	blx	r3
   823b6:	4603      	mov	r3, r0
   823b8:	e002      	b.n	823c0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   823ba:	4b04      	ldr	r3, [pc, #16]	; (823cc <pll_is_locked+0x28>)
   823bc:	4798      	blx	r3
   823be:	4603      	mov	r3, r0
	}
}
   823c0:	4618      	mov	r0, r3
   823c2:	3708      	adds	r7, #8
   823c4:	46bd      	mov	sp, r7
   823c6:	bd80      	pop	{r7, pc}
   823c8:	00082921 	.word	0x00082921
   823cc:	00082939 	.word	0x00082939

000823d0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   823d0:	b580      	push	{r7, lr}
   823d2:	b082      	sub	sp, #8
   823d4:	af00      	add	r7, sp, #0
   823d6:	4603      	mov	r3, r0
   823d8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   823da:	79fb      	ldrb	r3, [r7, #7]
   823dc:	3b03      	subs	r3, #3
   823de:	2b04      	cmp	r3, #4
   823e0:	d808      	bhi.n	823f4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   823e2:	79fb      	ldrb	r3, [r7, #7]
   823e4:	4618      	mov	r0, r3
   823e6:	4b06      	ldr	r3, [pc, #24]	; (82400 <pll_enable_source+0x30>)
   823e8:	4798      	blx	r3
		osc_wait_ready(e_src);
   823ea:	79fb      	ldrb	r3, [r7, #7]
   823ec:	4618      	mov	r0, r3
   823ee:	4b05      	ldr	r3, [pc, #20]	; (82404 <pll_enable_source+0x34>)
   823f0:	4798      	blx	r3
		break;
   823f2:	e000      	b.n	823f6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   823f4:	bf00      	nop
	}
}
   823f6:	bf00      	nop
   823f8:	3708      	adds	r7, #8
   823fa:	46bd      	mov	sp, r7
   823fc:	bd80      	pop	{r7, pc}
   823fe:	bf00      	nop
   82400:	00082161 	.word	0x00082161
   82404:	000822cd 	.word	0x000822cd

00082408 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   82408:	b580      	push	{r7, lr}
   8240a:	b082      	sub	sp, #8
   8240c:	af00      	add	r7, sp, #0
   8240e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82410:	bf00      	nop
   82412:	6878      	ldr	r0, [r7, #4]
   82414:	4b04      	ldr	r3, [pc, #16]	; (82428 <pll_wait_for_lock+0x20>)
   82416:	4798      	blx	r3
   82418:	4603      	mov	r3, r0
   8241a:	2b00      	cmp	r3, #0
   8241c:	d0f9      	beq.n	82412 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   8241e:	2300      	movs	r3, #0
}
   82420:	4618      	mov	r0, r3
   82422:	3708      	adds	r7, #8
   82424:	46bd      	mov	sp, r7
   82426:	bd80      	pop	{r7, pc}
   82428:	000823a5 	.word	0x000823a5

0008242c <sysclk_get_main_hz>:
{
   8242c:	b580      	push	{r7, lr}
   8242e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   82430:	2006      	movs	r0, #6
   82432:	4b04      	ldr	r3, [pc, #16]	; (82444 <sysclk_get_main_hz+0x18>)
   82434:	4798      	blx	r3
   82436:	4602      	mov	r2, r0
   82438:	4613      	mov	r3, r2
   8243a:	00db      	lsls	r3, r3, #3
   8243c:	1a9b      	subs	r3, r3, r2
   8243e:	005b      	lsls	r3, r3, #1
}
   82440:	4618      	mov	r0, r3
   82442:	bd80      	pop	{r7, pc}
   82444:	00082259 	.word	0x00082259

00082448 <sysclk_get_cpu_hz>:
{
   82448:	b580      	push	{r7, lr}
   8244a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   8244c:	4b02      	ldr	r3, [pc, #8]	; (82458 <sysclk_get_cpu_hz+0x10>)
   8244e:	4798      	blx	r3
   82450:	4603      	mov	r3, r0
   82452:	085b      	lsrs	r3, r3, #1
}
   82454:	4618      	mov	r0, r3
   82456:	bd80      	pop	{r7, pc}
   82458:	0008242d 	.word	0x0008242d

0008245c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8245c:	b590      	push	{r4, r7, lr}
   8245e:	b083      	sub	sp, #12
   82460:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82462:	4811      	ldr	r0, [pc, #68]	; (824a8 <sysclk_init+0x4c>)
   82464:	4b11      	ldr	r3, [pc, #68]	; (824ac <sysclk_init+0x50>)
   82466:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   82468:	2006      	movs	r0, #6
   8246a:	4b11      	ldr	r3, [pc, #68]	; (824b0 <sysclk_init+0x54>)
   8246c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   8246e:	1d38      	adds	r0, r7, #4
   82470:	230e      	movs	r3, #14
   82472:	2201      	movs	r2, #1
   82474:	2106      	movs	r1, #6
   82476:	4c0f      	ldr	r4, [pc, #60]	; (824b4 <sysclk_init+0x58>)
   82478:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   8247a:	1d3b      	adds	r3, r7, #4
   8247c:	2100      	movs	r1, #0
   8247e:	4618      	mov	r0, r3
   82480:	4b0d      	ldr	r3, [pc, #52]	; (824b8 <sysclk_init+0x5c>)
   82482:	4798      	blx	r3
		pll_wait_for_lock(0);
   82484:	2000      	movs	r0, #0
   82486:	4b0d      	ldr	r3, [pc, #52]	; (824bc <sysclk_init+0x60>)
   82488:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8248a:	2010      	movs	r0, #16
   8248c:	4b0c      	ldr	r3, [pc, #48]	; (824c0 <sysclk_init+0x64>)
   8248e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   82490:	4b0c      	ldr	r3, [pc, #48]	; (824c4 <sysclk_init+0x68>)
   82492:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82494:	4b0c      	ldr	r3, [pc, #48]	; (824c8 <sysclk_init+0x6c>)
   82496:	4798      	blx	r3
   82498:	4603      	mov	r3, r0
   8249a:	4618      	mov	r0, r3
   8249c:	4b03      	ldr	r3, [pc, #12]	; (824ac <sysclk_init+0x50>)
   8249e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   824a0:	bf00      	nop
   824a2:	370c      	adds	r7, #12
   824a4:	46bd      	mov	sp, r7
   824a6:	bd90      	pop	{r4, r7, pc}
   824a8:	0501bd00 	.word	0x0501bd00
   824ac:	200700d1 	.word	0x200700d1
   824b0:	000823d1 	.word	0x000823d1
   824b4:	000822f9 	.word	0x000822f9
   824b8:	00082365 	.word	0x00082365
   824bc:	00082409 	.word	0x00082409
   824c0:	0008271d 	.word	0x0008271d
   824c4:	00082e55 	.word	0x00082e55
   824c8:	00082449 	.word	0x00082449

000824cc <dmac_init>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_init(
		Dmac *p_dmac)
{
   824cc:	b580      	push	{r7, lr}
   824ce:	b082      	sub	sp, #8
   824d0:	af00      	add	r7, sp, #0
   824d2:	6078      	str	r0, [r7, #4]
	dmac_disable(p_dmac);
   824d4:	6878      	ldr	r0, [r7, #4]
   824d6:	4b03      	ldr	r3, [pc, #12]	; (824e4 <dmac_init+0x18>)
   824d8:	4798      	blx	r3
}
   824da:	bf00      	nop
   824dc:	3708      	adds	r7, #8
   824de:	46bd      	mov	sp, r7
   824e0:	bd80      	pop	{r7, pc}
   824e2:	bf00      	nop
   824e4:	00082527 	.word	0x00082527

000824e8 <dmac_set_priority_mode>:
 * \param[in] mode       \ref dmac_priority_mode_t "Priority mode"
 */
void dmac_set_priority_mode(
		Dmac *p_dmac,
		dmac_priority_mode_t mode)
{
   824e8:	b480      	push	{r7}
   824ea:	b083      	sub	sp, #12
   824ec:	af00      	add	r7, sp, #0
   824ee:	6078      	str	r0, [r7, #4]
   824f0:	460b      	mov	r3, r1
   824f2:	70fb      	strb	r3, [r7, #3]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_GCFG = (p_dmac->DMAC_GCFG & (~DMAC_GCFG_ARB_CFG)) | mode;
   824f4:	687b      	ldr	r3, [r7, #4]
   824f6:	681b      	ldr	r3, [r3, #0]
   824f8:	f023 0210 	bic.w	r2, r3, #16
   824fc:	78fb      	ldrb	r3, [r7, #3]
   824fe:	431a      	orrs	r2, r3
   82500:	687b      	ldr	r3, [r7, #4]
   82502:	601a      	str	r2, [r3, #0]
}
   82504:	bf00      	nop
   82506:	370c      	adds	r7, #12
   82508:	46bd      	mov	sp, r7
   8250a:	bc80      	pop	{r7}
   8250c:	4770      	bx	lr

0008250e <dmac_enable>:
 *
 * \param[out] p_dmac Module hardware register base address pointer
 */
void dmac_enable(
		Dmac *p_dmac)
{
   8250e:	b480      	push	{r7}
   82510:	b083      	sub	sp, #12
   82512:	af00      	add	r7, sp, #0
   82514:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN = DMAC_EN_ENABLE;
   82516:	687b      	ldr	r3, [r7, #4]
   82518:	2201      	movs	r2, #1
   8251a:	605a      	str	r2, [r3, #4]
}
   8251c:	bf00      	nop
   8251e:	370c      	adds	r7, #12
   82520:	46bd      	mov	sp, r7
   82522:	bc80      	pop	{r7}
   82524:	4770      	bx	lr

00082526 <dmac_disable>:
 *
 * \param[in,out] p_dmac Module hardware register base address pointer
 */
void dmac_disable(
		Dmac *p_dmac)
{
   82526:	b480      	push	{r7}
   82528:	b083      	sub	sp, #12
   8252a:	af00      	add	r7, sp, #0
   8252c:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EN &= (~DMAC_EN_ENABLE);
   8252e:	687b      	ldr	r3, [r7, #4]
   82530:	685b      	ldr	r3, [r3, #4]
   82532:	f023 0201 	bic.w	r2, r3, #1
   82536:	687b      	ldr	r3, [r7, #4]
   82538:	605a      	str	r2, [r3, #4]
}
   8253a:	bf00      	nop
   8253c:	370c      	adds	r7, #12
   8253e:	46bd      	mov	sp, r7
   82540:	bc80      	pop	{r7}
   82542:	4770      	bx	lr

00082544 <dmac_enable_interrupt>:
 * </table>
 */
void dmac_enable_interrupt(
		Dmac *p_dmac,
		uint32_t ul_mask)
{
   82544:	b480      	push	{r7}
   82546:	b083      	sub	sp, #12
   82548:	af00      	add	r7, sp, #0
   8254a:	6078      	str	r0, [r7, #4]
   8254c:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	
	p_dmac->DMAC_EBCIER = ul_mask;
   8254e:	687b      	ldr	r3, [r7, #4]
   82550:	683a      	ldr	r2, [r7, #0]
   82552:	619a      	str	r2, [r3, #24]
}
   82554:	bf00      	nop
   82556:	370c      	adds	r7, #12
   82558:	46bd      	mov	sp, r7
   8255a:	bc80      	pop	{r7}
   8255c:	4770      	bx	lr

0008255e <dmac_get_status>:
 * Buffer Transfer and Chained Buffer Transfer Status Register" in the
 * device-specific datasheet for more information.
 */
uint32_t dmac_get_status(
		Dmac *p_dmac)
{
   8255e:	b480      	push	{r7}
   82560:	b083      	sub	sp, #12
   82562:	af00      	add	r7, sp, #0
   82564:	6078      	str	r0, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	
	return p_dmac->DMAC_EBCISR;
   82566:	687b      	ldr	r3, [r7, #4]
   82568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
   8256a:	4618      	mov	r0, r3
   8256c:	370c      	adds	r7, #12
   8256e:	46bd      	mov	sp, r7
   82570:	bc80      	pop	{r7}
   82572:	4770      	bx	lr

00082574 <dmac_channel_enable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_enable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   82574:	b480      	push	{r7}
   82576:	b083      	sub	sp, #12
   82578:	af00      	add	r7, sp, #0
   8257a:	6078      	str	r0, [r7, #4]
   8257c:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHER = DMAC_CHER_ENA0 << ul_num;
   8257e:	2201      	movs	r2, #1
   82580:	683b      	ldr	r3, [r7, #0]
   82582:	409a      	lsls	r2, r3
   82584:	687b      	ldr	r3, [r7, #4]
   82586:	629a      	str	r2, [r3, #40]	; 0x28
}
   82588:	bf00      	nop
   8258a:	370c      	adds	r7, #12
   8258c:	46bd      	mov	sp, r7
   8258e:	bc80      	pop	{r7}
   82590:	4770      	bx	lr

00082592 <dmac_channel_disable>:
 * \param[in] ul_num  DMA Channel number (range 0 to 3)
 */
void dmac_channel_disable(
		Dmac *p_dmac,
		uint32_t ul_num)
{
   82592:	b480      	push	{r7}
   82594:	b083      	sub	sp, #12
   82596:	af00      	add	r7, sp, #0
   82598:	6078      	str	r0, [r7, #4]
   8259a:	6039      	str	r1, [r7, #0]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CHDR = DMAC_CHDR_DIS0 << ul_num;
   8259c:	2201      	movs	r2, #1
   8259e:	683b      	ldr	r3, [r7, #0]
   825a0:	409a      	lsls	r2, r3
   825a2:	687b      	ldr	r3, [r7, #4]
   825a4:	62da      	str	r2, [r3, #44]	; 0x2c
}
   825a6:	bf00      	nop
   825a8:	370c      	adds	r7, #12
   825aa:	46bd      	mov	sp, r7
   825ac:	bc80      	pop	{r7}
   825ae:	4770      	bx	lr

000825b0 <dmac_channel_set_source_addr>:
 */
void dmac_channel_set_source_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_addr)
{
   825b0:	b480      	push	{r7}
   825b2:	b085      	sub	sp, #20
   825b4:	af00      	add	r7, sp, #0
   825b6:	60f8      	str	r0, [r7, #12]
   825b8:	60b9      	str	r1, [r7, #8]
   825ba:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_SADDR = ul_addr;
   825bc:	68f9      	ldr	r1, [r7, #12]
   825be:	68ba      	ldr	r2, [r7, #8]
   825c0:	4613      	mov	r3, r2
   825c2:	009b      	lsls	r3, r3, #2
   825c4:	4413      	add	r3, r2
   825c6:	00db      	lsls	r3, r3, #3
   825c8:	440b      	add	r3, r1
   825ca:	333c      	adds	r3, #60	; 0x3c
   825cc:	687a      	ldr	r2, [r7, #4]
   825ce:	601a      	str	r2, [r3, #0]
}
   825d0:	bf00      	nop
   825d2:	3714      	adds	r7, #20
   825d4:	46bd      	mov	sp, r7
   825d6:	bc80      	pop	{r7}
   825d8:	4770      	bx	lr

000825da <dmac_channel_set_destination_addr>:
 */
void dmac_channel_set_destination_addr(
		Dmac *p_dmac, 
		uint32_t ul_num,
		uint32_t ul_addr)
{
   825da:	b480      	push	{r7}
   825dc:	b085      	sub	sp, #20
   825de:	af00      	add	r7, sp, #0
   825e0:	60f8      	str	r0, [r7, #12]
   825e2:	60b9      	str	r1, [r7, #8]
   825e4:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DADDR = ul_addr;
   825e6:	68f9      	ldr	r1, [r7, #12]
   825e8:	68ba      	ldr	r2, [r7, #8]
   825ea:	4613      	mov	r3, r2
   825ec:	009b      	lsls	r3, r3, #2
   825ee:	4413      	add	r3, r2
   825f0:	00db      	lsls	r3, r3, #3
   825f2:	440b      	add	r3, r1
   825f4:	3340      	adds	r3, #64	; 0x40
   825f6:	687a      	ldr	r2, [r7, #4]
   825f8:	601a      	str	r2, [r3, #0]
}
   825fa:	bf00      	nop
   825fc:	3714      	adds	r7, #20
   825fe:	46bd      	mov	sp, r7
   82600:	bc80      	pop	{r7}
   82602:	4770      	bx	lr

00082604 <dmac_channel_set_descriptor_addr>:
 */
void dmac_channel_set_descriptor_addr(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_desc)
{
   82604:	b480      	push	{r7}
   82606:	b085      	sub	sp, #20
   82608:	af00      	add	r7, sp, #0
   8260a:	60f8      	str	r0, [r7, #12]
   8260c:	60b9      	str	r1, [r7, #8]
   8260e:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_DSCR = ul_desc;
   82610:	68f9      	ldr	r1, [r7, #12]
   82612:	68ba      	ldr	r2, [r7, #8]
   82614:	4613      	mov	r3, r2
   82616:	009b      	lsls	r3, r3, #2
   82618:	4413      	add	r3, r2
   8261a:	00db      	lsls	r3, r3, #3
   8261c:	440b      	add	r3, r1
   8261e:	3344      	adds	r3, #68	; 0x44
   82620:	687a      	ldr	r2, [r7, #4]
   82622:	601a      	str	r2, [r3, #0]
}
   82624:	bf00      	nop
   82626:	3714      	adds	r7, #20
   82628:	46bd      	mov	sp, r7
   8262a:	bc80      	pop	{r7}
   8262c:	4770      	bx	lr

0008262e <dmac_channel_set_ctrlA>:
 */
void dmac_channel_set_ctrlA(
		Dmac *p_dmac, 
		uint32_t ul_num, 
		uint32_t ul_ctrlA)
{
   8262e:	b480      	push	{r7}
   82630:	b085      	sub	sp, #20
   82632:	af00      	add	r7, sp, #0
   82634:	60f8      	str	r0, [r7, #12]
   82636:	60b9      	str	r1, [r7, #8]
   82638:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLA = ul_ctrlA;
   8263a:	68f9      	ldr	r1, [r7, #12]
   8263c:	68ba      	ldr	r2, [r7, #8]
   8263e:	4613      	mov	r3, r2
   82640:	009b      	lsls	r3, r3, #2
   82642:	4413      	add	r3, r2
   82644:	00db      	lsls	r3, r3, #3
   82646:	440b      	add	r3, r1
   82648:	3348      	adds	r3, #72	; 0x48
   8264a:	687a      	ldr	r2, [r7, #4]
   8264c:	601a      	str	r2, [r3, #0]
}
   8264e:	bf00      	nop
   82650:	3714      	adds	r7, #20
   82652:	46bd      	mov	sp, r7
   82654:	bc80      	pop	{r7}
   82656:	4770      	bx	lr

00082658 <dmac_channel_set_ctrlB>:
 */
void dmac_channel_set_ctrlB(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_ctrlB)
{
   82658:	b480      	push	{r7}
   8265a:	b085      	sub	sp, #20
   8265c:	af00      	add	r7, sp, #0
   8265e:	60f8      	str	r0, [r7, #12]
   82660:	60b9      	str	r1, [r7, #8]
   82662:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CTRLB = ul_ctrlB;
   82664:	68f9      	ldr	r1, [r7, #12]
   82666:	68ba      	ldr	r2, [r7, #8]
   82668:	4613      	mov	r3, r2
   8266a:	009b      	lsls	r3, r3, #2
   8266c:	4413      	add	r3, r2
   8266e:	00db      	lsls	r3, r3, #3
   82670:	440b      	add	r3, r1
   82672:	334c      	adds	r3, #76	; 0x4c
   82674:	687a      	ldr	r2, [r7, #4]
   82676:	601a      	str	r2, [r3, #0]
}
   82678:	bf00      	nop
   8267a:	3714      	adds	r7, #20
   8267c:	46bd      	mov	sp, r7
   8267e:	bc80      	pop	{r7}
   82680:	4770      	bx	lr

00082682 <dmac_channel_set_configuration>:
 */
void dmac_channel_set_configuration(
		Dmac *p_dmac,
		uint32_t ul_num,
		uint32_t ul_cfg)
{
   82682:	b480      	push	{r7}
   82684:	b085      	sub	sp, #20
   82686:	af00      	add	r7, sp, #0
   82688:	60f8      	str	r0, [r7, #12]
   8268a:	60b9      	str	r1, [r7, #8]
   8268c:	607a      	str	r2, [r7, #4]
	/* Validate parameters. */
	Assert(p_dmac);
	Assert(ul_num<=3);
	
	p_dmac->DMAC_CH_NUM[ul_num].DMAC_CFG = ul_cfg;
   8268e:	68f9      	ldr	r1, [r7, #12]
   82690:	68ba      	ldr	r2, [r7, #8]
   82692:	4613      	mov	r3, r2
   82694:	009b      	lsls	r3, r3, #2
   82696:	4413      	add	r3, r2
   82698:	00db      	lsls	r3, r3, #3
   8269a:	440b      	add	r3, r1
   8269c:	3350      	adds	r3, #80	; 0x50
   8269e:	687a      	ldr	r2, [r7, #4]
   826a0:	601a      	str	r2, [r3, #0]
}
   826a2:	bf00      	nop
   826a4:	3714      	adds	r7, #20
   826a6:	46bd      	mov	sp, r7
   826a8:	bc80      	pop	{r7}
   826aa:	4770      	bx	lr

000826ac <dmac_channel_single_buf_transfer_init>:
 */
void dmac_channel_single_buf_transfer_init(
		Dmac *p_dmac,
		uint32_t ul_num,
		dma_transfer_descriptor_t *p_desc)
{
   826ac:	b580      	push	{r7, lr}
   826ae:	b084      	sub	sp, #16
   826b0:	af00      	add	r7, sp, #0
   826b2:	60f8      	str	r0, [r7, #12]
   826b4:	60b9      	str	r1, [r7, #8]
   826b6:	607a      	str	r2, [r7, #4]
	Assert(p_dmac);
	Assert(ul_num<=3);
	Assert(p_desc);
	
	/* Clear any pending interrupts */
	p_dmac->DMAC_EBCISR;
   826b8:	68fb      	ldr	r3, [r7, #12]
   826ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24

	dmac_channel_set_source_addr(p_dmac, ul_num, p_desc->ul_source_addr);
   826bc:	687b      	ldr	r3, [r7, #4]
   826be:	681b      	ldr	r3, [r3, #0]
   826c0:	461a      	mov	r2, r3
   826c2:	68b9      	ldr	r1, [r7, #8]
   826c4:	68f8      	ldr	r0, [r7, #12]
   826c6:	4b10      	ldr	r3, [pc, #64]	; (82708 <dmac_channel_single_buf_transfer_init+0x5c>)
   826c8:	4798      	blx	r3
	dmac_channel_set_destination_addr(p_dmac, ul_num,
   826ca:	687b      	ldr	r3, [r7, #4]
   826cc:	685b      	ldr	r3, [r3, #4]
   826ce:	461a      	mov	r2, r3
   826d0:	68b9      	ldr	r1, [r7, #8]
   826d2:	68f8      	ldr	r0, [r7, #12]
   826d4:	4b0d      	ldr	r3, [pc, #52]	; (8270c <dmac_channel_single_buf_transfer_init+0x60>)
   826d6:	4798      	blx	r3
			p_desc->ul_destination_addr);
	dmac_channel_set_descriptor_addr(p_dmac, ul_num, 0);
   826d8:	2200      	movs	r2, #0
   826da:	68b9      	ldr	r1, [r7, #8]
   826dc:	68f8      	ldr	r0, [r7, #12]
   826de:	4b0c      	ldr	r3, [pc, #48]	; (82710 <dmac_channel_single_buf_transfer_init+0x64>)
   826e0:	4798      	blx	r3
	dmac_channel_set_ctrlA(p_dmac, ul_num, p_desc->ul_ctrlA);
   826e2:	687b      	ldr	r3, [r7, #4]
   826e4:	689b      	ldr	r3, [r3, #8]
   826e6:	461a      	mov	r2, r3
   826e8:	68b9      	ldr	r1, [r7, #8]
   826ea:	68f8      	ldr	r0, [r7, #12]
   826ec:	4b09      	ldr	r3, [pc, #36]	; (82714 <dmac_channel_single_buf_transfer_init+0x68>)
   826ee:	4798      	blx	r3
	dmac_channel_set_ctrlB(p_dmac, ul_num, p_desc->ul_ctrlB);
   826f0:	687b      	ldr	r3, [r7, #4]
   826f2:	68db      	ldr	r3, [r3, #12]
   826f4:	461a      	mov	r2, r3
   826f6:	68b9      	ldr	r1, [r7, #8]
   826f8:	68f8      	ldr	r0, [r7, #12]
   826fa:	4b07      	ldr	r3, [pc, #28]	; (82718 <dmac_channel_single_buf_transfer_init+0x6c>)
   826fc:	4798      	blx	r3
}
   826fe:	bf00      	nop
   82700:	3710      	adds	r7, #16
   82702:	46bd      	mov	sp, r7
   82704:	bd80      	pop	{r7, pc}
   82706:	bf00      	nop
   82708:	000825b1 	.word	0x000825b1
   8270c:	000825db 	.word	0x000825db
   82710:	00082605 	.word	0x00082605
   82714:	0008262f 	.word	0x0008262f
   82718:	00082659 	.word	0x00082659

0008271c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   8271c:	b480      	push	{r7}
   8271e:	b085      	sub	sp, #20
   82720:	af00      	add	r7, sp, #0
   82722:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82724:	491c      	ldr	r1, [pc, #112]	; (82798 <pmc_switch_mck_to_pllack+0x7c>)
   82726:	4b1c      	ldr	r3, [pc, #112]	; (82798 <pmc_switch_mck_to_pllack+0x7c>)
   82728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8272a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   8272e:	687b      	ldr	r3, [r7, #4]
   82730:	4313      	orrs	r3, r2
   82732:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82734:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82738:	60fb      	str	r3, [r7, #12]
   8273a:	e007      	b.n	8274c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8273c:	68fb      	ldr	r3, [r7, #12]
   8273e:	2b00      	cmp	r3, #0
   82740:	d101      	bne.n	82746 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   82742:	2301      	movs	r3, #1
   82744:	e023      	b.n	8278e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   82746:	68fb      	ldr	r3, [r7, #12]
   82748:	3b01      	subs	r3, #1
   8274a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8274c:	4b12      	ldr	r3, [pc, #72]	; (82798 <pmc_switch_mck_to_pllack+0x7c>)
   8274e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82750:	f003 0308 	and.w	r3, r3, #8
   82754:	2b00      	cmp	r3, #0
   82756:	d0f1      	beq.n	8273c <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   82758:	4a0f      	ldr	r2, [pc, #60]	; (82798 <pmc_switch_mck_to_pllack+0x7c>)
   8275a:	4b0f      	ldr	r3, [pc, #60]	; (82798 <pmc_switch_mck_to_pllack+0x7c>)
   8275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8275e:	f023 0303 	bic.w	r3, r3, #3
   82762:	f043 0302 	orr.w	r3, r3, #2
   82766:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82768:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8276c:	60fb      	str	r3, [r7, #12]
   8276e:	e007      	b.n	82780 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82770:	68fb      	ldr	r3, [r7, #12]
   82772:	2b00      	cmp	r3, #0
   82774:	d101      	bne.n	8277a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   82776:	2301      	movs	r3, #1
   82778:	e009      	b.n	8278e <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
   8277a:	68fb      	ldr	r3, [r7, #12]
   8277c:	3b01      	subs	r3, #1
   8277e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82780:	4b05      	ldr	r3, [pc, #20]	; (82798 <pmc_switch_mck_to_pllack+0x7c>)
   82782:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82784:	f003 0308 	and.w	r3, r3, #8
   82788:	2b00      	cmp	r3, #0
   8278a:	d0f1      	beq.n	82770 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
   8278c:	2300      	movs	r3, #0
}
   8278e:	4618      	mov	r0, r3
   82790:	3714      	adds	r7, #20
   82792:	46bd      	mov	sp, r7
   82794:	bc80      	pop	{r7}
   82796:	4770      	bx	lr
   82798:	400e0600 	.word	0x400e0600

0008279c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   8279c:	b480      	push	{r7}
   8279e:	b083      	sub	sp, #12
   827a0:	af00      	add	r7, sp, #0
   827a2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   827a4:	687b      	ldr	r3, [r7, #4]
   827a6:	2b01      	cmp	r3, #1
   827a8:	d107      	bne.n	827ba <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
   827aa:	4a08      	ldr	r2, [pc, #32]	; (827cc <pmc_switch_sclk_to_32kxtal+0x30>)
   827ac:	4b07      	ldr	r3, [pc, #28]	; (827cc <pmc_switch_sclk_to_32kxtal+0x30>)
   827ae:	689b      	ldr	r3, [r3, #8]
   827b0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   827b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   827b8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
   827ba:	4b04      	ldr	r3, [pc, #16]	; (827cc <pmc_switch_sclk_to_32kxtal+0x30>)
   827bc:	4a04      	ldr	r2, [pc, #16]	; (827d0 <pmc_switch_sclk_to_32kxtal+0x34>)
   827be:	601a      	str	r2, [r3, #0]
}
   827c0:	bf00      	nop
   827c2:	370c      	adds	r7, #12
   827c4:	46bd      	mov	sp, r7
   827c6:	bc80      	pop	{r7}
   827c8:	4770      	bx	lr
   827ca:	bf00      	nop
   827cc:	400e1a10 	.word	0x400e1a10
   827d0:	a5000008 	.word	0xa5000008

000827d4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   827d4:	b480      	push	{r7}
   827d6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   827d8:	4b09      	ldr	r3, [pc, #36]	; (82800 <pmc_osc_is_ready_32kxtal+0x2c>)
   827da:	695b      	ldr	r3, [r3, #20]
   827dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   827e0:	2b00      	cmp	r3, #0
   827e2:	d007      	beq.n	827f4 <pmc_osc_is_ready_32kxtal+0x20>
   827e4:	4b07      	ldr	r3, [pc, #28]	; (82804 <pmc_osc_is_ready_32kxtal+0x30>)
   827e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   827e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
   827ec:	2b00      	cmp	r3, #0
   827ee:	d001      	beq.n	827f4 <pmc_osc_is_ready_32kxtal+0x20>
   827f0:	2301      	movs	r3, #1
   827f2:	e000      	b.n	827f6 <pmc_osc_is_ready_32kxtal+0x22>
   827f4:	2300      	movs	r3, #0
}
   827f6:	4618      	mov	r0, r3
   827f8:	46bd      	mov	sp, r7
   827fa:	bc80      	pop	{r7}
   827fc:	4770      	bx	lr
   827fe:	bf00      	nop
   82800:	400e1a10 	.word	0x400e1a10
   82804:	400e0600 	.word	0x400e0600

00082808 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   82808:	b480      	push	{r7}
   8280a:	b083      	sub	sp, #12
   8280c:	af00      	add	r7, sp, #0
   8280e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
   82810:	4a18      	ldr	r2, [pc, #96]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   82812:	4b18      	ldr	r3, [pc, #96]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   82814:	6a1b      	ldr	r3, [r3, #32]
   82816:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8281a:	f043 0308 	orr.w	r3, r3, #8
   8281e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82820:	bf00      	nop
   82822:	4b14      	ldr	r3, [pc, #80]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   82824:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   8282a:	2b00      	cmp	r3, #0
   8282c:	d0f9      	beq.n	82822 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8282e:	4911      	ldr	r1, [pc, #68]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   82830:	4b10      	ldr	r3, [pc, #64]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   82832:	6a1b      	ldr	r3, [r3, #32]
   82834:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
   8283c:	687a      	ldr	r2, [r7, #4]
   8283e:	4313      	orrs	r3, r2
   82840:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   82844:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   82846:	bf00      	nop
   82848:	4b0a      	ldr	r3, [pc, #40]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   8284a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8284c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   82850:	2b00      	cmp	r3, #0
   82852:	d0f9      	beq.n	82848 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   82854:	4a07      	ldr	r2, [pc, #28]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   82856:	4b07      	ldr	r3, [pc, #28]	; (82874 <pmc_switch_mainck_to_fastrc+0x6c>)
   82858:	6a1b      	ldr	r3, [r3, #32]
   8285a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   8285e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   82862:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82866:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
   82868:	bf00      	nop
   8286a:	370c      	adds	r7, #12
   8286c:	46bd      	mov	sp, r7
   8286e:	bc80      	pop	{r7}
   82870:	4770      	bx	lr
   82872:	bf00      	nop
   82874:	400e0600 	.word	0x400e0600

00082878 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   82878:	b480      	push	{r7}
   8287a:	b083      	sub	sp, #12
   8287c:	af00      	add	r7, sp, #0
   8287e:	6078      	str	r0, [r7, #4]
   82880:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82882:	687b      	ldr	r3, [r7, #4]
   82884:	2b00      	cmp	r3, #0
   82886:	d008      	beq.n	8289a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82888:	4916      	ldr	r1, [pc, #88]	; (828e4 <pmc_switch_mainck_to_xtal+0x6c>)
   8288a:	4b16      	ldr	r3, [pc, #88]	; (828e4 <pmc_switch_mainck_to_xtal+0x6c>)
   8288c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8288e:	4a16      	ldr	r2, [pc, #88]	; (828e8 <pmc_switch_mainck_to_xtal+0x70>)
   82890:	401a      	ands	r2, r3
   82892:	4b16      	ldr	r3, [pc, #88]	; (828ec <pmc_switch_mainck_to_xtal+0x74>)
   82894:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82896:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
   82898:	e01e      	b.n	828d8 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8289a:	4912      	ldr	r1, [pc, #72]	; (828e4 <pmc_switch_mainck_to_xtal+0x6c>)
   8289c:	4b11      	ldr	r3, [pc, #68]	; (828e4 <pmc_switch_mainck_to_xtal+0x6c>)
   8289e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   828a0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   828a4:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   828a8:	683a      	ldr	r2, [r7, #0]
   828aa:	0212      	lsls	r2, r2, #8
   828ac:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   828ae:	4313      	orrs	r3, r2
   828b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   828b4:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   828b8:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   828ba:	bf00      	nop
   828bc:	4b09      	ldr	r3, [pc, #36]	; (828e4 <pmc_switch_mainck_to_xtal+0x6c>)
   828be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   828c0:	f003 0301 	and.w	r3, r3, #1
   828c4:	2b00      	cmp	r3, #0
   828c6:	d0f9      	beq.n	828bc <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   828c8:	4a06      	ldr	r2, [pc, #24]	; (828e4 <pmc_switch_mainck_to_xtal+0x6c>)
   828ca:	4b06      	ldr	r3, [pc, #24]	; (828e4 <pmc_switch_mainck_to_xtal+0x6c>)
   828cc:	6a1b      	ldr	r3, [r3, #32]
   828ce:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   828d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   828d6:	6213      	str	r3, [r2, #32]
}
   828d8:	bf00      	nop
   828da:	370c      	adds	r7, #12
   828dc:	46bd      	mov	sp, r7
   828de:	bc80      	pop	{r7}
   828e0:	4770      	bx	lr
   828e2:	bf00      	nop
   828e4:	400e0600 	.word	0x400e0600
   828e8:	fec8fffc 	.word	0xfec8fffc
   828ec:	01370002 	.word	0x01370002

000828f0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   828f0:	b480      	push	{r7}
   828f2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   828f4:	4b03      	ldr	r3, [pc, #12]	; (82904 <pmc_osc_is_ready_mainck+0x14>)
   828f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   828f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   828fc:	4618      	mov	r0, r3
   828fe:	46bd      	mov	sp, r7
   82900:	bc80      	pop	{r7}
   82902:	4770      	bx	lr
   82904:	400e0600 	.word	0x400e0600

00082908 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   82908:	b480      	push	{r7}
   8290a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8290c:	4b03      	ldr	r3, [pc, #12]	; (8291c <pmc_disable_pllack+0x14>)
   8290e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82912:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
   82914:	bf00      	nop
   82916:	46bd      	mov	sp, r7
   82918:	bc80      	pop	{r7}
   8291a:	4770      	bx	lr
   8291c:	400e0600 	.word	0x400e0600

00082920 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   82920:	b480      	push	{r7}
   82922:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82924:	4b03      	ldr	r3, [pc, #12]	; (82934 <pmc_is_locked_pllack+0x14>)
   82926:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82928:	f003 0302 	and.w	r3, r3, #2
}
   8292c:	4618      	mov	r0, r3
   8292e:	46bd      	mov	sp, r7
   82930:	bc80      	pop	{r7}
   82932:	4770      	bx	lr
   82934:	400e0600 	.word	0x400e0600

00082938 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   82938:	b480      	push	{r7}
   8293a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   8293c:	4b03      	ldr	r3, [pc, #12]	; (8294c <pmc_is_locked_upll+0x14>)
   8293e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82940:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   82944:	4618      	mov	r0, r3
   82946:	46bd      	mov	sp, r7
   82948:	bc80      	pop	{r7}
   8294a:	4770      	bx	lr
   8294c:	400e0600 	.word	0x400e0600

00082950 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   82950:	b480      	push	{r7}
   82952:	b083      	sub	sp, #12
   82954:	af00      	add	r7, sp, #0
   82956:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   82958:	687b      	ldr	r3, [r7, #4]
   8295a:	2b2c      	cmp	r3, #44	; 0x2c
   8295c:	d901      	bls.n	82962 <pmc_enable_periph_clk+0x12>
		return 1;
   8295e:	2301      	movs	r3, #1
   82960:	e02f      	b.n	829c2 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   82962:	687b      	ldr	r3, [r7, #4]
   82964:	2b1f      	cmp	r3, #31
   82966:	d813      	bhi.n	82990 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82968:	4b18      	ldr	r3, [pc, #96]	; (829cc <pmc_enable_periph_clk+0x7c>)
   8296a:	699a      	ldr	r2, [r3, #24]
   8296c:	2101      	movs	r1, #1
   8296e:	687b      	ldr	r3, [r7, #4]
   82970:	fa01 f303 	lsl.w	r3, r1, r3
   82974:	401a      	ands	r2, r3
   82976:	2101      	movs	r1, #1
   82978:	687b      	ldr	r3, [r7, #4]
   8297a:	fa01 f303 	lsl.w	r3, r1, r3
   8297e:	429a      	cmp	r2, r3
   82980:	d01e      	beq.n	829c0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   82982:	4a12      	ldr	r2, [pc, #72]	; (829cc <pmc_enable_periph_clk+0x7c>)
   82984:	2101      	movs	r1, #1
   82986:	687b      	ldr	r3, [r7, #4]
   82988:	fa01 f303 	lsl.w	r3, r1, r3
   8298c:	6113      	str	r3, [r2, #16]
   8298e:	e017      	b.n	829c0 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   82990:	687b      	ldr	r3, [r7, #4]
   82992:	3b20      	subs	r3, #32
   82994:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82996:	4b0d      	ldr	r3, [pc, #52]	; (829cc <pmc_enable_periph_clk+0x7c>)
   82998:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   8299c:	2101      	movs	r1, #1
   8299e:	687b      	ldr	r3, [r7, #4]
   829a0:	fa01 f303 	lsl.w	r3, r1, r3
   829a4:	401a      	ands	r2, r3
   829a6:	2101      	movs	r1, #1
   829a8:	687b      	ldr	r3, [r7, #4]
   829aa:	fa01 f303 	lsl.w	r3, r1, r3
   829ae:	429a      	cmp	r2, r3
   829b0:	d006      	beq.n	829c0 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   829b2:	4a06      	ldr	r2, [pc, #24]	; (829cc <pmc_enable_periph_clk+0x7c>)
   829b4:	2101      	movs	r1, #1
   829b6:	687b      	ldr	r3, [r7, #4]
   829b8:	fa01 f303 	lsl.w	r3, r1, r3
   829bc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   829c0:	2300      	movs	r3, #0
}
   829c2:	4618      	mov	r0, r3
   829c4:	370c      	adds	r7, #12
   829c6:	46bd      	mov	sp, r7
   829c8:	bc80      	pop	{r7}
   829ca:	4770      	bx	lr
   829cc:	400e0600 	.word	0x400e0600

000829d0 <sysclk_enable_peripheral_clock>:
{
   829d0:	b580      	push	{r7, lr}
   829d2:	b082      	sub	sp, #8
   829d4:	af00      	add	r7, sp, #0
   829d6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   829d8:	6878      	ldr	r0, [r7, #4]
   829da:	4b03      	ldr	r3, [pc, #12]	; (829e8 <sysclk_enable_peripheral_clock+0x18>)
   829dc:	4798      	blx	r3
}
   829de:	bf00      	nop
   829e0:	3708      	adds	r7, #8
   829e2:	46bd      	mov	sp, r7
   829e4:	bd80      	pop	{r7, pc}
   829e6:	bf00      	nop
   829e8:	00082951 	.word	0x00082951

000829ec <ioport_init>:
{
   829ec:	b580      	push	{r7, lr}
   829ee:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
   829f0:	200b      	movs	r0, #11
   829f2:	4b06      	ldr	r3, [pc, #24]	; (82a0c <ioport_init+0x20>)
   829f4:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
   829f6:	200c      	movs	r0, #12
   829f8:	4b04      	ldr	r3, [pc, #16]	; (82a0c <ioport_init+0x20>)
   829fa:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
   829fc:	200d      	movs	r0, #13
   829fe:	4b03      	ldr	r3, [pc, #12]	; (82a0c <ioport_init+0x20>)
   82a00:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
   82a02:	200e      	movs	r0, #14
   82a04:	4b01      	ldr	r3, [pc, #4]	; (82a0c <ioport_init+0x20>)
   82a06:	4798      	blx	r3
}
   82a08:	bf00      	nop
   82a0a:	bd80      	pop	{r7, pc}
   82a0c:	000829d1 	.word	0x000829d1

00082a10 <ioport_disable_pin>:
{
   82a10:	b480      	push	{r7}
   82a12:	b089      	sub	sp, #36	; 0x24
   82a14:	af00      	add	r7, sp, #0
   82a16:	6078      	str	r0, [r7, #4]
   82a18:	687b      	ldr	r3, [r7, #4]
   82a1a:	61fb      	str	r3, [r7, #28]
   82a1c:	69fb      	ldr	r3, [r7, #28]
   82a1e:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   82a20:	69bb      	ldr	r3, [r7, #24]
   82a22:	095a      	lsrs	r2, r3, #5
   82a24:	69fb      	ldr	r3, [r7, #28]
   82a26:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   82a28:	697b      	ldr	r3, [r7, #20]
   82a2a:	f003 031f 	and.w	r3, r3, #31
   82a2e:	2101      	movs	r1, #1
   82a30:	fa01 f303 	lsl.w	r3, r1, r3
   82a34:	613a      	str	r2, [r7, #16]
   82a36:	60fb      	str	r3, [r7, #12]
   82a38:	693b      	ldr	r3, [r7, #16]
   82a3a:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82a3c:	68bb      	ldr	r3, [r7, #8]
   82a3e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82a42:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82a46:	025b      	lsls	r3, r3, #9
   82a48:	461a      	mov	r2, r3
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   82a4a:	68fb      	ldr	r3, [r7, #12]
   82a4c:	6053      	str	r3, [r2, #4]
}
   82a4e:	bf00      	nop
   82a50:	3724      	adds	r7, #36	; 0x24
   82a52:	46bd      	mov	sp, r7
   82a54:	bc80      	pop	{r7}
   82a56:	4770      	bx	lr

00082a58 <ioport_set_pin_mode>:
{
   82a58:	b480      	push	{r7}
   82a5a:	b08d      	sub	sp, #52	; 0x34
   82a5c:	af00      	add	r7, sp, #0
   82a5e:	6078      	str	r0, [r7, #4]
   82a60:	6039      	str	r1, [r7, #0]
   82a62:	687b      	ldr	r3, [r7, #4]
   82a64:	62fb      	str	r3, [r7, #44]	; 0x2c
   82a66:	683b      	ldr	r3, [r7, #0]
   82a68:	62bb      	str	r3, [r7, #40]	; 0x28
   82a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82a6c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
   82a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82a70:	095a      	lsrs	r2, r3, #5
   82a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82a74:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
   82a76:	6a3b      	ldr	r3, [r7, #32]
   82a78:	f003 031f 	and.w	r3, r3, #31
   82a7c:	2101      	movs	r1, #1
   82a7e:	fa01 f303 	lsl.w	r3, r1, r3
   82a82:	61fa      	str	r2, [r7, #28]
   82a84:	61bb      	str	r3, [r7, #24]
   82a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
   82a88:	617b      	str	r3, [r7, #20]
   82a8a:	69fb      	ldr	r3, [r7, #28]
   82a8c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82a8e:	693b      	ldr	r3, [r7, #16]
   82a90:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82a94:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82a98:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
   82a9a:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
   82a9c:	697b      	ldr	r3, [r7, #20]
   82a9e:	f003 0308 	and.w	r3, r3, #8
   82aa2:	2b00      	cmp	r3, #0
   82aa4:	d003      	beq.n	82aae <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
   82aa6:	68fb      	ldr	r3, [r7, #12]
   82aa8:	69ba      	ldr	r2, [r7, #24]
   82aaa:	665a      	str	r2, [r3, #100]	; 0x64
   82aac:	e002      	b.n	82ab4 <ioport_set_pin_mode+0x5c>
		base->PIO_PUDR = mask;
   82aae:	68fb      	ldr	r3, [r7, #12]
   82ab0:	69ba      	ldr	r2, [r7, #24]
   82ab2:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
   82ab4:	697b      	ldr	r3, [r7, #20]
   82ab6:	f003 0320 	and.w	r3, r3, #32
   82aba:	2b00      	cmp	r3, #0
   82abc:	d003      	beq.n	82ac6 <ioport_set_pin_mode+0x6e>
		base->PIO_MDER = mask;
   82abe:	68fb      	ldr	r3, [r7, #12]
   82ac0:	69ba      	ldr	r2, [r7, #24]
   82ac2:	651a      	str	r2, [r3, #80]	; 0x50
   82ac4:	e002      	b.n	82acc <ioport_set_pin_mode+0x74>
		base->PIO_MDDR = mask;
   82ac6:	68fb      	ldr	r3, [r7, #12]
   82ac8:	69ba      	ldr	r2, [r7, #24]
   82aca:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
   82acc:	697b      	ldr	r3, [r7, #20]
   82ace:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   82ad2:	2b00      	cmp	r3, #0
   82ad4:	d003      	beq.n	82ade <ioport_set_pin_mode+0x86>
		base->PIO_IFER = mask;
   82ad6:	68fb      	ldr	r3, [r7, #12]
   82ad8:	69ba      	ldr	r2, [r7, #24]
   82ada:	621a      	str	r2, [r3, #32]
   82adc:	e002      	b.n	82ae4 <ioport_set_pin_mode+0x8c>
		base->PIO_IFDR = mask;
   82ade:	68fb      	ldr	r3, [r7, #12]
   82ae0:	69ba      	ldr	r2, [r7, #24]
   82ae2:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
   82ae4:	697b      	ldr	r3, [r7, #20]
   82ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
   82aea:	2b00      	cmp	r3, #0
   82aec:	d004      	beq.n	82af8 <ioport_set_pin_mode+0xa0>
		base->PIO_DIFSR = mask;
   82aee:	68fb      	ldr	r3, [r7, #12]
   82af0:	69ba      	ldr	r2, [r7, #24]
   82af2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
   82af6:	e003      	b.n	82b00 <ioport_set_pin_mode+0xa8>
		base->PIO_SCIFSR = mask;
   82af8:	68fb      	ldr	r3, [r7, #12]
   82afa:	69ba      	ldr	r2, [r7, #24]
   82afc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
   82b00:	697b      	ldr	r3, [r7, #20]
   82b02:	f003 0301 	and.w	r3, r3, #1
   82b06:	2b00      	cmp	r3, #0
   82b08:	d006      	beq.n	82b18 <ioport_set_pin_mode+0xc0>
		base->PIO_ABSR |= mask;
   82b0a:	68fb      	ldr	r3, [r7, #12]
   82b0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   82b0e:	69bb      	ldr	r3, [r7, #24]
   82b10:	431a      	orrs	r2, r3
   82b12:	68fb      	ldr	r3, [r7, #12]
   82b14:	671a      	str	r2, [r3, #112]	; 0x70
}
   82b16:	e006      	b.n	82b26 <ioport_set_pin_mode+0xce>
		base->PIO_ABSR &= ~mask;
   82b18:	68fb      	ldr	r3, [r7, #12]
   82b1a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   82b1c:	69bb      	ldr	r3, [r7, #24]
   82b1e:	43db      	mvns	r3, r3
   82b20:	401a      	ands	r2, r3
   82b22:	68fb      	ldr	r3, [r7, #12]
   82b24:	671a      	str	r2, [r3, #112]	; 0x70
   82b26:	bf00      	nop
   82b28:	3734      	adds	r7, #52	; 0x34
   82b2a:	46bd      	mov	sp, r7
   82b2c:	bc80      	pop	{r7}
   82b2e:	4770      	bx	lr

00082b30 <ioport_set_pin_dir>:
{
   82b30:	b480      	push	{r7}
   82b32:	b08d      	sub	sp, #52	; 0x34
   82b34:	af00      	add	r7, sp, #0
   82b36:	6078      	str	r0, [r7, #4]
   82b38:	460b      	mov	r3, r1
   82b3a:	70fb      	strb	r3, [r7, #3]
   82b3c:	687b      	ldr	r3, [r7, #4]
   82b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   82b40:	78fb      	ldrb	r3, [r7, #3]
   82b42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
   82b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82b48:	627b      	str	r3, [r7, #36]	; 0x24
   82b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82b4c:	623b      	str	r3, [r7, #32]
	return pin >> 5;
   82b4e:	6a3b      	ldr	r3, [r7, #32]
   82b50:	095b      	lsrs	r3, r3, #5
   82b52:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82b54:	69fb      	ldr	r3, [r7, #28]
   82b56:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82b5a:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82b5e:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   82b60:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
   82b62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   82b66:	2b01      	cmp	r3, #1
   82b68:	d109      	bne.n	82b7e <ioport_set_pin_dir+0x4e>
   82b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82b6c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
   82b6e:	697b      	ldr	r3, [r7, #20]
   82b70:	f003 031f 	and.w	r3, r3, #31
   82b74:	2201      	movs	r2, #1
   82b76:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82b78:	69bb      	ldr	r3, [r7, #24]
   82b7a:	611a      	str	r2, [r3, #16]
   82b7c:	e00c      	b.n	82b98 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
   82b7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
   82b82:	2b00      	cmp	r3, #0
   82b84:	d108      	bne.n	82b98 <ioport_set_pin_dir+0x68>
   82b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82b88:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
   82b8a:	693b      	ldr	r3, [r7, #16]
   82b8c:	f003 031f 	and.w	r3, r3, #31
   82b90:	2201      	movs	r2, #1
   82b92:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   82b94:	69bb      	ldr	r3, [r7, #24]
   82b96:	615a      	str	r2, [r3, #20]
   82b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   82b9a:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82b9c:	68fb      	ldr	r3, [r7, #12]
   82b9e:	f003 031f 	and.w	r3, r3, #31
   82ba2:	2201      	movs	r2, #1
   82ba4:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82ba6:	69bb      	ldr	r3, [r7, #24]
   82ba8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
   82bac:	bf00      	nop
   82bae:	3734      	adds	r7, #52	; 0x34
   82bb0:	46bd      	mov	sp, r7
   82bb2:	bc80      	pop	{r7}
   82bb4:	4770      	bx	lr

00082bb6 <ioport_set_pin_level>:
{
   82bb6:	b480      	push	{r7}
   82bb8:	b08b      	sub	sp, #44	; 0x2c
   82bba:	af00      	add	r7, sp, #0
   82bbc:	6078      	str	r0, [r7, #4]
   82bbe:	460b      	mov	r3, r1
   82bc0:	70fb      	strb	r3, [r7, #3]
   82bc2:	687b      	ldr	r3, [r7, #4]
   82bc4:	627b      	str	r3, [r7, #36]	; 0x24
   82bc6:	78fb      	ldrb	r3, [r7, #3]
   82bc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   82bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82bce:	61fb      	str	r3, [r7, #28]
   82bd0:	69fb      	ldr	r3, [r7, #28]
   82bd2:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   82bd4:	69bb      	ldr	r3, [r7, #24]
   82bd6:	095b      	lsrs	r3, r3, #5
   82bd8:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   82bda:	697b      	ldr	r3, [r7, #20]
   82bdc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82be0:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82be4:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   82be6:	613b      	str	r3, [r7, #16]
	if (level) {
   82be8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   82bec:	2b00      	cmp	r3, #0
   82bee:	d009      	beq.n	82c04 <ioport_set_pin_level+0x4e>
   82bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82bf2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   82bf4:	68fb      	ldr	r3, [r7, #12]
   82bf6:	f003 031f 	and.w	r3, r3, #31
   82bfa:	2201      	movs	r2, #1
   82bfc:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   82bfe:	693b      	ldr	r3, [r7, #16]
   82c00:	631a      	str	r2, [r3, #48]	; 0x30
}
   82c02:	e008      	b.n	82c16 <ioport_set_pin_level+0x60>
   82c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82c06:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   82c08:	68bb      	ldr	r3, [r7, #8]
   82c0a:	f003 031f 	and.w	r3, r3, #31
   82c0e:	2201      	movs	r2, #1
   82c10:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82c12:	693b      	ldr	r3, [r7, #16]
   82c14:	635a      	str	r2, [r3, #52]	; 0x34
   82c16:	bf00      	nop
   82c18:	372c      	adds	r7, #44	; 0x2c
   82c1a:	46bd      	mov	sp, r7
   82c1c:	bc80      	pop	{r7}
   82c1e:	4770      	bx	lr

00082c20 <board_init>:
#include "asf.h"
#include "board.h"
#include "conf_board.h"

void board_init(void)
{
   82c20:	b580      	push	{r7, lr}
   82c22:	af00      	add	r7, sp, #0
	#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82c24:	4b59      	ldr	r3, [pc, #356]	; (82d8c <board_init+0x16c>)
   82c26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82c2a:	605a      	str	r2, [r3, #4]
	#endif
	
	ioport_init();
   82c2c:	4b58      	ldr	r3, [pc, #352]	; (82d90 <board_init+0x170>)
   82c2e:	4798      	blx	r3
	
	/* Configure LED pins */
	ioport_set_pin_dir(LED_ONBOARD, IOPORT_DIR_OUTPUT);
   82c30:	2101      	movs	r1, #1
   82c32:	206a      	movs	r0, #106	; 0x6a
   82c34:	4b57      	ldr	r3, [pc, #348]	; (82d94 <board_init+0x174>)
   82c36:	4798      	blx	r3
	ioport_set_pin_level(LED_ONBOARD, 0);
   82c38:	2100      	movs	r1, #0
   82c3a:	206a      	movs	r0, #106	; 0x6a
   82c3c:	4b56      	ldr	r3, [pc, #344]	; (82d98 <board_init+0x178>)
   82c3e:	4798      	blx	r3
	ioport_set_pin_dir(LED_M1, IOPORT_DIR_OUTPUT);
   82c40:	2101      	movs	r1, #1
   82c42:	2067      	movs	r0, #103	; 0x67
   82c44:	4b53      	ldr	r3, [pc, #332]	; (82d94 <board_init+0x174>)
   82c46:	4798      	blx	r3
	ioport_set_pin_level(LED_M1, 0);
   82c48:	2100      	movs	r1, #0
   82c4a:	2067      	movs	r0, #103	; 0x67
   82c4c:	4b52      	ldr	r3, [pc, #328]	; (82d98 <board_init+0x178>)
   82c4e:	4798      	blx	r3
	ioport_set_pin_dir(LED_M2, IOPORT_DIR_OUTPUT);
   82c50:	2101      	movs	r1, #1
   82c52:	2068      	movs	r0, #104	; 0x68
   82c54:	4b4f      	ldr	r3, [pc, #316]	; (82d94 <board_init+0x174>)
   82c56:	4798      	blx	r3
	ioport_set_pin_level(LED_M2, 0);
   82c58:	2100      	movs	r1, #0
   82c5a:	2068      	movs	r0, #104	; 0x68
   82c5c:	4b4e      	ldr	r3, [pc, #312]	; (82d98 <board_init+0x178>)
   82c5e:	4798      	blx	r3
	ioport_set_pin_dir(LED_M3, IOPORT_DIR_OUTPUT);
   82c60:	2101      	movs	r1, #1
   82c62:	2069      	movs	r0, #105	; 0x69
   82c64:	4b4b      	ldr	r3, [pc, #300]	; (82d94 <board_init+0x174>)
   82c66:	4798      	blx	r3
	ioport_set_pin_level(LED_M3, 0);
   82c68:	2100      	movs	r1, #0
   82c6a:	2069      	movs	r0, #105	; 0x69
   82c6c:	4b4a      	ldr	r3, [pc, #296]	; (82d98 <board_init+0x178>)
   82c6e:	4798      	blx	r3
	ioport_set_pin_dir(LED_BAT, IOPORT_DIR_OUTPUT);
   82c70:	2101      	movs	r1, #1
   82c72:	2066      	movs	r0, #102	; 0x66
   82c74:	4b47      	ldr	r3, [pc, #284]	; (82d94 <board_init+0x174>)
   82c76:	4798      	blx	r3
	ioport_set_pin_level(LED_BAT, 0);
   82c78:	2100      	movs	r1, #0
   82c7a:	2066      	movs	r0, #102	; 0x66
   82c7c:	4b46      	ldr	r3, [pc, #280]	; (82d98 <board_init+0x178>)
   82c7e:	4798      	blx	r3
	
	/* Configure pushbutton pins */
	ioport_set_pin_dir(PB_UP, IOPORT_DIR_INPUT);
   82c80:	2100      	movs	r1, #0
   82c82:	2060      	movs	r0, #96	; 0x60
   82c84:	4b43      	ldr	r3, [pc, #268]	; (82d94 <board_init+0x174>)
   82c86:	4798      	blx	r3
	ioport_set_pin_mode(PB_UP, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82c88:	2188      	movs	r1, #136	; 0x88
   82c8a:	2060      	movs	r0, #96	; 0x60
   82c8c:	4b43      	ldr	r3, [pc, #268]	; (82d9c <board_init+0x17c>)
   82c8e:	4798      	blx	r3
	ioport_set_pin_dir(PB_LEFT, IOPORT_DIR_INPUT);
   82c90:	2100      	movs	r1, #0
   82c92:	2061      	movs	r0, #97	; 0x61
   82c94:	4b3f      	ldr	r3, [pc, #252]	; (82d94 <board_init+0x174>)
   82c96:	4798      	blx	r3
	ioport_set_pin_mode(PB_LEFT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82c98:	2188      	movs	r1, #136	; 0x88
   82c9a:	2061      	movs	r0, #97	; 0x61
   82c9c:	4b3f      	ldr	r3, [pc, #252]	; (82d9c <board_init+0x17c>)
   82c9e:	4798      	blx	r3
	ioport_set_pin_dir(PB_MID, IOPORT_DIR_INPUT);
   82ca0:	2100      	movs	r1, #0
   82ca2:	2062      	movs	r0, #98	; 0x62
   82ca4:	4b3b      	ldr	r3, [pc, #236]	; (82d94 <board_init+0x174>)
   82ca6:	4798      	blx	r3
	ioport_set_pin_mode(PB_MID, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82ca8:	2188      	movs	r1, #136	; 0x88
   82caa:	2062      	movs	r0, #98	; 0x62
   82cac:	4b3b      	ldr	r3, [pc, #236]	; (82d9c <board_init+0x17c>)
   82cae:	4798      	blx	r3
	ioport_set_pin_dir(PB_RIGHT, IOPORT_DIR_INPUT);
   82cb0:	2100      	movs	r1, #0
   82cb2:	2063      	movs	r0, #99	; 0x63
   82cb4:	4b37      	ldr	r3, [pc, #220]	; (82d94 <board_init+0x174>)
   82cb6:	4798      	blx	r3
	ioport_set_pin_mode(PB_RIGHT, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82cb8:	2188      	movs	r1, #136	; 0x88
   82cba:	2063      	movs	r0, #99	; 0x63
   82cbc:	4b37      	ldr	r3, [pc, #220]	; (82d9c <board_init+0x17c>)
   82cbe:	4798      	blx	r3
	ioport_set_pin_dir(PB_DOWN, IOPORT_DIR_INPUT);
   82cc0:	2100      	movs	r1, #0
   82cc2:	2064      	movs	r0, #100	; 0x64
   82cc4:	4b33      	ldr	r3, [pc, #204]	; (82d94 <board_init+0x174>)
   82cc6:	4798      	blx	r3
	ioport_set_pin_mode(PB_DOWN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82cc8:	2188      	movs	r1, #136	; 0x88
   82cca:	2064      	movs	r0, #100	; 0x64
   82ccc:	4b33      	ldr	r3, [pc, #204]	; (82d9c <board_init+0x17c>)
   82cce:	4798      	blx	r3
	ioport_set_pin_dir(PB_RETURN, IOPORT_DIR_INPUT);
   82cd0:	2100      	movs	r1, #0
   82cd2:	2065      	movs	r0, #101	; 0x65
   82cd4:	4b2f      	ldr	r3, [pc, #188]	; (82d94 <board_init+0x174>)
   82cd6:	4798      	blx	r3
	ioport_set_pin_mode(PB_RETURN, IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE);
   82cd8:	2188      	movs	r1, #136	; 0x88
   82cda:	2065      	movs	r0, #101	; 0x65
   82cdc:	4b2f      	ldr	r3, [pc, #188]	; (82d9c <board_init+0x17c>)
   82cde:	4798      	blx	r3
	
	/* Configure I2C pins */
	ioport_set_pin_mode(I2C0_DATA, IOPORT_MODE_MUX_A);
   82ce0:	2100      	movs	r1, #0
   82ce2:	2011      	movs	r0, #17
   82ce4:	4b2d      	ldr	r3, [pc, #180]	; (82d9c <board_init+0x17c>)
   82ce6:	4798      	blx	r3
	ioport_disable_pin(I2C0_DATA);
   82ce8:	2011      	movs	r0, #17
   82cea:	4b2d      	ldr	r3, [pc, #180]	; (82da0 <board_init+0x180>)
   82cec:	4798      	blx	r3
	ioport_set_pin_mode(I2C0_CLK, IOPORT_MODE_MUX_A);
   82cee:	2100      	movs	r1, #0
   82cf0:	2012      	movs	r0, #18
   82cf2:	4b2a      	ldr	r3, [pc, #168]	; (82d9c <board_init+0x17c>)
   82cf4:	4798      	blx	r3
	ioport_disable_pin(I2C0_CLK);
   82cf6:	2012      	movs	r0, #18
   82cf8:	4b29      	ldr	r3, [pc, #164]	; (82da0 <board_init+0x180>)
   82cfa:	4798      	blx	r3
	
	/* Configure SPI pins */
	ioport_set_pin_mode(SPI1_MISO, IOPORT_MODE_MUX_A);
   82cfc:	2100      	movs	r1, #0
   82cfe:	200c      	movs	r0, #12
   82d00:	4b26      	ldr	r3, [pc, #152]	; (82d9c <board_init+0x17c>)
   82d02:	4798      	blx	r3
	ioport_disable_pin(SPI1_MISO);
   82d04:	200c      	movs	r0, #12
   82d06:	4b26      	ldr	r3, [pc, #152]	; (82da0 <board_init+0x180>)
   82d08:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_MOSI, IOPORT_MODE_MUX_A);
   82d0a:	2100      	movs	r1, #0
   82d0c:	200d      	movs	r0, #13
   82d0e:	4b23      	ldr	r3, [pc, #140]	; (82d9c <board_init+0x17c>)
   82d10:	4798      	blx	r3
	ioport_disable_pin(SPI1_MOSI);
   82d12:	200d      	movs	r0, #13
   82d14:	4b22      	ldr	r3, [pc, #136]	; (82da0 <board_init+0x180>)
   82d16:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_SPCK, IOPORT_MODE_MUX_A);
   82d18:	2100      	movs	r1, #0
   82d1a:	2010      	movs	r0, #16
   82d1c:	4b1f      	ldr	r3, [pc, #124]	; (82d9c <board_init+0x17c>)
   82d1e:	4798      	blx	r3
	ioport_disable_pin(SPI1_SPCK);
   82d20:	2010      	movs	r0, #16
   82d22:	4b1f      	ldr	r3, [pc, #124]	; (82da0 <board_init+0x180>)
   82d24:	4798      	blx	r3
	ioport_set_pin_mode(SPI1_NPCS0, IOPORT_MODE_MUX_A);
   82d26:	2100      	movs	r1, #0
   82d28:	200e      	movs	r0, #14
   82d2a:	4b1c      	ldr	r3, [pc, #112]	; (82d9c <board_init+0x17c>)
   82d2c:	4798      	blx	r3
	ioport_disable_pin(SPI1_NPCS0);
   82d2e:	200e      	movs	r0, #14
   82d30:	4b1b      	ldr	r3, [pc, #108]	; (82da0 <board_init+0x180>)
   82d32:	4798      	blx	r3

    /* Configure micro SD Card pins */
    ioport_set_pin_mode(MSD_CMD, IOPORT_MODE_MUX_A);
   82d34:	2100      	movs	r1, #0
   82d36:	2014      	movs	r0, #20
   82d38:	4b18      	ldr	r3, [pc, #96]	; (82d9c <board_init+0x17c>)
   82d3a:	4798      	blx	r3
	ioport_disable_pin(MSD_CMD);
   82d3c:	2014      	movs	r0, #20
   82d3e:	4b18      	ldr	r3, [pc, #96]	; (82da0 <board_init+0x180>)
   82d40:	4798      	blx	r3
    ioport_set_pin_mode(MSD_CLK, IOPORT_MODE_MUX_A);
   82d42:	2100      	movs	r1, #0
   82d44:	2013      	movs	r0, #19
   82d46:	4b15      	ldr	r3, [pc, #84]	; (82d9c <board_init+0x17c>)
   82d48:	4798      	blx	r3
	ioport_disable_pin(MSD_CLK);
   82d4a:	2013      	movs	r0, #19
   82d4c:	4b14      	ldr	r3, [pc, #80]	; (82da0 <board_init+0x180>)
   82d4e:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA0, IOPORT_MODE_MUX_A);
   82d50:	2100      	movs	r1, #0
   82d52:	2015      	movs	r0, #21
   82d54:	4b11      	ldr	r3, [pc, #68]	; (82d9c <board_init+0x17c>)
   82d56:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA0);
   82d58:	2015      	movs	r0, #21
   82d5a:	4b11      	ldr	r3, [pc, #68]	; (82da0 <board_init+0x180>)
   82d5c:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA1, IOPORT_MODE_MUX_A);
   82d5e:	2100      	movs	r1, #0
   82d60:	2016      	movs	r0, #22
   82d62:	4b0e      	ldr	r3, [pc, #56]	; (82d9c <board_init+0x17c>)
   82d64:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA1);
   82d66:	2016      	movs	r0, #22
   82d68:	4b0d      	ldr	r3, [pc, #52]	; (82da0 <board_init+0x180>)
   82d6a:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA2, IOPORT_MODE_MUX_A);
   82d6c:	2100      	movs	r1, #0
   82d6e:	2017      	movs	r0, #23
   82d70:	4b0a      	ldr	r3, [pc, #40]	; (82d9c <board_init+0x17c>)
   82d72:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA2);
   82d74:	2017      	movs	r0, #23
   82d76:	4b0a      	ldr	r3, [pc, #40]	; (82da0 <board_init+0x180>)
   82d78:	4798      	blx	r3
    ioport_set_pin_mode(MSD_DATA3, IOPORT_MODE_MUX_A);
   82d7a:	2100      	movs	r1, #0
   82d7c:	2018      	movs	r0, #24
   82d7e:	4b07      	ldr	r3, [pc, #28]	; (82d9c <board_init+0x17c>)
   82d80:	4798      	blx	r3
	ioport_disable_pin(MSD_DATA3);
   82d82:	2018      	movs	r0, #24
   82d84:	4b06      	ldr	r3, [pc, #24]	; (82da0 <board_init+0x180>)
   82d86:	4798      	blx	r3
}
   82d88:	bf00      	nop
   82d8a:	bd80      	pop	{r7, pc}
   82d8c:	400e1a50 	.word	0x400e1a50
   82d90:	000829ed 	.word	0x000829ed
   82d94:	00082b31 	.word	0x00082b31
   82d98:	00082bb7 	.word	0x00082bb7
   82d9c:	00082a59 	.word	0x00082a59
   82da0:	00082a11 	.word	0x00082a11

00082da4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82da4:	b480      	push	{r7}
   82da6:	af00      	add	r7, sp, #0
	while (1) {
   82da8:	e7fe      	b.n	82da8 <Dummy_Handler+0x4>
	...

00082dac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82dac:	b580      	push	{r7, lr}
   82dae:	b082      	sub	sp, #8
   82db0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   82db2:	4b1e      	ldr	r3, [pc, #120]	; (82e2c <Reset_Handler+0x80>)
   82db4:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   82db6:	4b1e      	ldr	r3, [pc, #120]	; (82e30 <Reset_Handler+0x84>)
   82db8:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   82dba:	687a      	ldr	r2, [r7, #4]
   82dbc:	683b      	ldr	r3, [r7, #0]
   82dbe:	429a      	cmp	r2, r3
   82dc0:	d00c      	beq.n	82ddc <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   82dc2:	e007      	b.n	82dd4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   82dc4:	683b      	ldr	r3, [r7, #0]
   82dc6:	1d1a      	adds	r2, r3, #4
   82dc8:	603a      	str	r2, [r7, #0]
   82dca:	687a      	ldr	r2, [r7, #4]
   82dcc:	1d11      	adds	r1, r2, #4
   82dce:	6079      	str	r1, [r7, #4]
   82dd0:	6812      	ldr	r2, [r2, #0]
   82dd2:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
   82dd4:	683b      	ldr	r3, [r7, #0]
   82dd6:	4a17      	ldr	r2, [pc, #92]	; (82e34 <Reset_Handler+0x88>)
   82dd8:	4293      	cmp	r3, r2
   82dda:	d3f3      	bcc.n	82dc4 <Reset_Handler+0x18>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82ddc:	4b16      	ldr	r3, [pc, #88]	; (82e38 <Reset_Handler+0x8c>)
   82dde:	603b      	str	r3, [r7, #0]
   82de0:	e004      	b.n	82dec <Reset_Handler+0x40>
		*pDest++ = 0;
   82de2:	683b      	ldr	r3, [r7, #0]
   82de4:	1d1a      	adds	r2, r3, #4
   82de6:	603a      	str	r2, [r7, #0]
   82de8:	2200      	movs	r2, #0
   82dea:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
   82dec:	683b      	ldr	r3, [r7, #0]
   82dee:	4a13      	ldr	r2, [pc, #76]	; (82e3c <Reset_Handler+0x90>)
   82df0:	4293      	cmp	r3, r2
   82df2:	d3f6      	bcc.n	82de2 <Reset_Handler+0x36>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   82df4:	4b12      	ldr	r3, [pc, #72]	; (82e40 <Reset_Handler+0x94>)
   82df6:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82df8:	4a12      	ldr	r2, [pc, #72]	; (82e44 <Reset_Handler+0x98>)
   82dfa:	687b      	ldr	r3, [r7, #4]
   82dfc:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   82e00:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82e04:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82e06:	687b      	ldr	r3, [r7, #4]
   82e08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   82e0c:	d309      	bcc.n	82e22 <Reset_Handler+0x76>
   82e0e:	687b      	ldr	r3, [r7, #4]
   82e10:	4a0d      	ldr	r2, [pc, #52]	; (82e48 <Reset_Handler+0x9c>)
   82e12:	4293      	cmp	r3, r2
   82e14:	d805      	bhi.n	82e22 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82e16:	4a0b      	ldr	r2, [pc, #44]	; (82e44 <Reset_Handler+0x98>)
   82e18:	4b0a      	ldr	r3, [pc, #40]	; (82e44 <Reset_Handler+0x98>)
   82e1a:	689b      	ldr	r3, [r3, #8]
   82e1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82e20:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82e22:	4b0a      	ldr	r3, [pc, #40]	; (82e4c <Reset_Handler+0xa0>)
   82e24:	4798      	blx	r3

	/* Branch to main function */
	main();
   82e26:	4b0a      	ldr	r3, [pc, #40]	; (82e50 <Reset_Handler+0xa4>)
   82e28:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   82e2a:	e7fe      	b.n	82e2a <Reset_Handler+0x7e>
   82e2c:	000881ac 	.word	0x000881ac
   82e30:	20070000 	.word	0x20070000
   82e34:	20070b50 	.word	0x20070b50
   82e38:	20070b50 	.word	0x20070b50
   82e3c:	20071060 	.word	0x20071060
   82e40:	00080000 	.word	0x00080000
   82e44:	e000ed00 	.word	0xe000ed00
   82e48:	200fffff 	.word	0x200fffff
   82e4c:	000834b1 	.word	0x000834b1
   82e50:	00083225 	.word	0x00083225

00082e54 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   82e54:	b480      	push	{r7}
   82e56:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82e58:	4b57      	ldr	r3, [pc, #348]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82e5c:	f003 0303 	and.w	r3, r3, #3
   82e60:	2b03      	cmp	r3, #3
   82e62:	f200 808a 	bhi.w	82f7a <SystemCoreClockUpdate+0x126>
   82e66:	a201      	add	r2, pc, #4	; (adr r2, 82e6c <SystemCoreClockUpdate+0x18>)
   82e68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82e6c:	00082e7d 	.word	0x00082e7d
   82e70:	00082e9d 	.word	0x00082e9d
   82e74:	00082eed 	.word	0x00082eed
   82e78:	00082eed 	.word	0x00082eed
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82e7c:	4b4f      	ldr	r3, [pc, #316]	; (82fbc <SystemCoreClockUpdate+0x168>)
   82e7e:	695b      	ldr	r3, [r3, #20]
   82e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
   82e84:	2b00      	cmp	r3, #0
   82e86:	d004      	beq.n	82e92 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82e88:	4b4d      	ldr	r3, [pc, #308]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82e8a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82e8e:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   82e90:	e073      	b.n	82f7a <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82e92:	4b4b      	ldr	r3, [pc, #300]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82e94:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   82e98:	601a      	str	r2, [r3, #0]
		break;
   82e9a:	e06e      	b.n	82f7a <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82e9c:	4b46      	ldr	r3, [pc, #280]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82e9e:	6a1b      	ldr	r3, [r3, #32]
   82ea0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82ea4:	2b00      	cmp	r3, #0
   82ea6:	d003      	beq.n	82eb0 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82ea8:	4b45      	ldr	r3, [pc, #276]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82eaa:	4a46      	ldr	r2, [pc, #280]	; (82fc4 <SystemCoreClockUpdate+0x170>)
   82eac:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   82eae:	e064      	b.n	82f7a <SystemCoreClockUpdate+0x126>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82eb0:	4b43      	ldr	r3, [pc, #268]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82eb2:	4a45      	ldr	r2, [pc, #276]	; (82fc8 <SystemCoreClockUpdate+0x174>)
   82eb4:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82eb6:	4b40      	ldr	r3, [pc, #256]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82eb8:	6a1b      	ldr	r3, [r3, #32]
   82eba:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82ebe:	2b10      	cmp	r3, #16
   82ec0:	d004      	beq.n	82ecc <SystemCoreClockUpdate+0x78>
   82ec2:	2b20      	cmp	r3, #32
   82ec4:	d008      	beq.n	82ed8 <SystemCoreClockUpdate+0x84>
   82ec6:	2b00      	cmp	r3, #0
   82ec8:	d00e      	beq.n	82ee8 <SystemCoreClockUpdate+0x94>
				break;
   82eca:	e00e      	b.n	82eea <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 2U;
   82ecc:	4b3c      	ldr	r3, [pc, #240]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82ece:	681b      	ldr	r3, [r3, #0]
   82ed0:	005b      	lsls	r3, r3, #1
   82ed2:	4a3b      	ldr	r2, [pc, #236]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82ed4:	6013      	str	r3, [r2, #0]
				break;
   82ed6:	e008      	b.n	82eea <SystemCoreClockUpdate+0x96>
				SystemCoreClock *= 3U;
   82ed8:	4b39      	ldr	r3, [pc, #228]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82eda:	681a      	ldr	r2, [r3, #0]
   82edc:	4613      	mov	r3, r2
   82ede:	005b      	lsls	r3, r3, #1
   82ee0:	4413      	add	r3, r2
   82ee2:	4a37      	ldr	r2, [pc, #220]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82ee4:	6013      	str	r3, [r2, #0]
				break;
   82ee6:	e000      	b.n	82eea <SystemCoreClockUpdate+0x96>
				break;
   82ee8:	bf00      	nop
		break;
   82eea:	e046      	b.n	82f7a <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82eec:	4b32      	ldr	r3, [pc, #200]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82eee:	6a1b      	ldr	r3, [r3, #32]
   82ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   82ef4:	2b00      	cmp	r3, #0
   82ef6:	d003      	beq.n	82f00 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82ef8:	4b31      	ldr	r3, [pc, #196]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82efa:	4a32      	ldr	r2, [pc, #200]	; (82fc4 <SystemCoreClockUpdate+0x170>)
   82efc:	601a      	str	r2, [r3, #0]
   82efe:	e01c      	b.n	82f3a <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82f00:	4b2f      	ldr	r3, [pc, #188]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f02:	4a31      	ldr	r2, [pc, #196]	; (82fc8 <SystemCoreClockUpdate+0x174>)
   82f04:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82f06:	4b2c      	ldr	r3, [pc, #176]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82f08:	6a1b      	ldr	r3, [r3, #32]
   82f0a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82f0e:	2b10      	cmp	r3, #16
   82f10:	d004      	beq.n	82f1c <SystemCoreClockUpdate+0xc8>
   82f12:	2b20      	cmp	r3, #32
   82f14:	d008      	beq.n	82f28 <SystemCoreClockUpdate+0xd4>
   82f16:	2b00      	cmp	r3, #0
   82f18:	d00e      	beq.n	82f38 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   82f1a:	e00e      	b.n	82f3a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 2U;
   82f1c:	4b28      	ldr	r3, [pc, #160]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f1e:	681b      	ldr	r3, [r3, #0]
   82f20:	005b      	lsls	r3, r3, #1
   82f22:	4a27      	ldr	r2, [pc, #156]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f24:	6013      	str	r3, [r2, #0]
				break;
   82f26:	e008      	b.n	82f3a <SystemCoreClockUpdate+0xe6>
				SystemCoreClock *= 3U;
   82f28:	4b25      	ldr	r3, [pc, #148]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f2a:	681a      	ldr	r2, [r3, #0]
   82f2c:	4613      	mov	r3, r2
   82f2e:	005b      	lsls	r3, r3, #1
   82f30:	4413      	add	r3, r2
   82f32:	4a23      	ldr	r2, [pc, #140]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f34:	6013      	str	r3, [r2, #0]
				break;
   82f36:	e000      	b.n	82f3a <SystemCoreClockUpdate+0xe6>
				break;
   82f38:	bf00      	nop
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82f3a:	4b1f      	ldr	r3, [pc, #124]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82f3e:	f003 0303 	and.w	r3, r3, #3
   82f42:	2b02      	cmp	r3, #2
   82f44:	d115      	bne.n	82f72 <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82f46:	4b1c      	ldr	r3, [pc, #112]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   82f4a:	0c1b      	lsrs	r3, r3, #16
   82f4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   82f50:	3301      	adds	r3, #1
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82f52:	4a1b      	ldr	r2, [pc, #108]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f54:	6812      	ldr	r2, [r2, #0]
   82f56:	fb02 f303 	mul.w	r3, r2, r3
   82f5a:	4a19      	ldr	r2, [pc, #100]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f5c:	6013      	str	r3, [r2, #0]
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82f5e:	4b16      	ldr	r3, [pc, #88]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   82f62:	b2db      	uxtb	r3, r3
   82f64:	4a16      	ldr	r2, [pc, #88]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f66:	6812      	ldr	r2, [r2, #0]
   82f68:	fbb2 f3f3 	udiv	r3, r2, r3
   82f6c:	4a14      	ldr	r2, [pc, #80]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f6e:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   82f70:	e002      	b.n	82f78 <SystemCoreClockUpdate+0x124>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82f72:	4b13      	ldr	r3, [pc, #76]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f74:	4a15      	ldr	r2, [pc, #84]	; (82fcc <SystemCoreClockUpdate+0x178>)
   82f76:	601a      	str	r2, [r3, #0]
		break;
   82f78:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82f7a:	4b0f      	ldr	r3, [pc, #60]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82f7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82f82:	2b70      	cmp	r3, #112	; 0x70
   82f84:	d108      	bne.n	82f98 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   82f86:	4b0e      	ldr	r3, [pc, #56]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f88:	681b      	ldr	r3, [r3, #0]
   82f8a:	4a11      	ldr	r2, [pc, #68]	; (82fd0 <SystemCoreClockUpdate+0x17c>)
   82f8c:	fba2 2303 	umull	r2, r3, r2, r3
   82f90:	085b      	lsrs	r3, r3, #1
   82f92:	4a0b      	ldr	r2, [pc, #44]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82f94:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   82f96:	e00a      	b.n	82fae <SystemCoreClockUpdate+0x15a>
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82f98:	4b07      	ldr	r3, [pc, #28]	; (82fb8 <SystemCoreClockUpdate+0x164>)
   82f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82f9c:	091b      	lsrs	r3, r3, #4
   82f9e:	f003 0307 	and.w	r3, r3, #7
   82fa2:	4a07      	ldr	r2, [pc, #28]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82fa4:	6812      	ldr	r2, [r2, #0]
   82fa6:	fa22 f303 	lsr.w	r3, r2, r3
   82faa:	4a05      	ldr	r2, [pc, #20]	; (82fc0 <SystemCoreClockUpdate+0x16c>)
   82fac:	6013      	str	r3, [r2, #0]
}
   82fae:	bf00      	nop
   82fb0:	46bd      	mov	sp, r7
   82fb2:	bc80      	pop	{r7}
   82fb4:	4770      	bx	lr
   82fb6:	bf00      	nop
   82fb8:	400e0600 	.word	0x400e0600
   82fbc:	400e1a10 	.word	0x400e1a10
   82fc0:	20070198 	.word	0x20070198
   82fc4:	00b71b00 	.word	0x00b71b00
   82fc8:	003d0900 	.word	0x003d0900
   82fcc:	0e4e1c00 	.word	0x0e4e1c00
   82fd0:	aaaaaaab 	.word	0xaaaaaaab

00082fd4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   82fd4:	b480      	push	{r7}
   82fd6:	b085      	sub	sp, #20
   82fd8:	af00      	add	r7, sp, #0
   82fda:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
   82fdc:	4b10      	ldr	r3, [pc, #64]	; (83020 <_sbrk+0x4c>)
   82fde:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
   82fe0:	4b10      	ldr	r3, [pc, #64]	; (83024 <_sbrk+0x50>)
   82fe2:	681b      	ldr	r3, [r3, #0]
   82fe4:	2b00      	cmp	r3, #0
   82fe6:	d102      	bne.n	82fee <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
   82fe8:	4b0e      	ldr	r3, [pc, #56]	; (83024 <_sbrk+0x50>)
   82fea:	4a0f      	ldr	r2, [pc, #60]	; (83028 <_sbrk+0x54>)
   82fec:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82fee:	4b0d      	ldr	r3, [pc, #52]	; (83024 <_sbrk+0x50>)
   82ff0:	681b      	ldr	r3, [r3, #0]
   82ff2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
   82ff4:	68ba      	ldr	r2, [r7, #8]
   82ff6:	687b      	ldr	r3, [r7, #4]
   82ff8:	441a      	add	r2, r3
   82ffa:	68fb      	ldr	r3, [r7, #12]
   82ffc:	429a      	cmp	r2, r3
   82ffe:	dd02      	ble.n	83006 <_sbrk+0x32>
		return (caddr_t) -1;	
   83000:	f04f 33ff 	mov.w	r3, #4294967295
   83004:	e006      	b.n	83014 <_sbrk+0x40>
	}

	heap += incr;
   83006:	4b07      	ldr	r3, [pc, #28]	; (83024 <_sbrk+0x50>)
   83008:	681a      	ldr	r2, [r3, #0]
   8300a:	687b      	ldr	r3, [r7, #4]
   8300c:	4413      	add	r3, r2
   8300e:	4a05      	ldr	r2, [pc, #20]	; (83024 <_sbrk+0x50>)
   83010:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   83012:	68bb      	ldr	r3, [r7, #8]
}
   83014:	4618      	mov	r0, r3
   83016:	3714      	adds	r7, #20
   83018:	46bd      	mov	sp, r7
   8301a:	bc80      	pop	{r7}
   8301c:	4770      	bx	lr
   8301e:	bf00      	nop
   83020:	20087ffc 	.word	0x20087ffc
   83024:	20070fac 	.word	0x20070fac
   83028:	20073060 	.word	0x20073060

0008302c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   8302c:	b480      	push	{r7}
   8302e:	b083      	sub	sp, #12
   83030:	af00      	add	r7, sp, #0
   83032:	4603      	mov	r3, r0
   83034:	6039      	str	r1, [r7, #0]
   83036:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   83038:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8303c:	2b00      	cmp	r3, #0
   8303e:	da0b      	bge.n	83058 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   83040:	490d      	ldr	r1, [pc, #52]	; (83078 <NVIC_SetPriority+0x4c>)
   83042:	79fb      	ldrb	r3, [r7, #7]
   83044:	f003 030f 	and.w	r3, r3, #15
   83048:	3b04      	subs	r3, #4
   8304a:	683a      	ldr	r2, [r7, #0]
   8304c:	b2d2      	uxtb	r2, r2
   8304e:	0112      	lsls	r2, r2, #4
   83050:	b2d2      	uxtb	r2, r2
   83052:	440b      	add	r3, r1
   83054:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   83056:	e009      	b.n	8306c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   83058:	4908      	ldr	r1, [pc, #32]	; (8307c <NVIC_SetPriority+0x50>)
   8305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8305e:	683a      	ldr	r2, [r7, #0]
   83060:	b2d2      	uxtb	r2, r2
   83062:	0112      	lsls	r2, r2, #4
   83064:	b2d2      	uxtb	r2, r2
   83066:	440b      	add	r3, r1
   83068:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   8306c:	bf00      	nop
   8306e:	370c      	adds	r7, #12
   83070:	46bd      	mov	sp, r7
   83072:	bc80      	pop	{r7}
   83074:	4770      	bx	lr
   83076:	bf00      	nop
   83078:	e000ed00 	.word	0xe000ed00
   8307c:	e000e100 	.word	0xe000e100

00083080 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
   83080:	b580      	push	{r7, lr}
   83082:	b082      	sub	sp, #8
   83084:	af00      	add	r7, sp, #0
   83086:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
   83088:	687b      	ldr	r3, [r7, #4]
   8308a:	3b01      	subs	r3, #1
   8308c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   83090:	d301      	bcc.n	83096 <SysTick_Config+0x16>
   83092:	2301      	movs	r3, #1
   83094:	e00f      	b.n	830b6 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
   83096:	4a0a      	ldr	r2, [pc, #40]	; (830c0 <SysTick_Config+0x40>)
   83098:	687b      	ldr	r3, [r7, #4]
   8309a:	3b01      	subs	r3, #1
   8309c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
   8309e:	210f      	movs	r1, #15
   830a0:	f04f 30ff 	mov.w	r0, #4294967295
   830a4:	4b07      	ldr	r3, [pc, #28]	; (830c4 <SysTick_Config+0x44>)
   830a6:	4798      	blx	r3
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
   830a8:	4b05      	ldr	r3, [pc, #20]	; (830c0 <SysTick_Config+0x40>)
   830aa:	2200      	movs	r2, #0
   830ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
   830ae:	4b04      	ldr	r3, [pc, #16]	; (830c0 <SysTick_Config+0x40>)
   830b0:	2207      	movs	r2, #7
   830b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
   830b4:	2300      	movs	r3, #0
}
   830b6:	4618      	mov	r0, r3
   830b8:	3708      	adds	r7, #8
   830ba:	46bd      	mov	sp, r7
   830bc:	bd80      	pop	{r7, pc}
   830be:	bf00      	nop
   830c0:	e000e010 	.word	0xe000e010
   830c4:	0008302d 	.word	0x0008302d

000830c8 <osc_get_rate>:
{
   830c8:	b480      	push	{r7}
   830ca:	b083      	sub	sp, #12
   830cc:	af00      	add	r7, sp, #0
   830ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   830d0:	687b      	ldr	r3, [r7, #4]
   830d2:	2b07      	cmp	r3, #7
   830d4:	d825      	bhi.n	83122 <osc_get_rate+0x5a>
   830d6:	a201      	add	r2, pc, #4	; (adr r2, 830dc <osc_get_rate+0x14>)
   830d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   830dc:	000830fd 	.word	0x000830fd
   830e0:	00083103 	.word	0x00083103
   830e4:	00083109 	.word	0x00083109
   830e8:	0008310f 	.word	0x0008310f
   830ec:	00083113 	.word	0x00083113
   830f0:	00083117 	.word	0x00083117
   830f4:	0008311b 	.word	0x0008311b
   830f8:	0008311f 	.word	0x0008311f
		return OSC_SLCK_32K_RC_HZ;
   830fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   83100:	e010      	b.n	83124 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
   83102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83106:	e00d      	b.n	83124 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
   83108:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8310c:	e00a      	b.n	83124 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
   8310e:	4b08      	ldr	r3, [pc, #32]	; (83130 <osc_get_rate+0x68>)
   83110:	e008      	b.n	83124 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
   83112:	4b08      	ldr	r3, [pc, #32]	; (83134 <osc_get_rate+0x6c>)
   83114:	e006      	b.n	83124 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
   83116:	4b08      	ldr	r3, [pc, #32]	; (83138 <osc_get_rate+0x70>)
   83118:	e004      	b.n	83124 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
   8311a:	4b07      	ldr	r3, [pc, #28]	; (83138 <osc_get_rate+0x70>)
   8311c:	e002      	b.n	83124 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
   8311e:	4b06      	ldr	r3, [pc, #24]	; (83138 <osc_get_rate+0x70>)
   83120:	e000      	b.n	83124 <osc_get_rate+0x5c>
	return 0;
   83122:	2300      	movs	r3, #0
}
   83124:	4618      	mov	r0, r3
   83126:	370c      	adds	r7, #12
   83128:	46bd      	mov	sp, r7
   8312a:	bc80      	pop	{r7}
   8312c:	4770      	bx	lr
   8312e:	bf00      	nop
   83130:	003d0900 	.word	0x003d0900
   83134:	007a1200 	.word	0x007a1200
   83138:	00b71b00 	.word	0x00b71b00

0008313c <sysclk_get_main_hz>:
{
   8313c:	b580      	push	{r7, lr}
   8313e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
   83140:	2006      	movs	r0, #6
   83142:	4b04      	ldr	r3, [pc, #16]	; (83154 <sysclk_get_main_hz+0x18>)
   83144:	4798      	blx	r3
   83146:	4602      	mov	r2, r0
   83148:	4613      	mov	r3, r2
   8314a:	00db      	lsls	r3, r3, #3
   8314c:	1a9b      	subs	r3, r3, r2
   8314e:	005b      	lsls	r3, r3, #1
}
   83150:	4618      	mov	r0, r3
   83152:	bd80      	pop	{r7, pc}
   83154:	000830c9 	.word	0x000830c9

00083158 <sysclk_get_cpu_hz>:
{
   83158:	b580      	push	{r7, lr}
   8315a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
   8315c:	4b02      	ldr	r3, [pc, #8]	; (83168 <sysclk_get_cpu_hz+0x10>)
   8315e:	4798      	blx	r3
   83160:	4603      	mov	r3, r0
   83162:	085b      	lsrs	r3, r3, #1
}
   83164:	4618      	mov	r0, r3
   83166:	bd80      	pop	{r7, pc}
   83168:	0008313d 	.word	0x0008313d

0008316c <ioport_set_pin_level>:
{
   8316c:	b480      	push	{r7}
   8316e:	b08b      	sub	sp, #44	; 0x2c
   83170:	af00      	add	r7, sp, #0
   83172:	6078      	str	r0, [r7, #4]
   83174:	460b      	mov	r3, r1
   83176:	70fb      	strb	r3, [r7, #3]
   83178:	687b      	ldr	r3, [r7, #4]
   8317a:	627b      	str	r3, [r7, #36]	; 0x24
   8317c:	78fb      	ldrb	r3, [r7, #3]
   8317e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   83182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   83184:	61fb      	str	r3, [r7, #28]
   83186:	69fb      	ldr	r3, [r7, #28]
   83188:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
   8318a:	69bb      	ldr	r3, [r7, #24]
   8318c:	095b      	lsrs	r3, r3, #5
   8318e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   83190:	697b      	ldr	r3, [r7, #20]
   83192:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83196:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8319a:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
   8319c:	613b      	str	r3, [r7, #16]
	if (level) {
   8319e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   831a2:	2b00      	cmp	r3, #0
   831a4:	d009      	beq.n	831ba <ioport_set_pin_level+0x4e>
   831a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   831a8:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   831aa:	68fb      	ldr	r3, [r7, #12]
   831ac:	f003 031f 	and.w	r3, r3, #31
   831b0:	2201      	movs	r2, #1
   831b2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   831b4:	693b      	ldr	r3, [r7, #16]
   831b6:	631a      	str	r2, [r3, #48]	; 0x30
}
   831b8:	e008      	b.n	831cc <ioport_set_pin_level+0x60>
   831ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   831bc:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
   831be:	68bb      	ldr	r3, [r7, #8]
   831c0:	f003 031f 	and.w	r3, r3, #31
   831c4:	2201      	movs	r2, #1
   831c6:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   831c8:	693b      	ldr	r3, [r7, #16]
   831ca:	635a      	str	r2, [r3, #52]	; 0x34
   831cc:	bf00      	nop
   831ce:	372c      	adds	r7, #44	; 0x2c
   831d0:	46bd      	mov	sp, r7
   831d2:	bc80      	pop	{r7}
   831d4:	4770      	bx	lr

000831d6 <ioport_get_pin_level>:
{
   831d6:	b480      	push	{r7}
   831d8:	b089      	sub	sp, #36	; 0x24
   831da:	af00      	add	r7, sp, #0
   831dc:	6078      	str	r0, [r7, #4]
   831de:	687b      	ldr	r3, [r7, #4]
   831e0:	61fb      	str	r3, [r7, #28]
   831e2:	69fb      	ldr	r3, [r7, #28]
   831e4:	61bb      	str	r3, [r7, #24]
   831e6:	69bb      	ldr	r3, [r7, #24]
   831e8:	617b      	str	r3, [r7, #20]
	return pin >> 5;
   831ea:	697b      	ldr	r3, [r7, #20]
   831ec:	095b      	lsrs	r3, r3, #5
   831ee:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   831f0:	693b      	ldr	r3, [r7, #16]
   831f2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   831f6:	f203 7307 	addw	r3, r3, #1799	; 0x707
   831fa:	025b      	lsls	r3, r3, #9
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   831fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   831fe:	69fb      	ldr	r3, [r7, #28]
   83200:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
   83202:	68fb      	ldr	r3, [r7, #12]
   83204:	f003 031f 	and.w	r3, r3, #31
   83208:	2101      	movs	r1, #1
   8320a:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8320e:	4013      	ands	r3, r2
   83210:	2b00      	cmp	r3, #0
   83212:	bf14      	ite	ne
   83214:	2301      	movne	r3, #1
   83216:	2300      	moveq	r3, #0
   83218:	b2db      	uxtb	r3, r3
}
   8321a:	4618      	mov	r0, r3
   8321c:	3724      	adds	r7, #36	; 0x24
   8321e:	46bd      	mov	sp, r7
   83220:	bc80      	pop	{r7}
   83222:	4770      	bx	lr

00083224 <main>:
FIL file_object;*/

void noOS_bootup_sequence(void);

int main(void)
{
   83224:	b580      	push	{r7, lr}
   83226:	b082      	sub	sp, #8
   83228:	af00      	add	r7, sp, #0
    event_t act_event;

    sysclk_init();
   8322a:	4b26      	ldr	r3, [pc, #152]	; (832c4 <main+0xa0>)
   8322c:	4798      	blx	r3
    board_init();
   8322e:	4b26      	ldr	r3, [pc, #152]	; (832c8 <main+0xa4>)
   83230:	4798      	blx	r3
    SysTick_Config(sysclk_get_cpu_hz() / 1000);
   83232:	4b26      	ldr	r3, [pc, #152]	; (832cc <main+0xa8>)
   83234:	4798      	blx	r3
   83236:	4602      	mov	r2, r0
   83238:	4b25      	ldr	r3, [pc, #148]	; (832d0 <main+0xac>)
   8323a:	fba3 2302 	umull	r2, r3, r3, r2
   8323e:	099b      	lsrs	r3, r3, #6
   83240:	4618      	mov	r0, r3
   83242:	4b24      	ldr	r3, [pc, #144]	; (832d4 <main+0xb0>)
   83244:	4798      	blx	r3
    
    //sd_mmc_init();
    
    spi_init();
   83246:	4b24      	ldr	r3, [pc, #144]	; (832d8 <main+0xb4>)
   83248:	4798      	blx	r3
    
    lcd_init();
   8324a:	4b24      	ldr	r3, [pc, #144]	; (832dc <main+0xb8>)
   8324c:	4798      	blx	r3
    bl_state = LCD_LIGHT_ON;
   8324e:	4b24      	ldr	r3, [pc, #144]	; (832e0 <main+0xbc>)
   83250:	2208      	movs	r2, #8
   83252:	701a      	strb	r2, [r3, #0]
    lcd_set_backlight(bl_state);
   83254:	4b22      	ldr	r3, [pc, #136]	; (832e0 <main+0xbc>)
   83256:	781b      	ldrb	r3, [r3, #0]
   83258:	4618      	mov	r0, r3
   8325a:	4b22      	ldr	r3, [pc, #136]	; (832e4 <main+0xc0>)
   8325c:	4798      	blx	r3
main_end_of_test:
        //printf("Please unplug the card.\n\r");
        //while (CTRL_NO_PRESENT != sd_mmc_check(0));
//    }*/
    
    noOS_bootup_sequence();
   8325e:	4b22      	ldr	r3, [pc, #136]	; (832e8 <main+0xc4>)
   83260:	4798      	blx	r3
    
    lcd_clear();
   83262:	4b22      	ldr	r3, [pc, #136]	; (832ec <main+0xc8>)
   83264:	4798      	blx	r3
    
    while (1)
    {
        update_comm();
   83266:	4b22      	ldr	r3, [pc, #136]	; (832f0 <main+0xcc>)
   83268:	4798      	blx	r3
        update_heartbeat();
   8326a:	4b22      	ldr	r3, [pc, #136]	; (832f4 <main+0xd0>)
   8326c:	4798      	blx	r3
        update_battery(0);
   8326e:	2000      	movs	r0, #0
   83270:	4b21      	ldr	r3, [pc, #132]	; (832f8 <main+0xd4>)
   83272:	4798      	blx	r3
        
        if (stm.ibit.heartbeat)
   83274:	4b21      	ldr	r3, [pc, #132]	; (832fc <main+0xd8>)
   83276:	781b      	ldrb	r3, [r3, #0]
   83278:	f003 0301 	and.w	r3, r3, #1
   8327c:	b2db      	uxtb	r3, r3
   8327e:	2b00      	cmp	r3, #0
   83280:	d004      	beq.n	8328c <main+0x68>
        {
            ioport_set_pin_level(LED_M2, 1);
   83282:	2101      	movs	r1, #1
   83284:	2068      	movs	r0, #104	; 0x68
   83286:	4b1e      	ldr	r3, [pc, #120]	; (83300 <main+0xdc>)
   83288:	4798      	blx	r3
   8328a:	e003      	b.n	83294 <main+0x70>
        }
        else
        {
            ioport_set_pin_level(LED_M2, 0);
   8328c:	2100      	movs	r1, #0
   8328e:	2068      	movs	r0, #104	; 0x68
   83290:	4b1b      	ldr	r3, [pc, #108]	; (83300 <main+0xdc>)
   83292:	4798      	blx	r3
        }
        
        act_event = button_events();
   83294:	4b1b      	ldr	r3, [pc, #108]	; (83304 <main+0xe0>)
   83296:	4798      	blx	r3
   83298:	4603      	mov	r3, r0
   8329a:	71fb      	strb	r3, [r7, #7]
        
        menu(act_event);
   8329c:	79fb      	ldrb	r3, [r7, #7]
   8329e:	4618      	mov	r0, r3
   832a0:	4b19      	ldr	r3, [pc, #100]	; (83308 <main+0xe4>)
   832a2:	4798      	blx	r3
        
        if (act_event == EVENT_BUTTON_MID_H)
   832a4:	79fb      	ldrb	r3, [r7, #7]
   832a6:	2b08      	cmp	r3, #8
   832a8:	d105      	bne.n	832b6 <main+0x92>
        {
            mts.ibit.button = 1;
   832aa:	4a18      	ldr	r2, [pc, #96]	; (8330c <main+0xe8>)
   832ac:	7813      	ldrb	r3, [r2, #0]
   832ae:	f043 0302 	orr.w	r3, r3, #2
   832b2:	7013      	strb	r3, [r2, #0]
   832b4:	e7d7      	b.n	83266 <main+0x42>
        }
        else
        {
            mts.ibit.button = 0;
   832b6:	4a15      	ldr	r2, [pc, #84]	; (8330c <main+0xe8>)
   832b8:	7813      	ldrb	r3, [r2, #0]
   832ba:	f36f 0341 	bfc	r3, #1, #1
   832be:	7013      	strb	r3, [r2, #0]
        update_comm();
   832c0:	e7d1      	b.n	83266 <main+0x42>
   832c2:	bf00      	nop
   832c4:	0008245d 	.word	0x0008245d
   832c8:	00082c21 	.word	0x00082c21
   832cc:	00083159 	.word	0x00083159
   832d0:	10624dd3 	.word	0x10624dd3
   832d4:	00083081 	.word	0x00083081
   832d8:	000805bd 	.word	0x000805bd
   832dc:	00080e5d 	.word	0x00080e5d
   832e0:	20070fb0 	.word	0x20070fb0
   832e4:	00080f39 	.word	0x00080f39
   832e8:	00083311 	.word	0x00083311
   832ec:	00080f6d 	.word	0x00080f6d
   832f0:	00081f05 	.word	0x00081f05
   832f4:	000820c5 	.word	0x000820c5
   832f8:	00081f4d 	.word	0x00081f4d
   832fc:	20070ff0 	.word	0x20070ff0
   83300:	0008316d 	.word	0x0008316d
   83304:	00081b51 	.word	0x00081b51
   83308:	00081681 	.word	0x00081681
   8330c:	20070fec 	.word	0x20070fec

00083310 <noOS_bootup_sequence>:
        }  
    }
}

void noOS_bootup_sequence(void)
{
   83310:	b580      	push	{r7, lr}
   83312:	b082      	sub	sp, #8
   83314:	af00      	add	r7, sp, #0
    while (ioport_get_pin_level(PB_MID))
   83316:	e072      	b.n	833fe <noOS_bootup_sequence+0xee>
    {
        if (getTicks() >= (ticks_blink_update + 800))
   83318:	4b59      	ldr	r3, [pc, #356]	; (83480 <noOS_bootup_sequence+0x170>)
   8331a:	4798      	blx	r3
   8331c:	4602      	mov	r2, r0
   8331e:	4b59      	ldr	r3, [pc, #356]	; (83484 <noOS_bootup_sequence+0x174>)
   83320:	681b      	ldr	r3, [r3, #0]
   83322:	f503 7348 	add.w	r3, r3, #800	; 0x320
   83326:	429a      	cmp	r2, r3
   83328:	d31a      	bcc.n	83360 <noOS_bootup_sequence+0x50>
        {
            ticks_blink_update = getTicks();
   8332a:	4b55      	ldr	r3, [pc, #340]	; (83480 <noOS_bootup_sequence+0x170>)
   8332c:	4798      	blx	r3
   8332e:	4602      	mov	r2, r0
   83330:	4b54      	ldr	r3, [pc, #336]	; (83484 <noOS_bootup_sequence+0x174>)
   83332:	601a      	str	r2, [r3, #0]
            
            if (blink_level)
   83334:	4b54      	ldr	r3, [pc, #336]	; (83488 <noOS_bootup_sequence+0x178>)
   83336:	781b      	ldrb	r3, [r3, #0]
   83338:	2b00      	cmp	r3, #0
   8333a:	d003      	beq.n	83344 <noOS_bootup_sequence+0x34>
            {
                blink_level = 0;
   8333c:	4b52      	ldr	r3, [pc, #328]	; (83488 <noOS_bootup_sequence+0x178>)
   8333e:	2200      	movs	r2, #0
   83340:	701a      	strb	r2, [r3, #0]
   83342:	e002      	b.n	8334a <noOS_bootup_sequence+0x3a>
            }
            else
            {
                blink_level = 1;
   83344:	4b50      	ldr	r3, [pc, #320]	; (83488 <noOS_bootup_sequence+0x178>)
   83346:	2201      	movs	r2, #1
   83348:	701a      	strb	r2, [r3, #0]
            }
            
            ioport_set_pin_level(LED_BAT, blink_level);
   8334a:	4b4f      	ldr	r3, [pc, #316]	; (83488 <noOS_bootup_sequence+0x178>)
   8334c:	781b      	ldrb	r3, [r3, #0]
   8334e:	2b00      	cmp	r3, #0
   83350:	bf14      	ite	ne
   83352:	2301      	movne	r3, #1
   83354:	2300      	moveq	r3, #0
   83356:	b2db      	uxtb	r3, r3
   83358:	4619      	mov	r1, r3
   8335a:	2066      	movs	r0, #102	; 0x66
   8335c:	4b4b      	ldr	r3, [pc, #300]	; (8348c <noOS_bootup_sequence+0x17c>)
   8335e:	4798      	blx	r3
        }
        
        if (getTicks() >= (ticks_dot_update + 500))
   83360:	4b47      	ldr	r3, [pc, #284]	; (83480 <noOS_bootup_sequence+0x170>)
   83362:	4798      	blx	r3
   83364:	4602      	mov	r2, r0
   83366:	4b4a      	ldr	r3, [pc, #296]	; (83490 <noOS_bootup_sequence+0x180>)
   83368:	681b      	ldr	r3, [r3, #0]
   8336a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
   8336e:	429a      	cmp	r2, r3
   83370:	d315      	bcc.n	8339e <noOS_bootup_sequence+0x8e>
        {
            ticks_dot_update = getTicks();
   83372:	4b43      	ldr	r3, [pc, #268]	; (83480 <noOS_bootup_sequence+0x170>)
   83374:	4798      	blx	r3
   83376:	4602      	mov	r2, r0
   83378:	4b45      	ldr	r3, [pc, #276]	; (83490 <noOS_bootup_sequence+0x180>)
   8337a:	601a      	str	r2, [r3, #0]
            
            if (dots < 3)
   8337c:	4b45      	ldr	r3, [pc, #276]	; (83494 <noOS_bootup_sequence+0x184>)
   8337e:	781b      	ldrb	r3, [r3, #0]
   83380:	2b02      	cmp	r3, #2
   83382:	d806      	bhi.n	83392 <noOS_bootup_sequence+0x82>
            {
                dots++;
   83384:	4b43      	ldr	r3, [pc, #268]	; (83494 <noOS_bootup_sequence+0x184>)
   83386:	781b      	ldrb	r3, [r3, #0]
   83388:	3301      	adds	r3, #1
   8338a:	b2da      	uxtb	r2, r3
   8338c:	4b41      	ldr	r3, [pc, #260]	; (83494 <noOS_bootup_sequence+0x184>)
   8338e:	701a      	strb	r2, [r3, #0]
   83390:	e002      	b.n	83398 <noOS_bootup_sequence+0x88>
            }
            else
            {
                dots = 0;
   83392:	4b40      	ldr	r3, [pc, #256]	; (83494 <noOS_bootup_sequence+0x184>)
   83394:	2200      	movs	r2, #0
   83396:	701a      	strb	r2, [r3, #0]
            }
            
            update_dots = 1;
   83398:	4b3f      	ldr	r3, [pc, #252]	; (83498 <noOS_bootup_sequence+0x188>)
   8339a:	2201      	movs	r2, #1
   8339c:	701a      	strb	r2, [r3, #0]
        }
        
        if (update_dots)
   8339e:	4b3e      	ldr	r3, [pc, #248]	; (83498 <noOS_bootup_sequence+0x188>)
   833a0:	781b      	ldrb	r3, [r3, #0]
   833a2:	2b00      	cmp	r3, #0
   833a4:	d02b      	beq.n	833fe <noOS_bootup_sequence+0xee>
        {
            update_dots = 0;
   833a6:	4b3c      	ldr	r3, [pc, #240]	; (83498 <noOS_bootup_sequence+0x188>)
   833a8:	2200      	movs	r2, #0
   833aa:	701a      	strb	r2, [r3, #0]
            
            switch (dots)
   833ac:	4b39      	ldr	r3, [pc, #228]	; (83494 <noOS_bootup_sequence+0x184>)
   833ae:	781b      	ldrb	r3, [r3, #0]
   833b0:	2b03      	cmp	r3, #3
   833b2:	d823      	bhi.n	833fc <noOS_bootup_sequence+0xec>
   833b4:	a201      	add	r2, pc, #4	; (adr r2, 833bc <noOS_bootup_sequence+0xac>)
   833b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   833ba:	bf00      	nop
   833bc:	000833cd 	.word	0x000833cd
   833c0:	000833d9 	.word	0x000833d9
   833c4:	000833e5 	.word	0x000833e5
   833c8:	000833f1 	.word	0x000833f1
            {
                case 0:
                lcd_print_s(2, 2, "booting noOS   ");
   833cc:	4a33      	ldr	r2, [pc, #204]	; (8349c <noOS_bootup_sequence+0x18c>)
   833ce:	2102      	movs	r1, #2
   833d0:	2002      	movs	r0, #2
   833d2:	4b33      	ldr	r3, [pc, #204]	; (834a0 <noOS_bootup_sequence+0x190>)
   833d4:	4798      	blx	r3
                break;
   833d6:	e012      	b.n	833fe <noOS_bootup_sequence+0xee>
                case 1:
                lcd_print_s(2, 14, ".");
   833d8:	4a32      	ldr	r2, [pc, #200]	; (834a4 <noOS_bootup_sequence+0x194>)
   833da:	210e      	movs	r1, #14
   833dc:	2002      	movs	r0, #2
   833de:	4b30      	ldr	r3, [pc, #192]	; (834a0 <noOS_bootup_sequence+0x190>)
   833e0:	4798      	blx	r3
                break;
   833e2:	e00c      	b.n	833fe <noOS_bootup_sequence+0xee>
                case 2:
                lcd_print_s(2, 15, ".");
   833e4:	4a2f      	ldr	r2, [pc, #188]	; (834a4 <noOS_bootup_sequence+0x194>)
   833e6:	210f      	movs	r1, #15
   833e8:	2002      	movs	r0, #2
   833ea:	4b2d      	ldr	r3, [pc, #180]	; (834a0 <noOS_bootup_sequence+0x190>)
   833ec:	4798      	blx	r3
                break;
   833ee:	e006      	b.n	833fe <noOS_bootup_sequence+0xee>
                case 3:
                lcd_print_s(2, 16, ".");
   833f0:	4a2c      	ldr	r2, [pc, #176]	; (834a4 <noOS_bootup_sequence+0x194>)
   833f2:	2110      	movs	r1, #16
   833f4:	2002      	movs	r0, #2
   833f6:	4b2a      	ldr	r3, [pc, #168]	; (834a0 <noOS_bootup_sequence+0x190>)
   833f8:	4798      	blx	r3
                break;
   833fa:	e000      	b.n	833fe <noOS_bootup_sequence+0xee>
                default:
                break;
   833fc:	bf00      	nop
    while (ioport_get_pin_level(PB_MID))
   833fe:	2062      	movs	r0, #98	; 0x62
   83400:	4b29      	ldr	r3, [pc, #164]	; (834a8 <noOS_bootup_sequence+0x198>)
   83402:	4798      	blx	r3
   83404:	4603      	mov	r3, r0
   83406:	2b00      	cmp	r3, #0
   83408:	d186      	bne.n	83318 <noOS_bootup_sequence+0x8>
            }
        }
    }
    
    for(int i = 0; i< 3; i++)
   8340a:	2300      	movs	r3, #0
   8340c:	607b      	str	r3, [r7, #4]
   8340e:	e030      	b.n	83472 <noOS_bootup_sequence+0x162>
    {
        ioport_set_pin_level(LED_ONBOARD, 1);
   83410:	2101      	movs	r1, #1
   83412:	206a      	movs	r0, #106	; 0x6a
   83414:	4b1d      	ldr	r3, [pc, #116]	; (8348c <noOS_bootup_sequence+0x17c>)
   83416:	4798      	blx	r3
        ioport_set_pin_level(LED_BAT, 1);
   83418:	2101      	movs	r1, #1
   8341a:	2066      	movs	r0, #102	; 0x66
   8341c:	4b1b      	ldr	r3, [pc, #108]	; (8348c <noOS_bootup_sequence+0x17c>)
   8341e:	4798      	blx	r3
        ioport_set_pin_level(LED_M1, 1);
   83420:	2101      	movs	r1, #1
   83422:	2067      	movs	r0, #103	; 0x67
   83424:	4b19      	ldr	r3, [pc, #100]	; (8348c <noOS_bootup_sequence+0x17c>)
   83426:	4798      	blx	r3
        ioport_set_pin_level(LED_M2, 1);
   83428:	2101      	movs	r1, #1
   8342a:	2068      	movs	r0, #104	; 0x68
   8342c:	4b17      	ldr	r3, [pc, #92]	; (8348c <noOS_bootup_sequence+0x17c>)
   8342e:	4798      	blx	r3
        ioport_set_pin_level(LED_M3, 1);
   83430:	2101      	movs	r1, #1
   83432:	2069      	movs	r0, #105	; 0x69
   83434:	4b15      	ldr	r3, [pc, #84]	; (8348c <noOS_bootup_sequence+0x17c>)
   83436:	4798      	blx	r3
        mdelay(100);
   83438:	2064      	movs	r0, #100	; 0x64
   8343a:	4b1c      	ldr	r3, [pc, #112]	; (834ac <noOS_bootup_sequence+0x19c>)
   8343c:	4798      	blx	r3
        ioport_set_pin_level(LED_ONBOARD, 0);
   8343e:	2100      	movs	r1, #0
   83440:	206a      	movs	r0, #106	; 0x6a
   83442:	4b12      	ldr	r3, [pc, #72]	; (8348c <noOS_bootup_sequence+0x17c>)
   83444:	4798      	blx	r3
        ioport_set_pin_level(LED_BAT, 0);
   83446:	2100      	movs	r1, #0
   83448:	2066      	movs	r0, #102	; 0x66
   8344a:	4b10      	ldr	r3, [pc, #64]	; (8348c <noOS_bootup_sequence+0x17c>)
   8344c:	4798      	blx	r3
        ioport_set_pin_level(LED_M1, 0);
   8344e:	2100      	movs	r1, #0
   83450:	2067      	movs	r0, #103	; 0x67
   83452:	4b0e      	ldr	r3, [pc, #56]	; (8348c <noOS_bootup_sequence+0x17c>)
   83454:	4798      	blx	r3
        ioport_set_pin_level(LED_M2, 0);
   83456:	2100      	movs	r1, #0
   83458:	2068      	movs	r0, #104	; 0x68
   8345a:	4b0c      	ldr	r3, [pc, #48]	; (8348c <noOS_bootup_sequence+0x17c>)
   8345c:	4798      	blx	r3
        ioport_set_pin_level(LED_M3, 0);
   8345e:	2100      	movs	r1, #0
   83460:	2069      	movs	r0, #105	; 0x69
   83462:	4b0a      	ldr	r3, [pc, #40]	; (8348c <noOS_bootup_sequence+0x17c>)
   83464:	4798      	blx	r3
        mdelay(100);
   83466:	2064      	movs	r0, #100	; 0x64
   83468:	4b10      	ldr	r3, [pc, #64]	; (834ac <noOS_bootup_sequence+0x19c>)
   8346a:	4798      	blx	r3
    for(int i = 0; i< 3; i++)
   8346c:	687b      	ldr	r3, [r7, #4]
   8346e:	3301      	adds	r3, #1
   83470:	607b      	str	r3, [r7, #4]
   83472:	687b      	ldr	r3, [r7, #4]
   83474:	2b02      	cmp	r3, #2
   83476:	ddcb      	ble.n	83410 <noOS_bootup_sequence+0x100>
    }
}
   83478:	bf00      	nop
   8347a:	3708      	adds	r7, #8
   8347c:	46bd      	mov	sp, r7
   8347e:	bd80      	pop	{r7, pc}
   83480:	00081ec5 	.word	0x00081ec5
   83484:	20071030 	.word	0x20071030
   83488:	2007102c 	.word	0x2007102c
   8348c:	0008316d 	.word	0x0008316d
   83490:	20071034 	.word	0x20071034
   83494:	20070fb1 	.word	0x20070fb1
   83498:	2007019c 	.word	0x2007019c
   8349c:	00087ee0 	.word	0x00087ee0
   834a0:	00080f8d 	.word	0x00080f8d
   834a4:	00087ef0 	.word	0x00087ef0
   834a8:	000831d7 	.word	0x000831d7
   834ac:	00081ed9 	.word	0x00081ed9

000834b0 <__libc_init_array>:
   834b0:	b570      	push	{r4, r5, r6, lr}
   834b2:	4e0f      	ldr	r6, [pc, #60]	; (834f0 <__libc_init_array+0x40>)
   834b4:	4d0f      	ldr	r5, [pc, #60]	; (834f4 <__libc_init_array+0x44>)
   834b6:	1b76      	subs	r6, r6, r5
   834b8:	10b6      	asrs	r6, r6, #2
   834ba:	bf18      	it	ne
   834bc:	2400      	movne	r4, #0
   834be:	d005      	beq.n	834cc <__libc_init_array+0x1c>
   834c0:	3401      	adds	r4, #1
   834c2:	f855 3b04 	ldr.w	r3, [r5], #4
   834c6:	4798      	blx	r3
   834c8:	42a6      	cmp	r6, r4
   834ca:	d1f9      	bne.n	834c0 <__libc_init_array+0x10>
   834cc:	4e0a      	ldr	r6, [pc, #40]	; (834f8 <__libc_init_array+0x48>)
   834ce:	4d0b      	ldr	r5, [pc, #44]	; (834fc <__libc_init_array+0x4c>)
   834d0:	f004 fe56 	bl	88180 <_init>
   834d4:	1b76      	subs	r6, r6, r5
   834d6:	10b6      	asrs	r6, r6, #2
   834d8:	bf18      	it	ne
   834da:	2400      	movne	r4, #0
   834dc:	d006      	beq.n	834ec <__libc_init_array+0x3c>
   834de:	3401      	adds	r4, #1
   834e0:	f855 3b04 	ldr.w	r3, [r5], #4
   834e4:	4798      	blx	r3
   834e6:	42a6      	cmp	r6, r4
   834e8:	d1f9      	bne.n	834de <__libc_init_array+0x2e>
   834ea:	bd70      	pop	{r4, r5, r6, pc}
   834ec:	bd70      	pop	{r4, r5, r6, pc}
   834ee:	bf00      	nop
   834f0:	0008818c 	.word	0x0008818c
   834f4:	0008818c 	.word	0x0008818c
   834f8:	00088194 	.word	0x00088194
   834fc:	0008818c 	.word	0x0008818c

00083500 <memcpy>:
   83500:	4684      	mov	ip, r0
   83502:	ea41 0300 	orr.w	r3, r1, r0
   83506:	f013 0303 	ands.w	r3, r3, #3
   8350a:	d149      	bne.n	835a0 <memcpy+0xa0>
   8350c:	3a40      	subs	r2, #64	; 0x40
   8350e:	d323      	bcc.n	83558 <memcpy+0x58>
   83510:	680b      	ldr	r3, [r1, #0]
   83512:	6003      	str	r3, [r0, #0]
   83514:	684b      	ldr	r3, [r1, #4]
   83516:	6043      	str	r3, [r0, #4]
   83518:	688b      	ldr	r3, [r1, #8]
   8351a:	6083      	str	r3, [r0, #8]
   8351c:	68cb      	ldr	r3, [r1, #12]
   8351e:	60c3      	str	r3, [r0, #12]
   83520:	690b      	ldr	r3, [r1, #16]
   83522:	6103      	str	r3, [r0, #16]
   83524:	694b      	ldr	r3, [r1, #20]
   83526:	6143      	str	r3, [r0, #20]
   83528:	698b      	ldr	r3, [r1, #24]
   8352a:	6183      	str	r3, [r0, #24]
   8352c:	69cb      	ldr	r3, [r1, #28]
   8352e:	61c3      	str	r3, [r0, #28]
   83530:	6a0b      	ldr	r3, [r1, #32]
   83532:	6203      	str	r3, [r0, #32]
   83534:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83536:	6243      	str	r3, [r0, #36]	; 0x24
   83538:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8353a:	6283      	str	r3, [r0, #40]	; 0x28
   8353c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8353e:	62c3      	str	r3, [r0, #44]	; 0x2c
   83540:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83542:	6303      	str	r3, [r0, #48]	; 0x30
   83544:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83546:	6343      	str	r3, [r0, #52]	; 0x34
   83548:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8354a:	6383      	str	r3, [r0, #56]	; 0x38
   8354c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8354e:	63c3      	str	r3, [r0, #60]	; 0x3c
   83550:	3040      	adds	r0, #64	; 0x40
   83552:	3140      	adds	r1, #64	; 0x40
   83554:	3a40      	subs	r2, #64	; 0x40
   83556:	d2db      	bcs.n	83510 <memcpy+0x10>
   83558:	3230      	adds	r2, #48	; 0x30
   8355a:	d30b      	bcc.n	83574 <memcpy+0x74>
   8355c:	680b      	ldr	r3, [r1, #0]
   8355e:	6003      	str	r3, [r0, #0]
   83560:	684b      	ldr	r3, [r1, #4]
   83562:	6043      	str	r3, [r0, #4]
   83564:	688b      	ldr	r3, [r1, #8]
   83566:	6083      	str	r3, [r0, #8]
   83568:	68cb      	ldr	r3, [r1, #12]
   8356a:	60c3      	str	r3, [r0, #12]
   8356c:	3010      	adds	r0, #16
   8356e:	3110      	adds	r1, #16
   83570:	3a10      	subs	r2, #16
   83572:	d2f3      	bcs.n	8355c <memcpy+0x5c>
   83574:	320c      	adds	r2, #12
   83576:	d305      	bcc.n	83584 <memcpy+0x84>
   83578:	f851 3b04 	ldr.w	r3, [r1], #4
   8357c:	f840 3b04 	str.w	r3, [r0], #4
   83580:	3a04      	subs	r2, #4
   83582:	d2f9      	bcs.n	83578 <memcpy+0x78>
   83584:	3204      	adds	r2, #4
   83586:	d008      	beq.n	8359a <memcpy+0x9a>
   83588:	07d2      	lsls	r2, r2, #31
   8358a:	bf1c      	itt	ne
   8358c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83590:	f800 3b01 	strbne.w	r3, [r0], #1
   83594:	d301      	bcc.n	8359a <memcpy+0x9a>
   83596:	880b      	ldrh	r3, [r1, #0]
   83598:	8003      	strh	r3, [r0, #0]
   8359a:	4660      	mov	r0, ip
   8359c:	4770      	bx	lr
   8359e:	bf00      	nop
   835a0:	2a08      	cmp	r2, #8
   835a2:	d313      	bcc.n	835cc <memcpy+0xcc>
   835a4:	078b      	lsls	r3, r1, #30
   835a6:	d0b1      	beq.n	8350c <memcpy+0xc>
   835a8:	f010 0303 	ands.w	r3, r0, #3
   835ac:	d0ae      	beq.n	8350c <memcpy+0xc>
   835ae:	f1c3 0304 	rsb	r3, r3, #4
   835b2:	1ad2      	subs	r2, r2, r3
   835b4:	07db      	lsls	r3, r3, #31
   835b6:	bf1c      	itt	ne
   835b8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   835bc:	f800 3b01 	strbne.w	r3, [r0], #1
   835c0:	d3a4      	bcc.n	8350c <memcpy+0xc>
   835c2:	f831 3b02 	ldrh.w	r3, [r1], #2
   835c6:	f820 3b02 	strh.w	r3, [r0], #2
   835ca:	e79f      	b.n	8350c <memcpy+0xc>
   835cc:	3a04      	subs	r2, #4
   835ce:	d3d9      	bcc.n	83584 <memcpy+0x84>
   835d0:	3a01      	subs	r2, #1
   835d2:	f811 3b01 	ldrb.w	r3, [r1], #1
   835d6:	f800 3b01 	strb.w	r3, [r0], #1
   835da:	d2f9      	bcs.n	835d0 <memcpy+0xd0>
   835dc:	780b      	ldrb	r3, [r1, #0]
   835de:	7003      	strb	r3, [r0, #0]
   835e0:	784b      	ldrb	r3, [r1, #1]
   835e2:	7043      	strb	r3, [r0, #1]
   835e4:	788b      	ldrb	r3, [r1, #2]
   835e6:	7083      	strb	r3, [r0, #2]
   835e8:	4660      	mov	r0, ip
   835ea:	4770      	bx	lr

000835ec <memset>:
   835ec:	b470      	push	{r4, r5, r6}
   835ee:	0786      	lsls	r6, r0, #30
   835f0:	d046      	beq.n	83680 <memset+0x94>
   835f2:	1e54      	subs	r4, r2, #1
   835f4:	2a00      	cmp	r2, #0
   835f6:	d041      	beq.n	8367c <memset+0x90>
   835f8:	b2ca      	uxtb	r2, r1
   835fa:	4603      	mov	r3, r0
   835fc:	e002      	b.n	83604 <memset+0x18>
   835fe:	f114 34ff 	adds.w	r4, r4, #4294967295
   83602:	d33b      	bcc.n	8367c <memset+0x90>
   83604:	f803 2b01 	strb.w	r2, [r3], #1
   83608:	079d      	lsls	r5, r3, #30
   8360a:	d1f8      	bne.n	835fe <memset+0x12>
   8360c:	2c03      	cmp	r4, #3
   8360e:	d92e      	bls.n	8366e <memset+0x82>
   83610:	b2cd      	uxtb	r5, r1
   83612:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83616:	2c0f      	cmp	r4, #15
   83618:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8361c:	d919      	bls.n	83652 <memset+0x66>
   8361e:	4626      	mov	r6, r4
   83620:	f103 0210 	add.w	r2, r3, #16
   83624:	3e10      	subs	r6, #16
   83626:	2e0f      	cmp	r6, #15
   83628:	f842 5c10 	str.w	r5, [r2, #-16]
   8362c:	f842 5c0c 	str.w	r5, [r2, #-12]
   83630:	f842 5c08 	str.w	r5, [r2, #-8]
   83634:	f842 5c04 	str.w	r5, [r2, #-4]
   83638:	f102 0210 	add.w	r2, r2, #16
   8363c:	d8f2      	bhi.n	83624 <memset+0x38>
   8363e:	f1a4 0210 	sub.w	r2, r4, #16
   83642:	f022 020f 	bic.w	r2, r2, #15
   83646:	f004 040f 	and.w	r4, r4, #15
   8364a:	3210      	adds	r2, #16
   8364c:	2c03      	cmp	r4, #3
   8364e:	4413      	add	r3, r2
   83650:	d90d      	bls.n	8366e <memset+0x82>
   83652:	461e      	mov	r6, r3
   83654:	4622      	mov	r2, r4
   83656:	3a04      	subs	r2, #4
   83658:	2a03      	cmp	r2, #3
   8365a:	f846 5b04 	str.w	r5, [r6], #4
   8365e:	d8fa      	bhi.n	83656 <memset+0x6a>
   83660:	1f22      	subs	r2, r4, #4
   83662:	f022 0203 	bic.w	r2, r2, #3
   83666:	3204      	adds	r2, #4
   83668:	4413      	add	r3, r2
   8366a:	f004 0403 	and.w	r4, r4, #3
   8366e:	b12c      	cbz	r4, 8367c <memset+0x90>
   83670:	b2c9      	uxtb	r1, r1
   83672:	441c      	add	r4, r3
   83674:	f803 1b01 	strb.w	r1, [r3], #1
   83678:	429c      	cmp	r4, r3
   8367a:	d1fb      	bne.n	83674 <memset+0x88>
   8367c:	bc70      	pop	{r4, r5, r6}
   8367e:	4770      	bx	lr
   83680:	4614      	mov	r4, r2
   83682:	4603      	mov	r3, r0
   83684:	e7c2      	b.n	8360c <memset+0x20>
   83686:	bf00      	nop

00083688 <sprintf>:
   83688:	b40e      	push	{r1, r2, r3}
   8368a:	4601      	mov	r1, r0
   8368c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8368e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   83692:	f44f 7702 	mov.w	r7, #520	; 0x208
   83696:	f64f 76ff 	movw	r6, #65535	; 0xffff
   8369a:	b09c      	sub	sp, #112	; 0x70
   8369c:	ac21      	add	r4, sp, #132	; 0x84
   8369e:	f854 2b04 	ldr.w	r2, [r4], #4
   836a2:	4b0b      	ldr	r3, [pc, #44]	; (836d0 <sprintf+0x48>)
   836a4:	9102      	str	r1, [sp, #8]
   836a6:	9106      	str	r1, [sp, #24]
   836a8:	6818      	ldr	r0, [r3, #0]
   836aa:	a902      	add	r1, sp, #8
   836ac:	4623      	mov	r3, r4
   836ae:	9401      	str	r4, [sp, #4]
   836b0:	f8ad 7014 	strh.w	r7, [sp, #20]
   836b4:	9504      	str	r5, [sp, #16]
   836b6:	9507      	str	r5, [sp, #28]
   836b8:	f8ad 6016 	strh.w	r6, [sp, #22]
   836bc:	f000 f838 	bl	83730 <_svfprintf_r>
   836c0:	2200      	movs	r2, #0
   836c2:	9b02      	ldr	r3, [sp, #8]
   836c4:	701a      	strb	r2, [r3, #0]
   836c6:	b01c      	add	sp, #112	; 0x70
   836c8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   836cc:	b003      	add	sp, #12
   836ce:	4770      	bx	lr
   836d0:	200701a0 	.word	0x200701a0

000836d4 <strlen>:
   836d4:	f020 0103 	bic.w	r1, r0, #3
   836d8:	f010 0003 	ands.w	r0, r0, #3
   836dc:	f1c0 0000 	rsb	r0, r0, #0
   836e0:	f851 3b04 	ldr.w	r3, [r1], #4
   836e4:	f100 0c04 	add.w	ip, r0, #4
   836e8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   836ec:	f06f 0200 	mvn.w	r2, #0
   836f0:	bf1c      	itt	ne
   836f2:	fa22 f20c 	lsrne.w	r2, r2, ip
   836f6:	4313      	orrne	r3, r2
   836f8:	f04f 0c01 	mov.w	ip, #1
   836fc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83700:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83704:	eba3 020c 	sub.w	r2, r3, ip
   83708:	ea22 0203 	bic.w	r2, r2, r3
   8370c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83710:	bf04      	itt	eq
   83712:	f851 3b04 	ldreq.w	r3, [r1], #4
   83716:	3004      	addeq	r0, #4
   83718:	d0f4      	beq.n	83704 <strlen+0x30>
   8371a:	f1c2 0100 	rsb	r1, r2, #0
   8371e:	ea02 0201 	and.w	r2, r2, r1
   83722:	fab2 f282 	clz	r2, r2
   83726:	f1c2 021f 	rsb	r2, r2, #31
   8372a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   8372e:	4770      	bx	lr

00083730 <_svfprintf_r>:
   83730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83734:	b0c3      	sub	sp, #268	; 0x10c
   83736:	460c      	mov	r4, r1
   83738:	910b      	str	r1, [sp, #44]	; 0x2c
   8373a:	4692      	mov	sl, r2
   8373c:	930f      	str	r3, [sp, #60]	; 0x3c
   8373e:	900c      	str	r0, [sp, #48]	; 0x30
   83740:	f002 fa56 	bl	85bf0 <_localeconv_r>
   83744:	6803      	ldr	r3, [r0, #0]
   83746:	4618      	mov	r0, r3
   83748:	931a      	str	r3, [sp, #104]	; 0x68
   8374a:	f7ff ffc3 	bl	836d4 <strlen>
   8374e:	89a3      	ldrh	r3, [r4, #12]
   83750:	9019      	str	r0, [sp, #100]	; 0x64
   83752:	0619      	lsls	r1, r3, #24
   83754:	d503      	bpl.n	8375e <_svfprintf_r+0x2e>
   83756:	6923      	ldr	r3, [r4, #16]
   83758:	2b00      	cmp	r3, #0
   8375a:	f001 8035 	beq.w	847c8 <_svfprintf_r+0x1098>
   8375e:	2300      	movs	r3, #0
   83760:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
   83764:	46c8      	mov	r8, r9
   83766:	9315      	str	r3, [sp, #84]	; 0x54
   83768:	9313      	str	r3, [sp, #76]	; 0x4c
   8376a:	9314      	str	r3, [sp, #80]	; 0x50
   8376c:	9318      	str	r3, [sp, #96]	; 0x60
   8376e:	931b      	str	r3, [sp, #108]	; 0x6c
   83770:	9309      	str	r3, [sp, #36]	; 0x24
   83772:	9316      	str	r3, [sp, #88]	; 0x58
   83774:	9317      	str	r3, [sp, #92]	; 0x5c
   83776:	9327      	str	r3, [sp, #156]	; 0x9c
   83778:	9326      	str	r3, [sp, #152]	; 0x98
   8377a:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
   8377e:	f89a 3000 	ldrb.w	r3, [sl]
   83782:	4654      	mov	r4, sl
   83784:	b1eb      	cbz	r3, 837c2 <_svfprintf_r+0x92>
   83786:	2b25      	cmp	r3, #37	; 0x25
   83788:	d102      	bne.n	83790 <_svfprintf_r+0x60>
   8378a:	e01a      	b.n	837c2 <_svfprintf_r+0x92>
   8378c:	2b25      	cmp	r3, #37	; 0x25
   8378e:	d003      	beq.n	83798 <_svfprintf_r+0x68>
   83790:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   83794:	2b00      	cmp	r3, #0
   83796:	d1f9      	bne.n	8378c <_svfprintf_r+0x5c>
   83798:	eba4 050a 	sub.w	r5, r4, sl
   8379c:	b18d      	cbz	r5, 837c2 <_svfprintf_r+0x92>
   8379e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   837a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   837a2:	3301      	adds	r3, #1
   837a4:	442a      	add	r2, r5
   837a6:	2b07      	cmp	r3, #7
   837a8:	f8c8 a000 	str.w	sl, [r8]
   837ac:	f8c8 5004 	str.w	r5, [r8, #4]
   837b0:	9227      	str	r2, [sp, #156]	; 0x9c
   837b2:	9326      	str	r3, [sp, #152]	; 0x98
   837b4:	f300 808a 	bgt.w	838cc <_svfprintf_r+0x19c>
   837b8:	f108 0808 	add.w	r8, r8, #8
   837bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   837be:	442b      	add	r3, r5
   837c0:	9309      	str	r3, [sp, #36]	; 0x24
   837c2:	7823      	ldrb	r3, [r4, #0]
   837c4:	2b00      	cmp	r3, #0
   837c6:	f000 8089 	beq.w	838dc <_svfprintf_r+0x1ac>
   837ca:	2300      	movs	r3, #0
   837cc:	f04f 30ff 	mov.w	r0, #4294967295
   837d0:	461a      	mov	r2, r3
   837d2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   837d6:	4619      	mov	r1, r3
   837d8:	930d      	str	r3, [sp, #52]	; 0x34
   837da:	469b      	mov	fp, r3
   837dc:	7863      	ldrb	r3, [r4, #1]
   837de:	f104 0a01 	add.w	sl, r4, #1
   837e2:	900a      	str	r0, [sp, #40]	; 0x28
   837e4:	f10a 0a01 	add.w	sl, sl, #1
   837e8:	f1a3 0020 	sub.w	r0, r3, #32
   837ec:	2858      	cmp	r0, #88	; 0x58
   837ee:	f200 83b7 	bhi.w	83f60 <_svfprintf_r+0x830>
   837f2:	e8df f010 	tbh	[pc, r0, lsl #1]
   837f6:	034c      	.short	0x034c
   837f8:	03b503b5 	.word	0x03b503b5
   837fc:	03b50354 	.word	0x03b50354
   83800:	03b503b5 	.word	0x03b503b5
   83804:	03b503b5 	.word	0x03b503b5
   83808:	005903b5 	.word	0x005903b5
   8380c:	03b50359 	.word	0x03b50359
   83810:	02140066 	.word	0x02140066
   83814:	022f03b5 	.word	0x022f03b5
   83818:	03a503a5 	.word	0x03a503a5
   8381c:	03a503a5 	.word	0x03a503a5
   83820:	03a503a5 	.word	0x03a503a5
   83824:	03a503a5 	.word	0x03a503a5
   83828:	03b503a5 	.word	0x03b503a5
   8382c:	03b503b5 	.word	0x03b503b5
   83830:	03b503b5 	.word	0x03b503b5
   83834:	03b503b5 	.word	0x03b503b5
   83838:	03b503b5 	.word	0x03b503b5
   8383c:	028b03b5 	.word	0x028b03b5
   83840:	03b502d3 	.word	0x03b502d3
   83844:	03b502d3 	.word	0x03b502d3
   83848:	03b503b5 	.word	0x03b503b5
   8384c:	031b03b5 	.word	0x031b03b5
   83850:	03b503b5 	.word	0x03b503b5
   83854:	03b50320 	.word	0x03b50320
   83858:	03b503b5 	.word	0x03b503b5
   8385c:	03b503b5 	.word	0x03b503b5
   83860:	03b50234 	.word	0x03b50234
   83864:	024b03b5 	.word	0x024b03b5
   83868:	03b503b5 	.word	0x03b503b5
   8386c:	03b503b5 	.word	0x03b503b5
   83870:	03b503b5 	.word	0x03b503b5
   83874:	03b503b5 	.word	0x03b503b5
   83878:	03b503b5 	.word	0x03b503b5
   8387c:	039e0276 	.word	0x039e0276
   83880:	02d302d3 	.word	0x02d302d3
   83884:	036302d3 	.word	0x036302d3
   83888:	03b5039e 	.word	0x03b5039e
   8388c:	036803b5 	.word	0x036803b5
   83890:	037503b5 	.word	0x037503b5
   83894:	038c01dd 	.word	0x038c01dd
   83898:	03b5035e 	.word	0x03b5035e
   8389c:	03b501f2 	.word	0x03b501f2
   838a0:	03b50087 	.word	0x03b50087
   838a4:	033203b5 	.word	0x033203b5
   838a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   838aa:	6823      	ldr	r3, [r4, #0]
   838ac:	4618      	mov	r0, r3
   838ae:	930d      	str	r3, [sp, #52]	; 0x34
   838b0:	4623      	mov	r3, r4
   838b2:	2800      	cmp	r0, #0
   838b4:	f103 0304 	add.w	r3, r3, #4
   838b8:	930f      	str	r3, [sp, #60]	; 0x3c
   838ba:	da04      	bge.n	838c6 <_svfprintf_r+0x196>
   838bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   838be:	425b      	negs	r3, r3
   838c0:	930d      	str	r3, [sp, #52]	; 0x34
   838c2:	f04b 0b04 	orr.w	fp, fp, #4
   838c6:	f89a 3000 	ldrb.w	r3, [sl]
   838ca:	e78b      	b.n	837e4 <_svfprintf_r+0xb4>
   838cc:	aa25      	add	r2, sp, #148	; 0x94
   838ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
   838d0:	980c      	ldr	r0, [sp, #48]	; 0x30
   838d2:	f002 ffa1 	bl	86818 <__ssprint_r>
   838d6:	b940      	cbnz	r0, 838ea <_svfprintf_r+0x1ba>
   838d8:	46c8      	mov	r8, r9
   838da:	e76f      	b.n	837bc <_svfprintf_r+0x8c>
   838dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
   838de:	b123      	cbz	r3, 838ea <_svfprintf_r+0x1ba>
   838e0:	980c      	ldr	r0, [sp, #48]	; 0x30
   838e2:	aa25      	add	r2, sp, #148	; 0x94
   838e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   838e6:	f002 ff97 	bl	86818 <__ssprint_r>
   838ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   838ec:	899b      	ldrh	r3, [r3, #12]
   838ee:	f013 0f40 	tst.w	r3, #64	; 0x40
   838f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   838f4:	bf18      	it	ne
   838f6:	f04f 33ff 	movne.w	r3, #4294967295
   838fa:	9309      	str	r3, [sp, #36]	; 0x24
   838fc:	9809      	ldr	r0, [sp, #36]	; 0x24
   838fe:	b043      	add	sp, #268	; 0x10c
   83900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83904:	f01b 0f20 	tst.w	fp, #32
   83908:	9311      	str	r3, [sp, #68]	; 0x44
   8390a:	f040 81af 	bne.w	83c6c <_svfprintf_r+0x53c>
   8390e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83910:	f01b 0f10 	tst.w	fp, #16
   83914:	4613      	mov	r3, r2
   83916:	f040 859a 	bne.w	8444e <_svfprintf_r+0xd1e>
   8391a:	f01b 0f40 	tst.w	fp, #64	; 0x40
   8391e:	f000 8596 	beq.w	8444e <_svfprintf_r+0xd1e>
   83922:	2500      	movs	r5, #0
   83924:	2301      	movs	r3, #1
   83926:	8814      	ldrh	r4, [r2, #0]
   83928:	3204      	adds	r2, #4
   8392a:	920f      	str	r2, [sp, #60]	; 0x3c
   8392c:	2200      	movs	r2, #0
   8392e:	4617      	mov	r7, r2
   83930:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
   83934:	990a      	ldr	r1, [sp, #40]	; 0x28
   83936:	1c4a      	adds	r2, r1, #1
   83938:	f000 8210 	beq.w	83d5c <_svfprintf_r+0x62c>
   8393c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
   83940:	9207      	str	r2, [sp, #28]
   83942:	ea54 0205 	orrs.w	r2, r4, r5
   83946:	f040 820f 	bne.w	83d68 <_svfprintf_r+0x638>
   8394a:	2900      	cmp	r1, #0
   8394c:	f040 8431 	bne.w	841b2 <_svfprintf_r+0xa82>
   83950:	2b00      	cmp	r3, #0
   83952:	f040 8539 	bne.w	843c8 <_svfprintf_r+0xc98>
   83956:	f01b 0301 	ands.w	r3, fp, #1
   8395a:	930e      	str	r3, [sp, #56]	; 0x38
   8395c:	f000 8662 	beq.w	84624 <_svfprintf_r+0xef4>
   83960:	2330      	movs	r3, #48	; 0x30
   83962:	ae42      	add	r6, sp, #264	; 0x108
   83964:	f806 3d41 	strb.w	r3, [r6, #-65]!
   83968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8396a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   8396c:	4293      	cmp	r3, r2
   8396e:	bfb8      	it	lt
   83970:	4613      	movlt	r3, r2
   83972:	9308      	str	r3, [sp, #32]
   83974:	2300      	movs	r3, #0
   83976:	9312      	str	r3, [sp, #72]	; 0x48
   83978:	b117      	cbz	r7, 83980 <_svfprintf_r+0x250>
   8397a:	9b08      	ldr	r3, [sp, #32]
   8397c:	3301      	adds	r3, #1
   8397e:	9308      	str	r3, [sp, #32]
   83980:	9b07      	ldr	r3, [sp, #28]
   83982:	f013 0302 	ands.w	r3, r3, #2
   83986:	9310      	str	r3, [sp, #64]	; 0x40
   83988:	d002      	beq.n	83990 <_svfprintf_r+0x260>
   8398a:	9b08      	ldr	r3, [sp, #32]
   8398c:	3302      	adds	r3, #2
   8398e:	9308      	str	r3, [sp, #32]
   83990:	9b07      	ldr	r3, [sp, #28]
   83992:	f013 0584 	ands.w	r5, r3, #132	; 0x84
   83996:	f040 8310 	bne.w	83fba <_svfprintf_r+0x88a>
   8399a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8399c:	9a08      	ldr	r2, [sp, #32]
   8399e:	eba3 0b02 	sub.w	fp, r3, r2
   839a2:	f1bb 0f00 	cmp.w	fp, #0
   839a6:	f340 8308 	ble.w	83fba <_svfprintf_r+0x88a>
   839aa:	f1bb 0f10 	cmp.w	fp, #16
   839ae:	f340 87b2 	ble.w	84916 <_svfprintf_r+0x11e6>
   839b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   839b4:	4643      	mov	r3, r8
   839b6:	4621      	mov	r1, r4
   839b8:	46a8      	mov	r8, r5
   839ba:	2710      	movs	r7, #16
   839bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
   839be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   839c0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   839c2:	e006      	b.n	839d2 <_svfprintf_r+0x2a2>
   839c4:	f1ab 0b10 	sub.w	fp, fp, #16
   839c8:	f1bb 0f10 	cmp.w	fp, #16
   839cc:	f103 0308 	add.w	r3, r3, #8
   839d0:	dd18      	ble.n	83a04 <_svfprintf_r+0x2d4>
   839d2:	3201      	adds	r2, #1
   839d4:	48ab      	ldr	r0, [pc, #684]	; (83c84 <_svfprintf_r+0x554>)
   839d6:	3110      	adds	r1, #16
   839d8:	2a07      	cmp	r2, #7
   839da:	9127      	str	r1, [sp, #156]	; 0x9c
   839dc:	9226      	str	r2, [sp, #152]	; 0x98
   839de:	e883 0081 	stmia.w	r3, {r0, r7}
   839e2:	ddef      	ble.n	839c4 <_svfprintf_r+0x294>
   839e4:	aa25      	add	r2, sp, #148	; 0x94
   839e6:	4629      	mov	r1, r5
   839e8:	4620      	mov	r0, r4
   839ea:	f002 ff15 	bl	86818 <__ssprint_r>
   839ee:	2800      	cmp	r0, #0
   839f0:	f47f af7b 	bne.w	838ea <_svfprintf_r+0x1ba>
   839f4:	f1ab 0b10 	sub.w	fp, fp, #16
   839f8:	f1bb 0f10 	cmp.w	fp, #16
   839fc:	464b      	mov	r3, r9
   839fe:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83a00:	9a26      	ldr	r2, [sp, #152]	; 0x98
   83a02:	dce6      	bgt.n	839d2 <_svfprintf_r+0x2a2>
   83a04:	4645      	mov	r5, r8
   83a06:	460c      	mov	r4, r1
   83a08:	4698      	mov	r8, r3
   83a0a:	3201      	adds	r2, #1
   83a0c:	4b9d      	ldr	r3, [pc, #628]	; (83c84 <_svfprintf_r+0x554>)
   83a0e:	445c      	add	r4, fp
   83a10:	2a07      	cmp	r2, #7
   83a12:	9427      	str	r4, [sp, #156]	; 0x9c
   83a14:	9226      	str	r2, [sp, #152]	; 0x98
   83a16:	e888 0808 	stmia.w	r8, {r3, fp}
   83a1a:	f300 82c3 	bgt.w	83fa4 <_svfprintf_r+0x874>
   83a1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83a22:	f108 0808 	add.w	r8, r8, #8
   83a26:	b187      	cbz	r7, 83a4a <_svfprintf_r+0x31a>
   83a28:	2101      	movs	r1, #1
   83a2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83a2c:	440c      	add	r4, r1
   83a2e:	440b      	add	r3, r1
   83a30:	f10d 0277 	add.w	r2, sp, #119	; 0x77
   83a34:	2b07      	cmp	r3, #7
   83a36:	9427      	str	r4, [sp, #156]	; 0x9c
   83a38:	9326      	str	r3, [sp, #152]	; 0x98
   83a3a:	f8c8 1004 	str.w	r1, [r8, #4]
   83a3e:	f8c8 2000 	str.w	r2, [r8]
   83a42:	f300 83cd 	bgt.w	841e0 <_svfprintf_r+0xab0>
   83a46:	f108 0808 	add.w	r8, r8, #8
   83a4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
   83a4c:	b17b      	cbz	r3, 83a6e <_svfprintf_r+0x33e>
   83a4e:	2102      	movs	r1, #2
   83a50:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83a52:	440c      	add	r4, r1
   83a54:	3301      	adds	r3, #1
   83a56:	aa1e      	add	r2, sp, #120	; 0x78
   83a58:	2b07      	cmp	r3, #7
   83a5a:	9427      	str	r4, [sp, #156]	; 0x9c
   83a5c:	9326      	str	r3, [sp, #152]	; 0x98
   83a5e:	f8c8 1004 	str.w	r1, [r8, #4]
   83a62:	f8c8 2000 	str.w	r2, [r8]
   83a66:	f300 8411 	bgt.w	8428c <_svfprintf_r+0xb5c>
   83a6a:	f108 0808 	add.w	r8, r8, #8
   83a6e:	2d80      	cmp	r5, #128	; 0x80
   83a70:	f000 8304 	beq.w	8407c <_svfprintf_r+0x94c>
   83a74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83a76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   83a78:	1a9f      	subs	r7, r3, r2
   83a7a:	2f00      	cmp	r7, #0
   83a7c:	dd37      	ble.n	83aee <_svfprintf_r+0x3be>
   83a7e:	2f10      	cmp	r7, #16
   83a80:	f340 8679 	ble.w	84776 <_svfprintf_r+0x1046>
   83a84:	4d80      	ldr	r5, [pc, #512]	; (83c88 <_svfprintf_r+0x558>)
   83a86:	4642      	mov	r2, r8
   83a88:	4621      	mov	r1, r4
   83a8a:	46b0      	mov	r8, r6
   83a8c:	f04f 0b10 	mov.w	fp, #16
   83a90:	462e      	mov	r6, r5
   83a92:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83a94:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   83a96:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83a98:	e004      	b.n	83aa4 <_svfprintf_r+0x374>
   83a9a:	3f10      	subs	r7, #16
   83a9c:	2f10      	cmp	r7, #16
   83a9e:	f102 0208 	add.w	r2, r2, #8
   83aa2:	dd15      	ble.n	83ad0 <_svfprintf_r+0x3a0>
   83aa4:	3301      	adds	r3, #1
   83aa6:	3110      	adds	r1, #16
   83aa8:	2b07      	cmp	r3, #7
   83aaa:	9127      	str	r1, [sp, #156]	; 0x9c
   83aac:	9326      	str	r3, [sp, #152]	; 0x98
   83aae:	e882 0840 	stmia.w	r2, {r6, fp}
   83ab2:	ddf2      	ble.n	83a9a <_svfprintf_r+0x36a>
   83ab4:	aa25      	add	r2, sp, #148	; 0x94
   83ab6:	4629      	mov	r1, r5
   83ab8:	4620      	mov	r0, r4
   83aba:	f002 fead 	bl	86818 <__ssprint_r>
   83abe:	2800      	cmp	r0, #0
   83ac0:	f47f af13 	bne.w	838ea <_svfprintf_r+0x1ba>
   83ac4:	3f10      	subs	r7, #16
   83ac6:	2f10      	cmp	r7, #16
   83ac8:	464a      	mov	r2, r9
   83aca:	9927      	ldr	r1, [sp, #156]	; 0x9c
   83acc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83ace:	dce9      	bgt.n	83aa4 <_svfprintf_r+0x374>
   83ad0:	4635      	mov	r5, r6
   83ad2:	460c      	mov	r4, r1
   83ad4:	4646      	mov	r6, r8
   83ad6:	4690      	mov	r8, r2
   83ad8:	3301      	adds	r3, #1
   83ada:	443c      	add	r4, r7
   83adc:	2b07      	cmp	r3, #7
   83ade:	9427      	str	r4, [sp, #156]	; 0x9c
   83ae0:	9326      	str	r3, [sp, #152]	; 0x98
   83ae2:	e888 00a0 	stmia.w	r8, {r5, r7}
   83ae6:	f300 8370 	bgt.w	841ca <_svfprintf_r+0xa9a>
   83aea:	f108 0808 	add.w	r8, r8, #8
   83aee:	9b07      	ldr	r3, [sp, #28]
   83af0:	05df      	lsls	r7, r3, #23
   83af2:	f100 8264 	bmi.w	83fbe <_svfprintf_r+0x88e>
   83af6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83af8:	990e      	ldr	r1, [sp, #56]	; 0x38
   83afa:	3301      	adds	r3, #1
   83afc:	440c      	add	r4, r1
   83afe:	2b07      	cmp	r3, #7
   83b00:	9427      	str	r4, [sp, #156]	; 0x9c
   83b02:	f8c8 6000 	str.w	r6, [r8]
   83b06:	f8c8 1004 	str.w	r1, [r8, #4]
   83b0a:	9326      	str	r3, [sp, #152]	; 0x98
   83b0c:	f300 83b3 	bgt.w	84276 <_svfprintf_r+0xb46>
   83b10:	f108 0808 	add.w	r8, r8, #8
   83b14:	9b07      	ldr	r3, [sp, #28]
   83b16:	075b      	lsls	r3, r3, #29
   83b18:	d53b      	bpl.n	83b92 <_svfprintf_r+0x462>
   83b1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   83b1c:	9a08      	ldr	r2, [sp, #32]
   83b1e:	1a9d      	subs	r5, r3, r2
   83b20:	2d00      	cmp	r5, #0
   83b22:	dd36      	ble.n	83b92 <_svfprintf_r+0x462>
   83b24:	2d10      	cmp	r5, #16
   83b26:	f340 8721 	ble.w	8496c <_svfprintf_r+0x123c>
   83b2a:	2610      	movs	r6, #16
   83b2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83b2e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   83b30:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   83b34:	e004      	b.n	83b40 <_svfprintf_r+0x410>
   83b36:	3d10      	subs	r5, #16
   83b38:	2d10      	cmp	r5, #16
   83b3a:	f108 0808 	add.w	r8, r8, #8
   83b3e:	dd16      	ble.n	83b6e <_svfprintf_r+0x43e>
   83b40:	3301      	adds	r3, #1
   83b42:	4a50      	ldr	r2, [pc, #320]	; (83c84 <_svfprintf_r+0x554>)
   83b44:	3410      	adds	r4, #16
   83b46:	2b07      	cmp	r3, #7
   83b48:	9427      	str	r4, [sp, #156]	; 0x9c
   83b4a:	9326      	str	r3, [sp, #152]	; 0x98
   83b4c:	e888 0044 	stmia.w	r8, {r2, r6}
   83b50:	ddf1      	ble.n	83b36 <_svfprintf_r+0x406>
   83b52:	aa25      	add	r2, sp, #148	; 0x94
   83b54:	4659      	mov	r1, fp
   83b56:	4638      	mov	r0, r7
   83b58:	f002 fe5e 	bl	86818 <__ssprint_r>
   83b5c:	2800      	cmp	r0, #0
   83b5e:	f47f aec4 	bne.w	838ea <_svfprintf_r+0x1ba>
   83b62:	3d10      	subs	r5, #16
   83b64:	2d10      	cmp	r5, #16
   83b66:	46c8      	mov	r8, r9
   83b68:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83b6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83b6c:	dce8      	bgt.n	83b40 <_svfprintf_r+0x410>
   83b6e:	3301      	adds	r3, #1
   83b70:	4a44      	ldr	r2, [pc, #272]	; (83c84 <_svfprintf_r+0x554>)
   83b72:	442c      	add	r4, r5
   83b74:	2b07      	cmp	r3, #7
   83b76:	9427      	str	r4, [sp, #156]	; 0x9c
   83b78:	9326      	str	r3, [sp, #152]	; 0x98
   83b7a:	e888 0024 	stmia.w	r8, {r2, r5}
   83b7e:	dd08      	ble.n	83b92 <_svfprintf_r+0x462>
   83b80:	aa25      	add	r2, sp, #148	; 0x94
   83b82:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83b84:	980c      	ldr	r0, [sp, #48]	; 0x30
   83b86:	f002 fe47 	bl	86818 <__ssprint_r>
   83b8a:	2800      	cmp	r0, #0
   83b8c:	f47f aead 	bne.w	838ea <_svfprintf_r+0x1ba>
   83b90:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83b94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   83b96:	9908      	ldr	r1, [sp, #32]
   83b98:	428a      	cmp	r2, r1
   83b9a:	bfac      	ite	ge
   83b9c:	189b      	addge	r3, r3, r2
   83b9e:	185b      	addlt	r3, r3, r1
   83ba0:	9309      	str	r3, [sp, #36]	; 0x24
   83ba2:	2c00      	cmp	r4, #0
   83ba4:	f040 82fb 	bne.w	8419e <_svfprintf_r+0xa6e>
   83ba8:	2300      	movs	r3, #0
   83baa:	46c8      	mov	r8, r9
   83bac:	9326      	str	r3, [sp, #152]	; 0x98
   83bae:	e5e6      	b.n	8377e <_svfprintf_r+0x4e>
   83bb0:	9311      	str	r3, [sp, #68]	; 0x44
   83bb2:	f01b 0320 	ands.w	r3, fp, #32
   83bb6:	f040 8145 	bne.w	83e44 <_svfprintf_r+0x714>
   83bba:	f01b 0210 	ands.w	r2, fp, #16
   83bbe:	f040 8466 	bne.w	8448e <_svfprintf_r+0xd5e>
   83bc2:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
   83bc6:	f000 8462 	beq.w	8448e <_svfprintf_r+0xd5e>
   83bca:	990f      	ldr	r1, [sp, #60]	; 0x3c
   83bcc:	4613      	mov	r3, r2
   83bce:	460a      	mov	r2, r1
   83bd0:	3204      	adds	r2, #4
   83bd2:	880c      	ldrh	r4, [r1, #0]
   83bd4:	2500      	movs	r5, #0
   83bd6:	920f      	str	r2, [sp, #60]	; 0x3c
   83bd8:	e6a8      	b.n	8392c <_svfprintf_r+0x1fc>
   83bda:	2500      	movs	r5, #0
   83bdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83bde:	9311      	str	r3, [sp, #68]	; 0x44
   83be0:	6816      	ldr	r6, [r2, #0]
   83be2:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
   83be6:	1d14      	adds	r4, r2, #4
   83be8:	2e00      	cmp	r6, #0
   83bea:	f000 86cd 	beq.w	84988 <_svfprintf_r+0x1258>
   83bee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   83bf0:	1c53      	adds	r3, r2, #1
   83bf2:	f000 861b 	beq.w	8482c <_svfprintf_r+0x10fc>
   83bf6:	4629      	mov	r1, r5
   83bf8:	4630      	mov	r0, r6
   83bfa:	f002 faad 	bl	86158 <memchr>
   83bfe:	2800      	cmp	r0, #0
   83c00:	f000 870d 	beq.w	84a1e <_svfprintf_r+0x12ee>
   83c04:	1b83      	subs	r3, r0, r6
   83c06:	950a      	str	r5, [sp, #40]	; 0x28
   83c08:	930e      	str	r3, [sp, #56]	; 0x38
   83c0a:	940f      	str	r4, [sp, #60]	; 0x3c
   83c0c:	f8cd b01c 	str.w	fp, [sp, #28]
   83c10:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   83c14:	9308      	str	r3, [sp, #32]
   83c16:	9512      	str	r5, [sp, #72]	; 0x48
   83c18:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83c1c:	e6ac      	b.n	83978 <_svfprintf_r+0x248>
   83c1e:	f89a 3000 	ldrb.w	r3, [sl]
   83c22:	f10a 0401 	add.w	r4, sl, #1
   83c26:	2b2a      	cmp	r3, #42	; 0x2a
   83c28:	f000 87c2 	beq.w	84bb0 <_svfprintf_r+0x1480>
   83c2c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   83c30:	2809      	cmp	r0, #9
   83c32:	46a2      	mov	sl, r4
   83c34:	f200 8718 	bhi.w	84a68 <_svfprintf_r+0x1338>
   83c38:	2300      	movs	r3, #0
   83c3a:	461c      	mov	r4, r3
   83c3c:	f81a 3b01 	ldrb.w	r3, [sl], #1
   83c40:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   83c44:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   83c48:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   83c4c:	2809      	cmp	r0, #9
   83c4e:	d9f5      	bls.n	83c3c <_svfprintf_r+0x50c>
   83c50:	940a      	str	r4, [sp, #40]	; 0x28
   83c52:	e5c9      	b.n	837e8 <_svfprintf_r+0xb8>
   83c54:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
   83c58:	f89a 3000 	ldrb.w	r3, [sl]
   83c5c:	e5c2      	b.n	837e4 <_svfprintf_r+0xb4>
   83c5e:	f04b 0b10 	orr.w	fp, fp, #16
   83c62:	f01b 0f20 	tst.w	fp, #32
   83c66:	9311      	str	r3, [sp, #68]	; 0x44
   83c68:	f43f ae51 	beq.w	8390e <_svfprintf_r+0x1de>
   83c6c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83c6e:	3407      	adds	r4, #7
   83c70:	f024 0307 	bic.w	r3, r4, #7
   83c74:	f103 0208 	add.w	r2, r3, #8
   83c78:	e9d3 4500 	ldrd	r4, r5, [r3]
   83c7c:	920f      	str	r2, [sp, #60]	; 0x3c
   83c7e:	2301      	movs	r3, #1
   83c80:	e654      	b.n	8392c <_svfprintf_r+0x1fc>
   83c82:	bf00      	nop
   83c84:	00087f3c 	.word	0x00087f3c
   83c88:	00087f4c 	.word	0x00087f4c
   83c8c:	9311      	str	r3, [sp, #68]	; 0x44
   83c8e:	2a00      	cmp	r2, #0
   83c90:	f040 87ad 	bne.w	84bee <_svfprintf_r+0x14be>
   83c94:	4bbe      	ldr	r3, [pc, #760]	; (83f90 <_svfprintf_r+0x860>)
   83c96:	f01b 0f20 	tst.w	fp, #32
   83c9a:	9318      	str	r3, [sp, #96]	; 0x60
   83c9c:	f040 80e7 	bne.w	83e6e <_svfprintf_r+0x73e>
   83ca0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83ca2:	f01b 0f10 	tst.w	fp, #16
   83ca6:	4613      	mov	r3, r2
   83ca8:	f040 83d8 	bne.w	8445c <_svfprintf_r+0xd2c>
   83cac:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83cb0:	f000 83d4 	beq.w	8445c <_svfprintf_r+0xd2c>
   83cb4:	2500      	movs	r5, #0
   83cb6:	3304      	adds	r3, #4
   83cb8:	8814      	ldrh	r4, [r2, #0]
   83cba:	930f      	str	r3, [sp, #60]	; 0x3c
   83cbc:	f01b 0f01 	tst.w	fp, #1
   83cc0:	f000 80e3 	beq.w	83e8a <_svfprintf_r+0x75a>
   83cc4:	ea54 0305 	orrs.w	r3, r4, r5
   83cc8:	f000 80df 	beq.w	83e8a <_svfprintf_r+0x75a>
   83ccc:	2330      	movs	r3, #48	; 0x30
   83cce:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   83cd2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
   83cd6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
   83cda:	f04b 0b02 	orr.w	fp, fp, #2
   83cde:	2302      	movs	r3, #2
   83ce0:	e624      	b.n	8392c <_svfprintf_r+0x1fc>
   83ce2:	2201      	movs	r2, #1
   83ce4:	9311      	str	r3, [sp, #68]	; 0x44
   83ce6:	2300      	movs	r3, #0
   83ce8:	4611      	mov	r1, r2
   83cea:	980f      	ldr	r0, [sp, #60]	; 0x3c
   83cec:	9208      	str	r2, [sp, #32]
   83cee:	6802      	ldr	r2, [r0, #0]
   83cf0:	461f      	mov	r7, r3
   83cf2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   83cf6:	930a      	str	r3, [sp, #40]	; 0x28
   83cf8:	9312      	str	r3, [sp, #72]	; 0x48
   83cfa:	1d03      	adds	r3, r0, #4
   83cfc:	f8cd b01c 	str.w	fp, [sp, #28]
   83d00:	910e      	str	r1, [sp, #56]	; 0x38
   83d02:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   83d06:	930f      	str	r3, [sp, #60]	; 0x3c
   83d08:	ae28      	add	r6, sp, #160	; 0xa0
   83d0a:	e639      	b.n	83980 <_svfprintf_r+0x250>
   83d0c:	9311      	str	r3, [sp, #68]	; 0x44
   83d0e:	2a00      	cmp	r2, #0
   83d10:	f040 8784 	bne.w	84c1c <_svfprintf_r+0x14ec>
   83d14:	f04b 0b10 	orr.w	fp, fp, #16
   83d18:	f01b 0f20 	tst.w	fp, #32
   83d1c:	f040 8475 	bne.w	8460a <_svfprintf_r+0xeda>
   83d20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83d22:	f01b 0f10 	tst.w	fp, #16
   83d26:	4613      	mov	r3, r2
   83d28:	f040 839d 	bne.w	84466 <_svfprintf_r+0xd36>
   83d2c:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83d30:	f000 8399 	beq.w	84466 <_svfprintf_r+0xd36>
   83d34:	f9b2 4000 	ldrsh.w	r4, [r2]
   83d38:	3304      	adds	r3, #4
   83d3a:	17e5      	asrs	r5, r4, #31
   83d3c:	930f      	str	r3, [sp, #60]	; 0x3c
   83d3e:	4622      	mov	r2, r4
   83d40:	462b      	mov	r3, r5
   83d42:	2a00      	cmp	r2, #0
   83d44:	f173 0300 	sbcs.w	r3, r3, #0
   83d48:	f2c0 8398 	blt.w	8447c <_svfprintf_r+0xd4c>
   83d4c:	990a      	ldr	r1, [sp, #40]	; 0x28
   83d4e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83d52:	1c4a      	adds	r2, r1, #1
   83d54:	f04f 0301 	mov.w	r3, #1
   83d58:	f47f adf0 	bne.w	8393c <_svfprintf_r+0x20c>
   83d5c:	ea54 0205 	orrs.w	r2, r4, r5
   83d60:	f000 8229 	beq.w	841b6 <_svfprintf_r+0xa86>
   83d64:	f8cd b01c 	str.w	fp, [sp, #28]
   83d68:	2b01      	cmp	r3, #1
   83d6a:	f000 830e 	beq.w	8438a <_svfprintf_r+0xc5a>
   83d6e:	2b02      	cmp	r3, #2
   83d70:	f040 829c 	bne.w	842ac <_svfprintf_r+0xb7c>
   83d74:	464e      	mov	r6, r9
   83d76:	9818      	ldr	r0, [sp, #96]	; 0x60
   83d78:	0923      	lsrs	r3, r4, #4
   83d7a:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   83d7e:	0929      	lsrs	r1, r5, #4
   83d80:	f004 020f 	and.w	r2, r4, #15
   83d84:	460d      	mov	r5, r1
   83d86:	461c      	mov	r4, r3
   83d88:	5c83      	ldrb	r3, [r0, r2]
   83d8a:	f806 3d01 	strb.w	r3, [r6, #-1]!
   83d8e:	ea54 0305 	orrs.w	r3, r4, r5
   83d92:	d1f1      	bne.n	83d78 <_svfprintf_r+0x648>
   83d94:	eba9 0306 	sub.w	r3, r9, r6
   83d98:	930e      	str	r3, [sp, #56]	; 0x38
   83d9a:	e5e5      	b.n	83968 <_svfprintf_r+0x238>
   83d9c:	9311      	str	r3, [sp, #68]	; 0x44
   83d9e:	2a00      	cmp	r2, #0
   83da0:	f040 8738 	bne.w	84c14 <_svfprintf_r+0x14e4>
   83da4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83da6:	f01b 0f08 	tst.w	fp, #8
   83daa:	f104 0407 	add.w	r4, r4, #7
   83dae:	f000 84cf 	beq.w	84750 <_svfprintf_r+0x1020>
   83db2:	f024 0307 	bic.w	r3, r4, #7
   83db6:	f103 0208 	add.w	r2, r3, #8
   83dba:	920f      	str	r2, [sp, #60]	; 0x3c
   83dbc:	681a      	ldr	r2, [r3, #0]
   83dbe:	685b      	ldr	r3, [r3, #4]
   83dc0:	9215      	str	r2, [sp, #84]	; 0x54
   83dc2:	9314      	str	r3, [sp, #80]	; 0x50
   83dc4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83dc6:	9d15      	ldr	r5, [sp, #84]	; 0x54
   83dc8:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
   83dcc:	4628      	mov	r0, r5
   83dce:	4621      	mov	r1, r4
   83dd0:	f04f 32ff 	mov.w	r2, #4294967295
   83dd4:	4b6f      	ldr	r3, [pc, #444]	; (83f94 <_svfprintf_r+0x864>)
   83dd6:	f003 fdf3 	bl	879c0 <__aeabi_dcmpun>
   83dda:	2800      	cmp	r0, #0
   83ddc:	f040 8434 	bne.w	84648 <_svfprintf_r+0xf18>
   83de0:	4628      	mov	r0, r5
   83de2:	4621      	mov	r1, r4
   83de4:	f04f 32ff 	mov.w	r2, #4294967295
   83de8:	4b6a      	ldr	r3, [pc, #424]	; (83f94 <_svfprintf_r+0x864>)
   83dea:	f003 fdcb 	bl	87984 <__aeabi_dcmple>
   83dee:	2800      	cmp	r0, #0
   83df0:	f040 842a 	bne.w	84648 <_svfprintf_r+0xf18>
   83df4:	a815      	add	r0, sp, #84	; 0x54
   83df6:	c80d      	ldmia	r0, {r0, r2, r3}
   83df8:	9914      	ldr	r1, [sp, #80]	; 0x50
   83dfa:	f003 fdb9 	bl	87970 <__aeabi_dcmplt>
   83dfe:	2800      	cmp	r0, #0
   83e00:	f040 85d4 	bne.w	849ac <_svfprintf_r+0x127c>
   83e04:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83e08:	2303      	movs	r3, #3
   83e0a:	461a      	mov	r2, r3
   83e0c:	9308      	str	r3, [sp, #32]
   83e0e:	2300      	movs	r3, #0
   83e10:	4e61      	ldr	r6, [pc, #388]	; (83f98 <_svfprintf_r+0x868>)
   83e12:	4619      	mov	r1, r3
   83e14:	930a      	str	r3, [sp, #40]	; 0x28
   83e16:	4b61      	ldr	r3, [pc, #388]	; (83f9c <_svfprintf_r+0x86c>)
   83e18:	920e      	str	r2, [sp, #56]	; 0x38
   83e1a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   83e1c:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
   83e20:	9007      	str	r0, [sp, #28]
   83e22:	9112      	str	r1, [sp, #72]	; 0x48
   83e24:	2a47      	cmp	r2, #71	; 0x47
   83e26:	bfd8      	it	le
   83e28:	461e      	movle	r6, r3
   83e2a:	e5a5      	b.n	83978 <_svfprintf_r+0x248>
   83e2c:	f04b 0b08 	orr.w	fp, fp, #8
   83e30:	f89a 3000 	ldrb.w	r3, [sl]
   83e34:	e4d6      	b.n	837e4 <_svfprintf_r+0xb4>
   83e36:	f04b 0b10 	orr.w	fp, fp, #16
   83e3a:	9311      	str	r3, [sp, #68]	; 0x44
   83e3c:	f01b 0320 	ands.w	r3, fp, #32
   83e40:	f43f aebb 	beq.w	83bba <_svfprintf_r+0x48a>
   83e44:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83e46:	3407      	adds	r4, #7
   83e48:	f024 0307 	bic.w	r3, r4, #7
   83e4c:	f103 0208 	add.w	r2, r3, #8
   83e50:	e9d3 4500 	ldrd	r4, r5, [r3]
   83e54:	920f      	str	r2, [sp, #60]	; 0x3c
   83e56:	2300      	movs	r3, #0
   83e58:	e568      	b.n	8392c <_svfprintf_r+0x1fc>
   83e5a:	9311      	str	r3, [sp, #68]	; 0x44
   83e5c:	2a00      	cmp	r2, #0
   83e5e:	f040 86c2 	bne.w	84be6 <_svfprintf_r+0x14b6>
   83e62:	4b4f      	ldr	r3, [pc, #316]	; (83fa0 <_svfprintf_r+0x870>)
   83e64:	f01b 0f20 	tst.w	fp, #32
   83e68:	9318      	str	r3, [sp, #96]	; 0x60
   83e6a:	f43f af19 	beq.w	83ca0 <_svfprintf_r+0x570>
   83e6e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   83e70:	f01b 0f01 	tst.w	fp, #1
   83e74:	f104 0407 	add.w	r4, r4, #7
   83e78:	f024 0307 	bic.w	r3, r4, #7
   83e7c:	f103 0208 	add.w	r2, r3, #8
   83e80:	920f      	str	r2, [sp, #60]	; 0x3c
   83e82:	e9d3 4500 	ldrd	r4, r5, [r3]
   83e86:	f47f af1d 	bne.w	83cc4 <_svfprintf_r+0x594>
   83e8a:	2302      	movs	r3, #2
   83e8c:	e54e      	b.n	8392c <_svfprintf_r+0x1fc>
   83e8e:	f89a 3000 	ldrb.w	r3, [sl]
   83e92:	2900      	cmp	r1, #0
   83e94:	f47f aca6 	bne.w	837e4 <_svfprintf_r+0xb4>
   83e98:	2201      	movs	r2, #1
   83e9a:	2120      	movs	r1, #32
   83e9c:	e4a2      	b.n	837e4 <_svfprintf_r+0xb4>
   83e9e:	f04b 0b01 	orr.w	fp, fp, #1
   83ea2:	f89a 3000 	ldrb.w	r3, [sl]
   83ea6:	e49d      	b.n	837e4 <_svfprintf_r+0xb4>
   83ea8:	f89a 3000 	ldrb.w	r3, [sl]
   83eac:	2201      	movs	r2, #1
   83eae:	212b      	movs	r1, #43	; 0x2b
   83eb0:	e498      	b.n	837e4 <_svfprintf_r+0xb4>
   83eb2:	f04b 0b20 	orr.w	fp, fp, #32
   83eb6:	f89a 3000 	ldrb.w	r3, [sl]
   83eba:	e493      	b.n	837e4 <_svfprintf_r+0xb4>
   83ebc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
   83ec0:	f89a 3000 	ldrb.w	r3, [sl]
   83ec4:	e48e      	b.n	837e4 <_svfprintf_r+0xb4>
   83ec6:	f89a 3000 	ldrb.w	r3, [sl]
   83eca:	2b6c      	cmp	r3, #108	; 0x6c
   83ecc:	bf03      	ittte	eq
   83ece:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
   83ed2:	f04b 0b20 	orreq.w	fp, fp, #32
   83ed6:	f10a 0a01 	addeq.w	sl, sl, #1
   83eda:	f04b 0b10 	orrne.w	fp, fp, #16
   83ede:	e481      	b.n	837e4 <_svfprintf_r+0xb4>
   83ee0:	2a00      	cmp	r2, #0
   83ee2:	f040 867c 	bne.w	84bde <_svfprintf_r+0x14ae>
   83ee6:	f01b 0f20 	tst.w	fp, #32
   83eea:	f040 8452 	bne.w	84792 <_svfprintf_r+0x1062>
   83eee:	f01b 0f10 	tst.w	fp, #16
   83ef2:	f040 8438 	bne.w	84766 <_svfprintf_r+0x1036>
   83ef6:	f01b 0f40 	tst.w	fp, #64	; 0x40
   83efa:	f000 8434 	beq.w	84766 <_svfprintf_r+0x1036>
   83efe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83f00:	6813      	ldr	r3, [r2, #0]
   83f02:	3204      	adds	r2, #4
   83f04:	920f      	str	r2, [sp, #60]	; 0x3c
   83f06:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
   83f0a:	801a      	strh	r2, [r3, #0]
   83f0c:	e437      	b.n	8377e <_svfprintf_r+0x4e>
   83f0e:	2378      	movs	r3, #120	; 0x78
   83f10:	2230      	movs	r2, #48	; 0x30
   83f12:	980f      	ldr	r0, [sp, #60]	; 0x3c
   83f14:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
   83f18:	9311      	str	r3, [sp, #68]	; 0x44
   83f1a:	1d03      	adds	r3, r0, #4
   83f1c:	930f      	str	r3, [sp, #60]	; 0x3c
   83f1e:	4b20      	ldr	r3, [pc, #128]	; (83fa0 <_svfprintf_r+0x870>)
   83f20:	6804      	ldr	r4, [r0, #0]
   83f22:	9318      	str	r3, [sp, #96]	; 0x60
   83f24:	f04b 0b02 	orr.w	fp, fp, #2
   83f28:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
   83f2c:	2500      	movs	r5, #0
   83f2e:	2302      	movs	r3, #2
   83f30:	e4fc      	b.n	8392c <_svfprintf_r+0x1fc>
   83f32:	9311      	str	r3, [sp, #68]	; 0x44
   83f34:	2a00      	cmp	r2, #0
   83f36:	f43f aeef 	beq.w	83d18 <_svfprintf_r+0x5e8>
   83f3a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   83f3e:	e6eb      	b.n	83d18 <_svfprintf_r+0x5e8>
   83f40:	2000      	movs	r0, #0
   83f42:	4604      	mov	r4, r0
   83f44:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   83f48:	f81a 3b01 	ldrb.w	r3, [sl], #1
   83f4c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   83f50:	eb00 0444 	add.w	r4, r0, r4, lsl #1
   83f54:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   83f58:	2809      	cmp	r0, #9
   83f5a:	d9f5      	bls.n	83f48 <_svfprintf_r+0x818>
   83f5c:	940d      	str	r4, [sp, #52]	; 0x34
   83f5e:	e443      	b.n	837e8 <_svfprintf_r+0xb8>
   83f60:	9311      	str	r3, [sp, #68]	; 0x44
   83f62:	2a00      	cmp	r2, #0
   83f64:	f040 864a 	bne.w	84bfc <_svfprintf_r+0x14cc>
   83f68:	9a11      	ldr	r2, [sp, #68]	; 0x44
   83f6a:	2a00      	cmp	r2, #0
   83f6c:	f43f acb6 	beq.w	838dc <_svfprintf_r+0x1ac>
   83f70:	2300      	movs	r3, #0
   83f72:	2101      	movs	r1, #1
   83f74:	461f      	mov	r7, r3
   83f76:	9108      	str	r1, [sp, #32]
   83f78:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
   83f7c:	f8cd b01c 	str.w	fp, [sp, #28]
   83f80:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   83f84:	930a      	str	r3, [sp, #40]	; 0x28
   83f86:	9312      	str	r3, [sp, #72]	; 0x48
   83f88:	910e      	str	r1, [sp, #56]	; 0x38
   83f8a:	ae28      	add	r6, sp, #160	; 0xa0
   83f8c:	e4f8      	b.n	83980 <_svfprintf_r+0x250>
   83f8e:	bf00      	nop
   83f90:	00087f08 	.word	0x00087f08
   83f94:	7fefffff 	.word	0x7fefffff
   83f98:	00087efc 	.word	0x00087efc
   83f9c:	00087ef8 	.word	0x00087ef8
   83fa0:	00087f1c 	.word	0x00087f1c
   83fa4:	aa25      	add	r2, sp, #148	; 0x94
   83fa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
   83fa8:	980c      	ldr	r0, [sp, #48]	; 0x30
   83faa:	f002 fc35 	bl	86818 <__ssprint_r>
   83fae:	2800      	cmp	r0, #0
   83fb0:	f47f ac9b 	bne.w	838ea <_svfprintf_r+0x1ba>
   83fb4:	46c8      	mov	r8, r9
   83fb6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   83fba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83fbc:	e533      	b.n	83a26 <_svfprintf_r+0x2f6>
   83fbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
   83fc0:	2b65      	cmp	r3, #101	; 0x65
   83fc2:	f340 809a 	ble.w	840fa <_svfprintf_r+0x9ca>
   83fc6:	a815      	add	r0, sp, #84	; 0x54
   83fc8:	c80d      	ldmia	r0, {r0, r2, r3}
   83fca:	9914      	ldr	r1, [sp, #80]	; 0x50
   83fcc:	f003 fcc6 	bl	8795c <__aeabi_dcmpeq>
   83fd0:	2800      	cmp	r0, #0
   83fd2:	f000 8193 	beq.w	842fc <_svfprintf_r+0xbcc>
   83fd6:	2101      	movs	r1, #1
   83fd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   83fda:	4ab5      	ldr	r2, [pc, #724]	; (842b0 <_svfprintf_r+0xb80>)
   83fdc:	440b      	add	r3, r1
   83fde:	440c      	add	r4, r1
   83fe0:	2b07      	cmp	r3, #7
   83fe2:	9427      	str	r4, [sp, #156]	; 0x9c
   83fe4:	9326      	str	r3, [sp, #152]	; 0x98
   83fe6:	f8c8 1004 	str.w	r1, [r8, #4]
   83fea:	f8c8 2000 	str.w	r2, [r8]
   83fee:	f300 83c6 	bgt.w	8477e <_svfprintf_r+0x104e>
   83ff2:	f108 0808 	add.w	r8, r8, #8
   83ff6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   83ff8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   83ffa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   83ffc:	4293      	cmp	r3, r2
   83ffe:	db03      	blt.n	84008 <_svfprintf_r+0x8d8>
   84000:	9b07      	ldr	r3, [sp, #28]
   84002:	07dd      	lsls	r5, r3, #31
   84004:	f57f ad86 	bpl.w	83b14 <_svfprintf_r+0x3e4>
   84008:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8400a:	9919      	ldr	r1, [sp, #100]	; 0x64
   8400c:	3301      	adds	r3, #1
   8400e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   84010:	440c      	add	r4, r1
   84012:	2b07      	cmp	r3, #7
   84014:	f8c8 2000 	str.w	r2, [r8]
   84018:	f8c8 1004 	str.w	r1, [r8, #4]
   8401c:	9427      	str	r4, [sp, #156]	; 0x9c
   8401e:	9326      	str	r3, [sp, #152]	; 0x98
   84020:	f300 83c4 	bgt.w	847ac <_svfprintf_r+0x107c>
   84024:	f108 0808 	add.w	r8, r8, #8
   84028:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8402a:	1e5e      	subs	r6, r3, #1
   8402c:	2e00      	cmp	r6, #0
   8402e:	f77f ad71 	ble.w	83b14 <_svfprintf_r+0x3e4>
   84032:	2e10      	cmp	r6, #16
   84034:	f340 8575 	ble.w	84b22 <_svfprintf_r+0x13f2>
   84038:	4622      	mov	r2, r4
   8403a:	2710      	movs	r7, #16
   8403c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8403e:	4d9d      	ldr	r5, [pc, #628]	; (842b4 <_svfprintf_r+0xb84>)
   84040:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   84044:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   84046:	e005      	b.n	84054 <_svfprintf_r+0x924>
   84048:	f108 0808 	add.w	r8, r8, #8
   8404c:	3e10      	subs	r6, #16
   8404e:	2e10      	cmp	r6, #16
   84050:	f340 8225 	ble.w	8449e <_svfprintf_r+0xd6e>
   84054:	3301      	adds	r3, #1
   84056:	3210      	adds	r2, #16
   84058:	2b07      	cmp	r3, #7
   8405a:	9227      	str	r2, [sp, #156]	; 0x9c
   8405c:	9326      	str	r3, [sp, #152]	; 0x98
   8405e:	e888 00a0 	stmia.w	r8, {r5, r7}
   84062:	ddf1      	ble.n	84048 <_svfprintf_r+0x918>
   84064:	aa25      	add	r2, sp, #148	; 0x94
   84066:	4621      	mov	r1, r4
   84068:	4658      	mov	r0, fp
   8406a:	f002 fbd5 	bl	86818 <__ssprint_r>
   8406e:	2800      	cmp	r0, #0
   84070:	f47f ac3b 	bne.w	838ea <_svfprintf_r+0x1ba>
   84074:	46c8      	mov	r8, r9
   84076:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84078:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8407a:	e7e7      	b.n	8404c <_svfprintf_r+0x91c>
   8407c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8407e:	9a08      	ldr	r2, [sp, #32]
   84080:	1a9f      	subs	r7, r3, r2
   84082:	2f00      	cmp	r7, #0
   84084:	f77f acf6 	ble.w	83a74 <_svfprintf_r+0x344>
   84088:	2f10      	cmp	r7, #16
   8408a:	f340 84a8 	ble.w	849de <_svfprintf_r+0x12ae>
   8408e:	4d89      	ldr	r5, [pc, #548]	; (842b4 <_svfprintf_r+0xb84>)
   84090:	4642      	mov	r2, r8
   84092:	4621      	mov	r1, r4
   84094:	46b0      	mov	r8, r6
   84096:	f04f 0b10 	mov.w	fp, #16
   8409a:	462e      	mov	r6, r5
   8409c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8409e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   840a0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   840a2:	e004      	b.n	840ae <_svfprintf_r+0x97e>
   840a4:	3f10      	subs	r7, #16
   840a6:	2f10      	cmp	r7, #16
   840a8:	f102 0208 	add.w	r2, r2, #8
   840ac:	dd15      	ble.n	840da <_svfprintf_r+0x9aa>
   840ae:	3301      	adds	r3, #1
   840b0:	3110      	adds	r1, #16
   840b2:	2b07      	cmp	r3, #7
   840b4:	9127      	str	r1, [sp, #156]	; 0x9c
   840b6:	9326      	str	r3, [sp, #152]	; 0x98
   840b8:	e882 0840 	stmia.w	r2, {r6, fp}
   840bc:	ddf2      	ble.n	840a4 <_svfprintf_r+0x974>
   840be:	aa25      	add	r2, sp, #148	; 0x94
   840c0:	4629      	mov	r1, r5
   840c2:	4620      	mov	r0, r4
   840c4:	f002 fba8 	bl	86818 <__ssprint_r>
   840c8:	2800      	cmp	r0, #0
   840ca:	f47f ac0e 	bne.w	838ea <_svfprintf_r+0x1ba>
   840ce:	3f10      	subs	r7, #16
   840d0:	2f10      	cmp	r7, #16
   840d2:	464a      	mov	r2, r9
   840d4:	9927      	ldr	r1, [sp, #156]	; 0x9c
   840d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
   840d8:	dce9      	bgt.n	840ae <_svfprintf_r+0x97e>
   840da:	4635      	mov	r5, r6
   840dc:	460c      	mov	r4, r1
   840de:	4646      	mov	r6, r8
   840e0:	4690      	mov	r8, r2
   840e2:	3301      	adds	r3, #1
   840e4:	443c      	add	r4, r7
   840e6:	2b07      	cmp	r3, #7
   840e8:	9427      	str	r4, [sp, #156]	; 0x9c
   840ea:	9326      	str	r3, [sp, #152]	; 0x98
   840ec:	e888 00a0 	stmia.w	r8, {r5, r7}
   840f0:	f300 829e 	bgt.w	84630 <_svfprintf_r+0xf00>
   840f4:	f108 0808 	add.w	r8, r8, #8
   840f8:	e4bc      	b.n	83a74 <_svfprintf_r+0x344>
   840fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   840fc:	2b01      	cmp	r3, #1
   840fe:	f340 824f 	ble.w	845a0 <_svfprintf_r+0xe70>
   84102:	2301      	movs	r3, #1
   84104:	9f26      	ldr	r7, [sp, #152]	; 0x98
   84106:	441c      	add	r4, r3
   84108:	441f      	add	r7, r3
   8410a:	2f07      	cmp	r7, #7
   8410c:	9427      	str	r4, [sp, #156]	; 0x9c
   8410e:	f8c8 6000 	str.w	r6, [r8]
   84112:	9726      	str	r7, [sp, #152]	; 0x98
   84114:	f8c8 3004 	str.w	r3, [r8, #4]
   84118:	f300 825f 	bgt.w	845da <_svfprintf_r+0xeaa>
   8411c:	f108 0808 	add.w	r8, r8, #8
   84120:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84122:	3701      	adds	r7, #1
   84124:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   84126:	4414      	add	r4, r2
   84128:	2f07      	cmp	r7, #7
   8412a:	9427      	str	r4, [sp, #156]	; 0x9c
   8412c:	9726      	str	r7, [sp, #152]	; 0x98
   8412e:	f8c8 3000 	str.w	r3, [r8]
   84132:	f8c8 2004 	str.w	r2, [r8, #4]
   84136:	f300 825c 	bgt.w	845f2 <_svfprintf_r+0xec2>
   8413a:	f108 0808 	add.w	r8, r8, #8
   8413e:	a815      	add	r0, sp, #84	; 0x54
   84140:	c80d      	ldmia	r0, {r0, r2, r3}
   84142:	9914      	ldr	r1, [sp, #80]	; 0x50
   84144:	f003 fc0a 	bl	8795c <__aeabi_dcmpeq>
   84148:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8414a:	2800      	cmp	r0, #0
   8414c:	f040 8141 	bne.w	843d2 <_svfprintf_r+0xca2>
   84150:	3b01      	subs	r3, #1
   84152:	3701      	adds	r7, #1
   84154:	3601      	adds	r6, #1
   84156:	441c      	add	r4, r3
   84158:	2f07      	cmp	r7, #7
   8415a:	f8c8 6000 	str.w	r6, [r8]
   8415e:	9726      	str	r7, [sp, #152]	; 0x98
   84160:	9427      	str	r4, [sp, #156]	; 0x9c
   84162:	f8c8 3004 	str.w	r3, [r8, #4]
   84166:	f300 8166 	bgt.w	84436 <_svfprintf_r+0xd06>
   8416a:	f108 0808 	add.w	r8, r8, #8
   8416e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
   84170:	3701      	adds	r7, #1
   84172:	4414      	add	r4, r2
   84174:	ab21      	add	r3, sp, #132	; 0x84
   84176:	2f07      	cmp	r7, #7
   84178:	9427      	str	r4, [sp, #156]	; 0x9c
   8417a:	9726      	str	r7, [sp, #152]	; 0x98
   8417c:	f8c8 2004 	str.w	r2, [r8, #4]
   84180:	f8c8 3000 	str.w	r3, [r8]
   84184:	f77f acc4 	ble.w	83b10 <_svfprintf_r+0x3e0>
   84188:	aa25      	add	r2, sp, #148	; 0x94
   8418a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8418c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8418e:	f002 fb43 	bl	86818 <__ssprint_r>
   84192:	2800      	cmp	r0, #0
   84194:	f47f aba9 	bne.w	838ea <_svfprintf_r+0x1ba>
   84198:	46c8      	mov	r8, r9
   8419a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8419c:	e4ba      	b.n	83b14 <_svfprintf_r+0x3e4>
   8419e:	aa25      	add	r2, sp, #148	; 0x94
   841a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   841a2:	980c      	ldr	r0, [sp, #48]	; 0x30
   841a4:	f002 fb38 	bl	86818 <__ssprint_r>
   841a8:	2800      	cmp	r0, #0
   841aa:	f43f acfd 	beq.w	83ba8 <_svfprintf_r+0x478>
   841ae:	f7ff bb9c 	b.w	838ea <_svfprintf_r+0x1ba>
   841b2:	f8dd b01c 	ldr.w	fp, [sp, #28]
   841b6:	2b01      	cmp	r3, #1
   841b8:	f000 817e 	beq.w	844b8 <_svfprintf_r+0xd88>
   841bc:	2b02      	cmp	r3, #2
   841be:	d171      	bne.n	842a4 <_svfprintf_r+0xb74>
   841c0:	f8cd b01c 	str.w	fp, [sp, #28]
   841c4:	2400      	movs	r4, #0
   841c6:	2500      	movs	r5, #0
   841c8:	e5d4      	b.n	83d74 <_svfprintf_r+0x644>
   841ca:	aa25      	add	r2, sp, #148	; 0x94
   841cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   841ce:	980c      	ldr	r0, [sp, #48]	; 0x30
   841d0:	f002 fb22 	bl	86818 <__ssprint_r>
   841d4:	2800      	cmp	r0, #0
   841d6:	f47f ab88 	bne.w	838ea <_svfprintf_r+0x1ba>
   841da:	46c8      	mov	r8, r9
   841dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   841de:	e486      	b.n	83aee <_svfprintf_r+0x3be>
   841e0:	aa25      	add	r2, sp, #148	; 0x94
   841e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   841e4:	980c      	ldr	r0, [sp, #48]	; 0x30
   841e6:	f002 fb17 	bl	86818 <__ssprint_r>
   841ea:	2800      	cmp	r0, #0
   841ec:	f47f ab7d 	bne.w	838ea <_svfprintf_r+0x1ba>
   841f0:	46c8      	mov	r8, r9
   841f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   841f4:	e429      	b.n	83a4a <_svfprintf_r+0x31a>
   841f6:	2001      	movs	r0, #1
   841f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   841fa:	4a2d      	ldr	r2, [pc, #180]	; (842b0 <_svfprintf_r+0xb80>)
   841fc:	4403      	add	r3, r0
   841fe:	4404      	add	r4, r0
   84200:	2b07      	cmp	r3, #7
   84202:	9427      	str	r4, [sp, #156]	; 0x9c
   84204:	9326      	str	r3, [sp, #152]	; 0x98
   84206:	f8c8 0004 	str.w	r0, [r8, #4]
   8420a:	f8c8 2000 	str.w	r2, [r8]
   8420e:	f340 82d8 	ble.w	847c2 <_svfprintf_r+0x1092>
   84212:	aa25      	add	r2, sp, #148	; 0x94
   84214:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84216:	980c      	ldr	r0, [sp, #48]	; 0x30
   84218:	f002 fafe 	bl	86818 <__ssprint_r>
   8421c:	2800      	cmp	r0, #0
   8421e:	f47f ab64 	bne.w	838ea <_svfprintf_r+0x1ba>
   84222:	46c8      	mov	r8, r9
   84224:	991f      	ldr	r1, [sp, #124]	; 0x7c
   84226:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84228:	b929      	cbnz	r1, 84236 <_svfprintf_r+0xb06>
   8422a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   8422c:	b91b      	cbnz	r3, 84236 <_svfprintf_r+0xb06>
   8422e:	9b07      	ldr	r3, [sp, #28]
   84230:	07d8      	lsls	r0, r3, #31
   84232:	f57f ac6f 	bpl.w	83b14 <_svfprintf_r+0x3e4>
   84236:	9819      	ldr	r0, [sp, #100]	; 0x64
   84238:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8423a:	4602      	mov	r2, r0
   8423c:	3301      	adds	r3, #1
   8423e:	4422      	add	r2, r4
   84240:	9c1a      	ldr	r4, [sp, #104]	; 0x68
   84242:	2b07      	cmp	r3, #7
   84244:	9227      	str	r2, [sp, #156]	; 0x9c
   84246:	f8c8 4000 	str.w	r4, [r8]
   8424a:	f8c8 0004 	str.w	r0, [r8, #4]
   8424e:	9326      	str	r3, [sp, #152]	; 0x98
   84250:	f300 8431 	bgt.w	84ab6 <_svfprintf_r+0x1386>
   84254:	f108 0808 	add.w	r8, r8, #8
   84258:	2900      	cmp	r1, #0
   8425a:	f2c0 8409 	blt.w	84a70 <_svfprintf_r+0x1340>
   8425e:	9913      	ldr	r1, [sp, #76]	; 0x4c
   84260:	3301      	adds	r3, #1
   84262:	188c      	adds	r4, r1, r2
   84264:	2b07      	cmp	r3, #7
   84266:	9427      	str	r4, [sp, #156]	; 0x9c
   84268:	9326      	str	r3, [sp, #152]	; 0x98
   8426a:	f8c8 6000 	str.w	r6, [r8]
   8426e:	f8c8 1004 	str.w	r1, [r8, #4]
   84272:	f77f ac4d 	ble.w	83b10 <_svfprintf_r+0x3e0>
   84276:	aa25      	add	r2, sp, #148	; 0x94
   84278:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8427a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8427c:	f002 facc 	bl	86818 <__ssprint_r>
   84280:	2800      	cmp	r0, #0
   84282:	f47f ab32 	bne.w	838ea <_svfprintf_r+0x1ba>
   84286:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84288:	46c8      	mov	r8, r9
   8428a:	e443      	b.n	83b14 <_svfprintf_r+0x3e4>
   8428c:	aa25      	add	r2, sp, #148	; 0x94
   8428e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84290:	980c      	ldr	r0, [sp, #48]	; 0x30
   84292:	f002 fac1 	bl	86818 <__ssprint_r>
   84296:	2800      	cmp	r0, #0
   84298:	f47f ab27 	bne.w	838ea <_svfprintf_r+0x1ba>
   8429c:	46c8      	mov	r8, r9
   8429e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   842a0:	f7ff bbe5 	b.w	83a6e <_svfprintf_r+0x33e>
   842a4:	2400      	movs	r4, #0
   842a6:	2500      	movs	r5, #0
   842a8:	f8cd b01c 	str.w	fp, [sp, #28]
   842ac:	4649      	mov	r1, r9
   842ae:	e004      	b.n	842ba <_svfprintf_r+0xb8a>
   842b0:	00087f38 	.word	0x00087f38
   842b4:	00087f4c 	.word	0x00087f4c
   842b8:	4631      	mov	r1, r6
   842ba:	08e2      	lsrs	r2, r4, #3
   842bc:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   842c0:	08e8      	lsrs	r0, r5, #3
   842c2:	f004 0307 	and.w	r3, r4, #7
   842c6:	4605      	mov	r5, r0
   842c8:	4614      	mov	r4, r2
   842ca:	3330      	adds	r3, #48	; 0x30
   842cc:	ea54 0205 	orrs.w	r2, r4, r5
   842d0:	f801 3c01 	strb.w	r3, [r1, #-1]
   842d4:	f101 36ff 	add.w	r6, r1, #4294967295
   842d8:	d1ee      	bne.n	842b8 <_svfprintf_r+0xb88>
   842da:	9a07      	ldr	r2, [sp, #28]
   842dc:	07d2      	lsls	r2, r2, #31
   842de:	f57f ad59 	bpl.w	83d94 <_svfprintf_r+0x664>
   842e2:	2b30      	cmp	r3, #48	; 0x30
   842e4:	f43f ad56 	beq.w	83d94 <_svfprintf_r+0x664>
   842e8:	2330      	movs	r3, #48	; 0x30
   842ea:	3902      	subs	r1, #2
   842ec:	f806 3c01 	strb.w	r3, [r6, #-1]
   842f0:	eba9 0301 	sub.w	r3, r9, r1
   842f4:	930e      	str	r3, [sp, #56]	; 0x38
   842f6:	460e      	mov	r6, r1
   842f8:	f7ff bb36 	b.w	83968 <_svfprintf_r+0x238>
   842fc:	991f      	ldr	r1, [sp, #124]	; 0x7c
   842fe:	2900      	cmp	r1, #0
   84300:	f77f af79 	ble.w	841f6 <_svfprintf_r+0xac6>
   84304:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84306:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   84308:	4293      	cmp	r3, r2
   8430a:	bfa8      	it	ge
   8430c:	4613      	movge	r3, r2
   8430e:	2b00      	cmp	r3, #0
   84310:	461f      	mov	r7, r3
   84312:	dd0b      	ble.n	8432c <_svfprintf_r+0xbfc>
   84314:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84316:	443c      	add	r4, r7
   84318:	3301      	adds	r3, #1
   8431a:	2b07      	cmp	r3, #7
   8431c:	9427      	str	r4, [sp, #156]	; 0x9c
   8431e:	e888 00c0 	stmia.w	r8, {r6, r7}
   84322:	9326      	str	r3, [sp, #152]	; 0x98
   84324:	f300 82fb 	bgt.w	8491e <_svfprintf_r+0x11ee>
   84328:	f108 0808 	add.w	r8, r8, #8
   8432c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8432e:	2f00      	cmp	r7, #0
   84330:	bfa8      	it	ge
   84332:	1bdb      	subge	r3, r3, r7
   84334:	2b00      	cmp	r3, #0
   84336:	461f      	mov	r7, r3
   84338:	f340 80d7 	ble.w	844ea <_svfprintf_r+0xdba>
   8433c:	2b10      	cmp	r3, #16
   8433e:	f340 8434 	ble.w	84baa <_svfprintf_r+0x147a>
   84342:	4dba      	ldr	r5, [pc, #744]	; (8462c <_svfprintf_r+0xefc>)
   84344:	4642      	mov	r2, r8
   84346:	4621      	mov	r1, r4
   84348:	46b0      	mov	r8, r6
   8434a:	f04f 0b10 	mov.w	fp, #16
   8434e:	462e      	mov	r6, r5
   84350:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84352:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   84354:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84356:	e004      	b.n	84362 <_svfprintf_r+0xc32>
   84358:	3208      	adds	r2, #8
   8435a:	3f10      	subs	r7, #16
   8435c:	2f10      	cmp	r7, #16
   8435e:	f340 80b5 	ble.w	844cc <_svfprintf_r+0xd9c>
   84362:	3301      	adds	r3, #1
   84364:	3110      	adds	r1, #16
   84366:	2b07      	cmp	r3, #7
   84368:	9127      	str	r1, [sp, #156]	; 0x9c
   8436a:	9326      	str	r3, [sp, #152]	; 0x98
   8436c:	e882 0840 	stmia.w	r2, {r6, fp}
   84370:	ddf2      	ble.n	84358 <_svfprintf_r+0xc28>
   84372:	aa25      	add	r2, sp, #148	; 0x94
   84374:	4629      	mov	r1, r5
   84376:	4620      	mov	r0, r4
   84378:	f002 fa4e 	bl	86818 <__ssprint_r>
   8437c:	2800      	cmp	r0, #0
   8437e:	f47f aab4 	bne.w	838ea <_svfprintf_r+0x1ba>
   84382:	464a      	mov	r2, r9
   84384:	9927      	ldr	r1, [sp, #156]	; 0x9c
   84386:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84388:	e7e7      	b.n	8435a <_svfprintf_r+0xc2a>
   8438a:	2d00      	cmp	r5, #0
   8438c:	bf08      	it	eq
   8438e:	2c0a      	cmpeq	r4, #10
   84390:	f0c0 8090 	bcc.w	844b4 <_svfprintf_r+0xd84>
   84394:	464e      	mov	r6, r9
   84396:	4620      	mov	r0, r4
   84398:	4629      	mov	r1, r5
   8439a:	220a      	movs	r2, #10
   8439c:	2300      	movs	r3, #0
   8439e:	f003 fb4d 	bl	87a3c <__aeabi_uldivmod>
   843a2:	3230      	adds	r2, #48	; 0x30
   843a4:	f806 2d01 	strb.w	r2, [r6, #-1]!
   843a8:	4620      	mov	r0, r4
   843aa:	4629      	mov	r1, r5
   843ac:	2300      	movs	r3, #0
   843ae:	220a      	movs	r2, #10
   843b0:	f003 fb44 	bl	87a3c <__aeabi_uldivmod>
   843b4:	4604      	mov	r4, r0
   843b6:	460d      	mov	r5, r1
   843b8:	ea54 0305 	orrs.w	r3, r4, r5
   843bc:	d1eb      	bne.n	84396 <_svfprintf_r+0xc66>
   843be:	eba9 0306 	sub.w	r3, r9, r6
   843c2:	930e      	str	r3, [sp, #56]	; 0x38
   843c4:	f7ff bad0 	b.w	83968 <_svfprintf_r+0x238>
   843c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   843ca:	464e      	mov	r6, r9
   843cc:	930e      	str	r3, [sp, #56]	; 0x38
   843ce:	f7ff bacb 	b.w	83968 <_svfprintf_r+0x238>
   843d2:	1e5e      	subs	r6, r3, #1
   843d4:	2e00      	cmp	r6, #0
   843d6:	f77f aeca 	ble.w	8416e <_svfprintf_r+0xa3e>
   843da:	2e10      	cmp	r6, #16
   843dc:	f340 83e3 	ble.w	84ba6 <_svfprintf_r+0x1476>
   843e0:	4622      	mov	r2, r4
   843e2:	f04f 0b10 	mov.w	fp, #16
   843e6:	4d91      	ldr	r5, [pc, #580]	; (8462c <_svfprintf_r+0xefc>)
   843e8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   843ea:	e004      	b.n	843f6 <_svfprintf_r+0xcc6>
   843ec:	3e10      	subs	r6, #16
   843ee:	2e10      	cmp	r6, #16
   843f0:	f108 0808 	add.w	r8, r8, #8
   843f4:	dd15      	ble.n	84422 <_svfprintf_r+0xcf2>
   843f6:	3701      	adds	r7, #1
   843f8:	3210      	adds	r2, #16
   843fa:	2f07      	cmp	r7, #7
   843fc:	9227      	str	r2, [sp, #156]	; 0x9c
   843fe:	9726      	str	r7, [sp, #152]	; 0x98
   84400:	e888 0820 	stmia.w	r8, {r5, fp}
   84404:	ddf2      	ble.n	843ec <_svfprintf_r+0xcbc>
   84406:	aa25      	add	r2, sp, #148	; 0x94
   84408:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8440a:	4620      	mov	r0, r4
   8440c:	f002 fa04 	bl	86818 <__ssprint_r>
   84410:	2800      	cmp	r0, #0
   84412:	f47f aa6a 	bne.w	838ea <_svfprintf_r+0x1ba>
   84416:	3e10      	subs	r6, #16
   84418:	2e10      	cmp	r6, #16
   8441a:	46c8      	mov	r8, r9
   8441c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   8441e:	9f26      	ldr	r7, [sp, #152]	; 0x98
   84420:	dce9      	bgt.n	843f6 <_svfprintf_r+0xcc6>
   84422:	4614      	mov	r4, r2
   84424:	3701      	adds	r7, #1
   84426:	4434      	add	r4, r6
   84428:	2f07      	cmp	r7, #7
   8442a:	9427      	str	r4, [sp, #156]	; 0x9c
   8442c:	9726      	str	r7, [sp, #152]	; 0x98
   8442e:	e888 0060 	stmia.w	r8, {r5, r6}
   84432:	f77f ae9a 	ble.w	8416a <_svfprintf_r+0xa3a>
   84436:	aa25      	add	r2, sp, #148	; 0x94
   84438:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8443a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8443c:	f002 f9ec 	bl	86818 <__ssprint_r>
   84440:	2800      	cmp	r0, #0
   84442:	f47f aa52 	bne.w	838ea <_svfprintf_r+0x1ba>
   84446:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84448:	9f26      	ldr	r7, [sp, #152]	; 0x98
   8444a:	46c8      	mov	r8, r9
   8444c:	e68f      	b.n	8416e <_svfprintf_r+0xa3e>
   8444e:	3204      	adds	r2, #4
   84450:	681c      	ldr	r4, [r3, #0]
   84452:	2500      	movs	r5, #0
   84454:	2301      	movs	r3, #1
   84456:	920f      	str	r2, [sp, #60]	; 0x3c
   84458:	f7ff ba68 	b.w	8392c <_svfprintf_r+0x1fc>
   8445c:	681c      	ldr	r4, [r3, #0]
   8445e:	3304      	adds	r3, #4
   84460:	930f      	str	r3, [sp, #60]	; 0x3c
   84462:	2500      	movs	r5, #0
   84464:	e42a      	b.n	83cbc <_svfprintf_r+0x58c>
   84466:	681c      	ldr	r4, [r3, #0]
   84468:	3304      	adds	r3, #4
   8446a:	17e5      	asrs	r5, r4, #31
   8446c:	4622      	mov	r2, r4
   8446e:	930f      	str	r3, [sp, #60]	; 0x3c
   84470:	462b      	mov	r3, r5
   84472:	2a00      	cmp	r2, #0
   84474:	f173 0300 	sbcs.w	r3, r3, #0
   84478:	f6bf ac68 	bge.w	83d4c <_svfprintf_r+0x61c>
   8447c:	272d      	movs	r7, #45	; 0x2d
   8447e:	4264      	negs	r4, r4
   84480:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   84484:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   84488:	2301      	movs	r3, #1
   8448a:	f7ff ba53 	b.w	83934 <_svfprintf_r+0x204>
   8448e:	990f      	ldr	r1, [sp, #60]	; 0x3c
   84490:	2500      	movs	r5, #0
   84492:	460a      	mov	r2, r1
   84494:	3204      	adds	r2, #4
   84496:	680c      	ldr	r4, [r1, #0]
   84498:	920f      	str	r2, [sp, #60]	; 0x3c
   8449a:	f7ff ba47 	b.w	8392c <_svfprintf_r+0x1fc>
   8449e:	4614      	mov	r4, r2
   844a0:	3301      	adds	r3, #1
   844a2:	4434      	add	r4, r6
   844a4:	2b07      	cmp	r3, #7
   844a6:	9427      	str	r4, [sp, #156]	; 0x9c
   844a8:	9326      	str	r3, [sp, #152]	; 0x98
   844aa:	e888 0060 	stmia.w	r8, {r5, r6}
   844ae:	f77f ab2f 	ble.w	83b10 <_svfprintf_r+0x3e0>
   844b2:	e6e0      	b.n	84276 <_svfprintf_r+0xb46>
   844b4:	f8dd b01c 	ldr.w	fp, [sp, #28]
   844b8:	2301      	movs	r3, #1
   844ba:	ae42      	add	r6, sp, #264	; 0x108
   844bc:	3430      	adds	r4, #48	; 0x30
   844be:	f8cd b01c 	str.w	fp, [sp, #28]
   844c2:	f806 4d41 	strb.w	r4, [r6, #-65]!
   844c6:	930e      	str	r3, [sp, #56]	; 0x38
   844c8:	f7ff ba4e 	b.w	83968 <_svfprintf_r+0x238>
   844cc:	4635      	mov	r5, r6
   844ce:	460c      	mov	r4, r1
   844d0:	4646      	mov	r6, r8
   844d2:	4690      	mov	r8, r2
   844d4:	3301      	adds	r3, #1
   844d6:	443c      	add	r4, r7
   844d8:	2b07      	cmp	r3, #7
   844da:	9427      	str	r4, [sp, #156]	; 0x9c
   844dc:	9326      	str	r3, [sp, #152]	; 0x98
   844de:	e888 00a0 	stmia.w	r8, {r5, r7}
   844e2:	f300 8246 	bgt.w	84972 <_svfprintf_r+0x1242>
   844e6:	f108 0808 	add.w	r8, r8, #8
   844ea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   844ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   844ee:	429a      	cmp	r2, r3
   844f0:	db45      	blt.n	8457e <_svfprintf_r+0xe4e>
   844f2:	9b07      	ldr	r3, [sp, #28]
   844f4:	07d9      	lsls	r1, r3, #31
   844f6:	d442      	bmi.n	8457e <_svfprintf_r+0xe4e>
   844f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   844fa:	9812      	ldr	r0, [sp, #72]	; 0x48
   844fc:	1a9a      	subs	r2, r3, r2
   844fe:	1a1d      	subs	r5, r3, r0
   84500:	4295      	cmp	r5, r2
   84502:	bfa8      	it	ge
   84504:	4615      	movge	r5, r2
   84506:	2d00      	cmp	r5, #0
   84508:	dd0e      	ble.n	84528 <_svfprintf_r+0xdf8>
   8450a:	9926      	ldr	r1, [sp, #152]	; 0x98
   8450c:	4406      	add	r6, r0
   8450e:	3101      	adds	r1, #1
   84510:	442c      	add	r4, r5
   84512:	2907      	cmp	r1, #7
   84514:	f8c8 6000 	str.w	r6, [r8]
   84518:	9427      	str	r4, [sp, #156]	; 0x9c
   8451a:	f8c8 5004 	str.w	r5, [r8, #4]
   8451e:	9126      	str	r1, [sp, #152]	; 0x98
   84520:	f300 8216 	bgt.w	84950 <_svfprintf_r+0x1220>
   84524:	f108 0808 	add.w	r8, r8, #8
   84528:	2d00      	cmp	r5, #0
   8452a:	bfb4      	ite	lt
   8452c:	4616      	movlt	r6, r2
   8452e:	1b56      	subge	r6, r2, r5
   84530:	2e00      	cmp	r6, #0
   84532:	f77f aaef 	ble.w	83b14 <_svfprintf_r+0x3e4>
   84536:	2e10      	cmp	r6, #16
   84538:	f340 82f3 	ble.w	84b22 <_svfprintf_r+0x13f2>
   8453c:	4622      	mov	r2, r4
   8453e:	2710      	movs	r7, #16
   84540:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84542:	4d3a      	ldr	r5, [pc, #232]	; (8462c <_svfprintf_r+0xefc>)
   84544:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   84548:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   8454a:	e004      	b.n	84556 <_svfprintf_r+0xe26>
   8454c:	f108 0808 	add.w	r8, r8, #8
   84550:	3e10      	subs	r6, #16
   84552:	2e10      	cmp	r6, #16
   84554:	dda3      	ble.n	8449e <_svfprintf_r+0xd6e>
   84556:	3301      	adds	r3, #1
   84558:	3210      	adds	r2, #16
   8455a:	2b07      	cmp	r3, #7
   8455c:	9227      	str	r2, [sp, #156]	; 0x9c
   8455e:	9326      	str	r3, [sp, #152]	; 0x98
   84560:	e888 00a0 	stmia.w	r8, {r5, r7}
   84564:	ddf2      	ble.n	8454c <_svfprintf_r+0xe1c>
   84566:	aa25      	add	r2, sp, #148	; 0x94
   84568:	4621      	mov	r1, r4
   8456a:	4658      	mov	r0, fp
   8456c:	f002 f954 	bl	86818 <__ssprint_r>
   84570:	2800      	cmp	r0, #0
   84572:	f47f a9ba 	bne.w	838ea <_svfprintf_r+0x1ba>
   84576:	46c8      	mov	r8, r9
   84578:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   8457a:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8457c:	e7e8      	b.n	84550 <_svfprintf_r+0xe20>
   8457e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84580:	9819      	ldr	r0, [sp, #100]	; 0x64
   84582:	3301      	adds	r3, #1
   84584:	991a      	ldr	r1, [sp, #104]	; 0x68
   84586:	4404      	add	r4, r0
   84588:	2b07      	cmp	r3, #7
   8458a:	9427      	str	r4, [sp, #156]	; 0x9c
   8458c:	f8c8 1000 	str.w	r1, [r8]
   84590:	f8c8 0004 	str.w	r0, [r8, #4]
   84594:	9326      	str	r3, [sp, #152]	; 0x98
   84596:	f300 81cf 	bgt.w	84938 <_svfprintf_r+0x1208>
   8459a:	f108 0808 	add.w	r8, r8, #8
   8459e:	e7ab      	b.n	844f8 <_svfprintf_r+0xdc8>
   845a0:	9b07      	ldr	r3, [sp, #28]
   845a2:	07da      	lsls	r2, r3, #31
   845a4:	f53f adad 	bmi.w	84102 <_svfprintf_r+0x9d2>
   845a8:	2301      	movs	r3, #1
   845aa:	9f26      	ldr	r7, [sp, #152]	; 0x98
   845ac:	441c      	add	r4, r3
   845ae:	441f      	add	r7, r3
   845b0:	2f07      	cmp	r7, #7
   845b2:	9427      	str	r4, [sp, #156]	; 0x9c
   845b4:	f8c8 6000 	str.w	r6, [r8]
   845b8:	9726      	str	r7, [sp, #152]	; 0x98
   845ba:	f8c8 3004 	str.w	r3, [r8, #4]
   845be:	f77f add4 	ble.w	8416a <_svfprintf_r+0xa3a>
   845c2:	aa25      	add	r2, sp, #148	; 0x94
   845c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   845c6:	980c      	ldr	r0, [sp, #48]	; 0x30
   845c8:	f002 f926 	bl	86818 <__ssprint_r>
   845cc:	2800      	cmp	r0, #0
   845ce:	f47f a98c 	bne.w	838ea <_svfprintf_r+0x1ba>
   845d2:	46c8      	mov	r8, r9
   845d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   845d6:	9f26      	ldr	r7, [sp, #152]	; 0x98
   845d8:	e5c9      	b.n	8416e <_svfprintf_r+0xa3e>
   845da:	aa25      	add	r2, sp, #148	; 0x94
   845dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   845de:	980c      	ldr	r0, [sp, #48]	; 0x30
   845e0:	f002 f91a 	bl	86818 <__ssprint_r>
   845e4:	2800      	cmp	r0, #0
   845e6:	f47f a980 	bne.w	838ea <_svfprintf_r+0x1ba>
   845ea:	46c8      	mov	r8, r9
   845ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   845ee:	9f26      	ldr	r7, [sp, #152]	; 0x98
   845f0:	e596      	b.n	84120 <_svfprintf_r+0x9f0>
   845f2:	aa25      	add	r2, sp, #148	; 0x94
   845f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
   845f6:	980c      	ldr	r0, [sp, #48]	; 0x30
   845f8:	f002 f90e 	bl	86818 <__ssprint_r>
   845fc:	2800      	cmp	r0, #0
   845fe:	f47f a974 	bne.w	838ea <_svfprintf_r+0x1ba>
   84602:	46c8      	mov	r8, r9
   84604:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84606:	9f26      	ldr	r7, [sp, #152]	; 0x98
   84608:	e599      	b.n	8413e <_svfprintf_r+0xa0e>
   8460a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
   8460c:	3407      	adds	r4, #7
   8460e:	f024 0407 	bic.w	r4, r4, #7
   84612:	f104 0108 	add.w	r1, r4, #8
   84616:	e9d4 2300 	ldrd	r2, r3, [r4]
   8461a:	910f      	str	r1, [sp, #60]	; 0x3c
   8461c:	4614      	mov	r4, r2
   8461e:	461d      	mov	r5, r3
   84620:	f7ff bb8f 	b.w	83d42 <_svfprintf_r+0x612>
   84624:	464e      	mov	r6, r9
   84626:	f7ff b99f 	b.w	83968 <_svfprintf_r+0x238>
   8462a:	bf00      	nop
   8462c:	00087f4c 	.word	0x00087f4c
   84630:	aa25      	add	r2, sp, #148	; 0x94
   84632:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84634:	980c      	ldr	r0, [sp, #48]	; 0x30
   84636:	f002 f8ef 	bl	86818 <__ssprint_r>
   8463a:	2800      	cmp	r0, #0
   8463c:	f47f a955 	bne.w	838ea <_svfprintf_r+0x1ba>
   84640:	46c8      	mov	r8, r9
   84642:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84644:	f7ff ba16 	b.w	83a74 <_svfprintf_r+0x344>
   84648:	9c15      	ldr	r4, [sp, #84]	; 0x54
   8464a:	4622      	mov	r2, r4
   8464c:	4620      	mov	r0, r4
   8464e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   84650:	4623      	mov	r3, r4
   84652:	4621      	mov	r1, r4
   84654:	f003 f9b4 	bl	879c0 <__aeabi_dcmpun>
   84658:	2800      	cmp	r0, #0
   8465a:	f040 8273 	bne.w	84b44 <_svfprintf_r+0x1414>
   8465e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84660:	3301      	adds	r3, #1
   84662:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84664:	f023 0320 	bic.w	r3, r3, #32
   84668:	930e      	str	r3, [sp, #56]	; 0x38
   8466a:	f000 819c 	beq.w	849a6 <_svfprintf_r+0x1276>
   8466e:	2b47      	cmp	r3, #71	; 0x47
   84670:	f000 80d6 	beq.w	84820 <_svfprintf_r+0x10f0>
   84674:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
   84678:	9307      	str	r3, [sp, #28]
   8467a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8467c:	1e1f      	subs	r7, r3, #0
   8467e:	9b15      	ldr	r3, [sp, #84]	; 0x54
   84680:	9308      	str	r3, [sp, #32]
   84682:	bfb7      	itett	lt
   84684:	463b      	movlt	r3, r7
   84686:	2300      	movge	r3, #0
   84688:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
   8468c:	232d      	movlt	r3, #45	; 0x2d
   8468e:	9310      	str	r3, [sp, #64]	; 0x40
   84690:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84692:	2b66      	cmp	r3, #102	; 0x66
   84694:	f000 8190 	beq.w	849b8 <_svfprintf_r+0x1288>
   84698:	2b46      	cmp	r3, #70	; 0x46
   8469a:	f000 80a4 	beq.w	847e6 <_svfprintf_r+0x10b6>
   8469e:	2002      	movs	r0, #2
   846a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   846a2:	a923      	add	r1, sp, #140	; 0x8c
   846a4:	2b45      	cmp	r3, #69	; 0x45
   846a6:	bf0a      	itet	eq
   846a8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
   846aa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
   846ac:	1c5d      	addeq	r5, r3, #1
   846ae:	e88d 0021 	stmia.w	sp, {r0, r5}
   846b2:	9104      	str	r1, [sp, #16]
   846b4:	a820      	add	r0, sp, #128	; 0x80
   846b6:	a91f      	add	r1, sp, #124	; 0x7c
   846b8:	463b      	mov	r3, r7
   846ba:	9003      	str	r0, [sp, #12]
   846bc:	9a08      	ldr	r2, [sp, #32]
   846be:	9102      	str	r1, [sp, #8]
   846c0:	980c      	ldr	r0, [sp, #48]	; 0x30
   846c2:	f000 fb59 	bl	84d78 <_dtoa_r>
   846c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
   846c8:	4606      	mov	r6, r0
   846ca:	2b67      	cmp	r3, #103	; 0x67
   846cc:	f040 81ba 	bne.w	84a44 <_svfprintf_r+0x1314>
   846d0:	f01b 0f01 	tst.w	fp, #1
   846d4:	f000 8223 	beq.w	84b1e <_svfprintf_r+0x13ee>
   846d8:	1974      	adds	r4, r6, r5
   846da:	9a16      	ldr	r2, [sp, #88]	; 0x58
   846dc:	9808      	ldr	r0, [sp, #32]
   846de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   846e0:	4639      	mov	r1, r7
   846e2:	f003 f93b 	bl	8795c <__aeabi_dcmpeq>
   846e6:	2800      	cmp	r0, #0
   846e8:	f040 8124 	bne.w	84934 <_svfprintf_r+0x1204>
   846ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   846ee:	42a3      	cmp	r3, r4
   846f0:	d206      	bcs.n	84700 <_svfprintf_r+0xfd0>
   846f2:	2130      	movs	r1, #48	; 0x30
   846f4:	1c5a      	adds	r2, r3, #1
   846f6:	9223      	str	r2, [sp, #140]	; 0x8c
   846f8:	7019      	strb	r1, [r3, #0]
   846fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   846fc:	429c      	cmp	r4, r3
   846fe:	d8f9      	bhi.n	846f4 <_svfprintf_r+0xfc4>
   84700:	1b9b      	subs	r3, r3, r6
   84702:	9313      	str	r3, [sp, #76]	; 0x4c
   84704:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84706:	2b47      	cmp	r3, #71	; 0x47
   84708:	f000 80a2 	beq.w	84850 <_svfprintf_r+0x1120>
   8470c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8470e:	2b65      	cmp	r3, #101	; 0x65
   84710:	f340 81a7 	ble.w	84a62 <_svfprintf_r+0x1332>
   84714:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84716:	2b66      	cmp	r3, #102	; 0x66
   84718:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   8471a:	9312      	str	r3, [sp, #72]	; 0x48
   8471c:	f000 8171 	beq.w	84a02 <_svfprintf_r+0x12d2>
   84720:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84722:	9a12      	ldr	r2, [sp, #72]	; 0x48
   84724:	4619      	mov	r1, r3
   84726:	4291      	cmp	r1, r2
   84728:	f300 815d 	bgt.w	849e6 <_svfprintf_r+0x12b6>
   8472c:	f01b 0f01 	tst.w	fp, #1
   84730:	f040 81f0 	bne.w	84b14 <_svfprintf_r+0x13e4>
   84734:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   84738:	9308      	str	r3, [sp, #32]
   8473a:	2367      	movs	r3, #103	; 0x67
   8473c:	920e      	str	r2, [sp, #56]	; 0x38
   8473e:	9311      	str	r3, [sp, #68]	; 0x44
   84740:	9b10      	ldr	r3, [sp, #64]	; 0x40
   84742:	2b00      	cmp	r3, #0
   84744:	d17d      	bne.n	84842 <_svfprintf_r+0x1112>
   84746:	930a      	str	r3, [sp, #40]	; 0x28
   84748:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   8474c:	f7ff b914 	b.w	83978 <_svfprintf_r+0x248>
   84750:	f024 0407 	bic.w	r4, r4, #7
   84754:	6823      	ldr	r3, [r4, #0]
   84756:	9315      	str	r3, [sp, #84]	; 0x54
   84758:	6863      	ldr	r3, [r4, #4]
   8475a:	9314      	str	r3, [sp, #80]	; 0x50
   8475c:	f104 0308 	add.w	r3, r4, #8
   84760:	930f      	str	r3, [sp, #60]	; 0x3c
   84762:	f7ff bb2f 	b.w	83dc4 <_svfprintf_r+0x694>
   84766:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84768:	6813      	ldr	r3, [r2, #0]
   8476a:	3204      	adds	r2, #4
   8476c:	920f      	str	r2, [sp, #60]	; 0x3c
   8476e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   84770:	601a      	str	r2, [r3, #0]
   84772:	f7ff b804 	b.w	8377e <_svfprintf_r+0x4e>
   84776:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84778:	4daf      	ldr	r5, [pc, #700]	; (84a38 <_svfprintf_r+0x1308>)
   8477a:	f7ff b9ad 	b.w	83ad8 <_svfprintf_r+0x3a8>
   8477e:	aa25      	add	r2, sp, #148	; 0x94
   84780:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84782:	980c      	ldr	r0, [sp, #48]	; 0x30
   84784:	f002 f848 	bl	86818 <__ssprint_r>
   84788:	2800      	cmp	r0, #0
   8478a:	f47f a8ae 	bne.w	838ea <_svfprintf_r+0x1ba>
   8478e:	46c8      	mov	r8, r9
   84790:	e431      	b.n	83ff6 <_svfprintf_r+0x8c6>
   84792:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84794:	4613      	mov	r3, r2
   84796:	3304      	adds	r3, #4
   84798:	930f      	str	r3, [sp, #60]	; 0x3c
   8479a:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8479c:	6811      	ldr	r1, [r2, #0]
   8479e:	17dd      	asrs	r5, r3, #31
   847a0:	461a      	mov	r2, r3
   847a2:	462b      	mov	r3, r5
   847a4:	e9c1 2300 	strd	r2, r3, [r1]
   847a8:	f7fe bfe9 	b.w	8377e <_svfprintf_r+0x4e>
   847ac:	aa25      	add	r2, sp, #148	; 0x94
   847ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
   847b0:	980c      	ldr	r0, [sp, #48]	; 0x30
   847b2:	f002 f831 	bl	86818 <__ssprint_r>
   847b6:	2800      	cmp	r0, #0
   847b8:	f47f a897 	bne.w	838ea <_svfprintf_r+0x1ba>
   847bc:	46c8      	mov	r8, r9
   847be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   847c0:	e432      	b.n	84028 <_svfprintf_r+0x8f8>
   847c2:	f108 0808 	add.w	r8, r8, #8
   847c6:	e52f      	b.n	84228 <_svfprintf_r+0xaf8>
   847c8:	2140      	movs	r1, #64	; 0x40
   847ca:	980c      	ldr	r0, [sp, #48]	; 0x30
   847cc:	f001 fa22 	bl	85c14 <_malloc_r>
   847d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   847d2:	6010      	str	r0, [r2, #0]
   847d4:	6110      	str	r0, [r2, #16]
   847d6:	2800      	cmp	r0, #0
   847d8:	f000 8214 	beq.w	84c04 <_svfprintf_r+0x14d4>
   847dc:	2340      	movs	r3, #64	; 0x40
   847de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   847e0:	6153      	str	r3, [r2, #20]
   847e2:	f7fe bfbc 	b.w	8375e <_svfprintf_r+0x2e>
   847e6:	2003      	movs	r0, #3
   847e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   847ea:	a923      	add	r1, sp, #140	; 0x8c
   847ec:	e88d 0011 	stmia.w	sp, {r0, r4}
   847f0:	9104      	str	r1, [sp, #16]
   847f2:	a820      	add	r0, sp, #128	; 0x80
   847f4:	a91f      	add	r1, sp, #124	; 0x7c
   847f6:	9003      	str	r0, [sp, #12]
   847f8:	9a08      	ldr	r2, [sp, #32]
   847fa:	463b      	mov	r3, r7
   847fc:	9102      	str	r1, [sp, #8]
   847fe:	980c      	ldr	r0, [sp, #48]	; 0x30
   84800:	f000 faba 	bl	84d78 <_dtoa_r>
   84804:	4625      	mov	r5, r4
   84806:	4606      	mov	r6, r0
   84808:	9b11      	ldr	r3, [sp, #68]	; 0x44
   8480a:	1974      	adds	r4, r6, r5
   8480c:	2b46      	cmp	r3, #70	; 0x46
   8480e:	f47f af64 	bne.w	846da <_svfprintf_r+0xfaa>
   84812:	7833      	ldrb	r3, [r6, #0]
   84814:	2b30      	cmp	r3, #48	; 0x30
   84816:	f000 8187 	beq.w	84b28 <_svfprintf_r+0x13f8>
   8481a:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
   8481c:	442c      	add	r4, r5
   8481e:	e75c      	b.n	846da <_svfprintf_r+0xfaa>
   84820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84822:	2b00      	cmp	r3, #0
   84824:	bf08      	it	eq
   84826:	2301      	moveq	r3, #1
   84828:	930a      	str	r3, [sp, #40]	; 0x28
   8482a:	e723      	b.n	84674 <_svfprintf_r+0xf44>
   8482c:	4630      	mov	r0, r6
   8482e:	950a      	str	r5, [sp, #40]	; 0x28
   84830:	f7fe ff50 	bl	836d4 <strlen>
   84834:	940f      	str	r4, [sp, #60]	; 0x3c
   84836:	900e      	str	r0, [sp, #56]	; 0x38
   84838:	f8cd b01c 	str.w	fp, [sp, #28]
   8483c:	4603      	mov	r3, r0
   8483e:	f7ff b9e7 	b.w	83c10 <_svfprintf_r+0x4e0>
   84842:	272d      	movs	r7, #45	; 0x2d
   84844:	2300      	movs	r3, #0
   84846:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
   8484a:	930a      	str	r3, [sp, #40]	; 0x28
   8484c:	f7ff b895 	b.w	8397a <_svfprintf_r+0x24a>
   84850:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   84852:	461a      	mov	r2, r3
   84854:	9312      	str	r3, [sp, #72]	; 0x48
   84856:	3303      	adds	r3, #3
   84858:	db04      	blt.n	84864 <_svfprintf_r+0x1134>
   8485a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8485c:	4619      	mov	r1, r3
   8485e:	4291      	cmp	r1, r2
   84860:	f6bf af5e 	bge.w	84720 <_svfprintf_r+0xff0>
   84864:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84866:	3b02      	subs	r3, #2
   84868:	9311      	str	r3, [sp, #68]	; 0x44
   8486a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   8486c:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
   84870:	3b01      	subs	r3, #1
   84872:	2b00      	cmp	r3, #0
   84874:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
   84878:	bfb4      	ite	lt
   8487a:	222d      	movlt	r2, #45	; 0x2d
   8487c:	222b      	movge	r2, #43	; 0x2b
   8487e:	931f      	str	r3, [sp, #124]	; 0x7c
   84880:	bfb8      	it	lt
   84882:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
   84884:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
   84888:	bfb8      	it	lt
   8488a:	f1c3 0301 	rsblt	r3, r3, #1
   8488e:	2b09      	cmp	r3, #9
   84890:	f340 811f 	ble.w	84ad2 <_svfprintf_r+0x13a2>
   84894:	f10d 0093 	add.w	r0, sp, #147	; 0x93
   84898:	4601      	mov	r1, r0
   8489a:	4c68      	ldr	r4, [pc, #416]	; (84a3c <_svfprintf_r+0x130c>)
   8489c:	e000      	b.n	848a0 <_svfprintf_r+0x1170>
   8489e:	4611      	mov	r1, r2
   848a0:	fb84 5203 	smull	r5, r2, r4, r3
   848a4:	17dd      	asrs	r5, r3, #31
   848a6:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
   848aa:	eb05 0285 	add.w	r2, r5, r5, lsl #2
   848ae:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
   848b2:	3230      	adds	r2, #48	; 0x30
   848b4:	2d09      	cmp	r5, #9
   848b6:	f801 2c01 	strb.w	r2, [r1, #-1]
   848ba:	462b      	mov	r3, r5
   848bc:	f101 32ff 	add.w	r2, r1, #4294967295
   848c0:	dced      	bgt.n	8489e <_svfprintf_r+0x116e>
   848c2:	3330      	adds	r3, #48	; 0x30
   848c4:	3902      	subs	r1, #2
   848c6:	b2dc      	uxtb	r4, r3
   848c8:	4288      	cmp	r0, r1
   848ca:	f802 4c01 	strb.w	r4, [r2, #-1]
   848ce:	f240 8192 	bls.w	84bf6 <_svfprintf_r+0x14c6>
   848d2:	f10d 0186 	add.w	r1, sp, #134	; 0x86
   848d6:	4613      	mov	r3, r2
   848d8:	e001      	b.n	848de <_svfprintf_r+0x11ae>
   848da:	f813 4b01 	ldrb.w	r4, [r3], #1
   848de:	4283      	cmp	r3, r0
   848e0:	f801 4b01 	strb.w	r4, [r1], #1
   848e4:	d1f9      	bne.n	848da <_svfprintf_r+0x11aa>
   848e6:	3301      	adds	r3, #1
   848e8:	1a9b      	subs	r3, r3, r2
   848ea:	f10d 0286 	add.w	r2, sp, #134	; 0x86
   848ee:	4413      	add	r3, r2
   848f0:	aa21      	add	r2, sp, #132	; 0x84
   848f2:	1a9b      	subs	r3, r3, r2
   848f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   848f6:	931b      	str	r3, [sp, #108]	; 0x6c
   848f8:	2a01      	cmp	r2, #1
   848fa:	4413      	add	r3, r2
   848fc:	930e      	str	r3, [sp, #56]	; 0x38
   848fe:	f340 8148 	ble.w	84b92 <_svfprintf_r+0x1462>
   84902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84904:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84906:	4413      	add	r3, r2
   84908:	930e      	str	r3, [sp, #56]	; 0x38
   8490a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   8490e:	9308      	str	r3, [sp, #32]
   84910:	2300      	movs	r3, #0
   84912:	9312      	str	r3, [sp, #72]	; 0x48
   84914:	e714      	b.n	84740 <_svfprintf_r+0x1010>
   84916:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84918:	9a26      	ldr	r2, [sp, #152]	; 0x98
   8491a:	f7ff b876 	b.w	83a0a <_svfprintf_r+0x2da>
   8491e:	aa25      	add	r2, sp, #148	; 0x94
   84920:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84922:	980c      	ldr	r0, [sp, #48]	; 0x30
   84924:	f001 ff78 	bl	86818 <__ssprint_r>
   84928:	2800      	cmp	r0, #0
   8492a:	f47e afde 	bne.w	838ea <_svfprintf_r+0x1ba>
   8492e:	46c8      	mov	r8, r9
   84930:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84932:	e4fb      	b.n	8432c <_svfprintf_r+0xbfc>
   84934:	4623      	mov	r3, r4
   84936:	e6e3      	b.n	84700 <_svfprintf_r+0xfd0>
   84938:	aa25      	add	r2, sp, #148	; 0x94
   8493a:	990b      	ldr	r1, [sp, #44]	; 0x2c
   8493c:	980c      	ldr	r0, [sp, #48]	; 0x30
   8493e:	f001 ff6b 	bl	86818 <__ssprint_r>
   84942:	2800      	cmp	r0, #0
   84944:	f47e afd1 	bne.w	838ea <_svfprintf_r+0x1ba>
   84948:	46c8      	mov	r8, r9
   8494a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   8494c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   8494e:	e5d3      	b.n	844f8 <_svfprintf_r+0xdc8>
   84950:	aa25      	add	r2, sp, #148	; 0x94
   84952:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84954:	980c      	ldr	r0, [sp, #48]	; 0x30
   84956:	f001 ff5f 	bl	86818 <__ssprint_r>
   8495a:	2800      	cmp	r0, #0
   8495c:	f47e afc5 	bne.w	838ea <_svfprintf_r+0x1ba>
   84960:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   84962:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   84964:	46c8      	mov	r8, r9
   84966:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84968:	1a9a      	subs	r2, r3, r2
   8496a:	e5dd      	b.n	84528 <_svfprintf_r+0xdf8>
   8496c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   8496e:	f7ff b8fe 	b.w	83b6e <_svfprintf_r+0x43e>
   84972:	aa25      	add	r2, sp, #148	; 0x94
   84974:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84976:	980c      	ldr	r0, [sp, #48]	; 0x30
   84978:	f001 ff4e 	bl	86818 <__ssprint_r>
   8497c:	2800      	cmp	r0, #0
   8497e:	f47e afb4 	bne.w	838ea <_svfprintf_r+0x1ba>
   84982:	46c8      	mov	r8, r9
   84984:	9c27      	ldr	r4, [sp, #156]	; 0x9c
   84986:	e5b0      	b.n	844ea <_svfprintf_r+0xdba>
   84988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8498a:	4637      	mov	r7, r6
   8498c:	2b06      	cmp	r3, #6
   8498e:	bf28      	it	cs
   84990:	2306      	movcs	r3, #6
   84992:	960a      	str	r6, [sp, #40]	; 0x28
   84994:	9612      	str	r6, [sp, #72]	; 0x48
   84996:	9308      	str	r3, [sp, #32]
   84998:	940f      	str	r4, [sp, #60]	; 0x3c
   8499a:	f8cd b01c 	str.w	fp, [sp, #28]
   8499e:	930e      	str	r3, [sp, #56]	; 0x38
   849a0:	4e27      	ldr	r6, [pc, #156]	; (84a40 <_svfprintf_r+0x1310>)
   849a2:	f7fe bfe9 	b.w	83978 <_svfprintf_r+0x248>
   849a6:	2306      	movs	r3, #6
   849a8:	930a      	str	r3, [sp, #40]	; 0x28
   849aa:	e663      	b.n	84674 <_svfprintf_r+0xf44>
   849ac:	232d      	movs	r3, #45	; 0x2d
   849ae:	461f      	mov	r7, r3
   849b0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
   849b4:	f7ff ba28 	b.w	83e08 <_svfprintf_r+0x6d8>
   849b8:	2003      	movs	r0, #3
   849ba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   849bc:	a923      	add	r1, sp, #140	; 0x8c
   849be:	e88d 0011 	stmia.w	sp, {r0, r4}
   849c2:	9104      	str	r1, [sp, #16]
   849c4:	a820      	add	r0, sp, #128	; 0x80
   849c6:	a91f      	add	r1, sp, #124	; 0x7c
   849c8:	9003      	str	r0, [sp, #12]
   849ca:	9a08      	ldr	r2, [sp, #32]
   849cc:	463b      	mov	r3, r7
   849ce:	9102      	str	r1, [sp, #8]
   849d0:	980c      	ldr	r0, [sp, #48]	; 0x30
   849d2:	f000 f9d1 	bl	84d78 <_dtoa_r>
   849d6:	4625      	mov	r5, r4
   849d8:	4606      	mov	r6, r0
   849da:	1904      	adds	r4, r0, r4
   849dc:	e719      	b.n	84812 <_svfprintf_r+0x10e2>
   849de:	9b26      	ldr	r3, [sp, #152]	; 0x98
   849e0:	4d15      	ldr	r5, [pc, #84]	; (84a38 <_svfprintf_r+0x1308>)
   849e2:	f7ff bb7e 	b.w	840e2 <_svfprintf_r+0x9b2>
   849e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
   849e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   849ea:	4413      	add	r3, r2
   849ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
   849ee:	930e      	str	r3, [sp, #56]	; 0x38
   849f0:	2a00      	cmp	r2, #0
   849f2:	f340 80c7 	ble.w	84b84 <_svfprintf_r+0x1454>
   849f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   849fa:	9308      	str	r3, [sp, #32]
   849fc:	2367      	movs	r3, #103	; 0x67
   849fe:	9311      	str	r3, [sp, #68]	; 0x44
   84a00:	e69e      	b.n	84740 <_svfprintf_r+0x1010>
   84a02:	2b00      	cmp	r3, #0
   84a04:	f340 80e1 	ble.w	84bca <_svfprintf_r+0x149a>
   84a08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84a0a:	2a00      	cmp	r2, #0
   84a0c:	f040 80b0 	bne.w	84b70 <_svfprintf_r+0x1440>
   84a10:	f01b 0f01 	tst.w	fp, #1
   84a14:	f040 80ac 	bne.w	84b70 <_svfprintf_r+0x1440>
   84a18:	9308      	str	r3, [sp, #32]
   84a1a:	930e      	str	r3, [sp, #56]	; 0x38
   84a1c:	e690      	b.n	84740 <_svfprintf_r+0x1010>
   84a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84a20:	940f      	str	r4, [sp, #60]	; 0x3c
   84a22:	9308      	str	r3, [sp, #32]
   84a24:	930e      	str	r3, [sp, #56]	; 0x38
   84a26:	900a      	str	r0, [sp, #40]	; 0x28
   84a28:	f8cd b01c 	str.w	fp, [sp, #28]
   84a2c:	9012      	str	r0, [sp, #72]	; 0x48
   84a2e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
   84a32:	f7fe bfa1 	b.w	83978 <_svfprintf_r+0x248>
   84a36:	bf00      	nop
   84a38:	00087f4c 	.word	0x00087f4c
   84a3c:	66666667 	.word	0x66666667
   84a40:	00087f30 	.word	0x00087f30
   84a44:	9b11      	ldr	r3, [sp, #68]	; 0x44
   84a46:	2b47      	cmp	r3, #71	; 0x47
   84a48:	f47f ae46 	bne.w	846d8 <_svfprintf_r+0xfa8>
   84a4c:	f01b 0f01 	tst.w	fp, #1
   84a50:	f47f aeda 	bne.w	84808 <_svfprintf_r+0x10d8>
   84a54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   84a56:	1b9b      	subs	r3, r3, r6
   84a58:	9313      	str	r3, [sp, #76]	; 0x4c
   84a5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84a5c:	2b47      	cmp	r3, #71	; 0x47
   84a5e:	f43f aef7 	beq.w	84850 <_svfprintf_r+0x1120>
   84a62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   84a64:	9312      	str	r3, [sp, #72]	; 0x48
   84a66:	e700      	b.n	8486a <_svfprintf_r+0x113a>
   84a68:	2000      	movs	r0, #0
   84a6a:	900a      	str	r0, [sp, #40]	; 0x28
   84a6c:	f7fe bebc 	b.w	837e8 <_svfprintf_r+0xb8>
   84a70:	424f      	negs	r7, r1
   84a72:	3110      	adds	r1, #16
   84a74:	da35      	bge.n	84ae2 <_svfprintf_r+0x13b2>
   84a76:	2410      	movs	r4, #16
   84a78:	4d6a      	ldr	r5, [pc, #424]	; (84c24 <_svfprintf_r+0x14f4>)
   84a7a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   84a7e:	e004      	b.n	84a8a <_svfprintf_r+0x135a>
   84a80:	f108 0808 	add.w	r8, r8, #8
   84a84:	3f10      	subs	r7, #16
   84a86:	2f10      	cmp	r7, #16
   84a88:	dd2c      	ble.n	84ae4 <_svfprintf_r+0x13b4>
   84a8a:	3301      	adds	r3, #1
   84a8c:	3210      	adds	r2, #16
   84a8e:	2b07      	cmp	r3, #7
   84a90:	9227      	str	r2, [sp, #156]	; 0x9c
   84a92:	9326      	str	r3, [sp, #152]	; 0x98
   84a94:	f8c8 5000 	str.w	r5, [r8]
   84a98:	f8c8 4004 	str.w	r4, [r8, #4]
   84a9c:	ddf0      	ble.n	84a80 <_svfprintf_r+0x1350>
   84a9e:	aa25      	add	r2, sp, #148	; 0x94
   84aa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84aa2:	4658      	mov	r0, fp
   84aa4:	f001 feb8 	bl	86818 <__ssprint_r>
   84aa8:	2800      	cmp	r0, #0
   84aaa:	f47e af1e 	bne.w	838ea <_svfprintf_r+0x1ba>
   84aae:	46c8      	mov	r8, r9
   84ab0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84ab2:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84ab4:	e7e6      	b.n	84a84 <_svfprintf_r+0x1354>
   84ab6:	aa25      	add	r2, sp, #148	; 0x94
   84ab8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84aba:	980c      	ldr	r0, [sp, #48]	; 0x30
   84abc:	f001 feac 	bl	86818 <__ssprint_r>
   84ac0:	2800      	cmp	r0, #0
   84ac2:	f47e af12 	bne.w	838ea <_svfprintf_r+0x1ba>
   84ac6:	46c8      	mov	r8, r9
   84ac8:	991f      	ldr	r1, [sp, #124]	; 0x7c
   84aca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84acc:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84ace:	f7ff bbc3 	b.w	84258 <_svfprintf_r+0xb28>
   84ad2:	2230      	movs	r2, #48	; 0x30
   84ad4:	4413      	add	r3, r2
   84ad6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
   84ada:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
   84ade:	ab22      	add	r3, sp, #136	; 0x88
   84ae0:	e706      	b.n	848f0 <_svfprintf_r+0x11c0>
   84ae2:	4d50      	ldr	r5, [pc, #320]	; (84c24 <_svfprintf_r+0x14f4>)
   84ae4:	3301      	adds	r3, #1
   84ae6:	443a      	add	r2, r7
   84ae8:	2b07      	cmp	r3, #7
   84aea:	e888 00a0 	stmia.w	r8, {r5, r7}
   84aee:	9227      	str	r2, [sp, #156]	; 0x9c
   84af0:	9326      	str	r3, [sp, #152]	; 0x98
   84af2:	f108 0808 	add.w	r8, r8, #8
   84af6:	f77f abb2 	ble.w	8425e <_svfprintf_r+0xb2e>
   84afa:	aa25      	add	r2, sp, #148	; 0x94
   84afc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   84afe:	980c      	ldr	r0, [sp, #48]	; 0x30
   84b00:	f001 fe8a 	bl	86818 <__ssprint_r>
   84b04:	2800      	cmp	r0, #0
   84b06:	f47e aef0 	bne.w	838ea <_svfprintf_r+0x1ba>
   84b0a:	46c8      	mov	r8, r9
   84b0c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
   84b0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84b10:	f7ff bba5 	b.w	8425e <_svfprintf_r+0xb2e>
   84b14:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84b16:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84b18:	4413      	add	r3, r2
   84b1a:	930e      	str	r3, [sp, #56]	; 0x38
   84b1c:	e76b      	b.n	849f6 <_svfprintf_r+0x12c6>
   84b1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   84b20:	e5ee      	b.n	84700 <_svfprintf_r+0xfd0>
   84b22:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84b24:	4d3f      	ldr	r5, [pc, #252]	; (84c24 <_svfprintf_r+0x14f4>)
   84b26:	e4bb      	b.n	844a0 <_svfprintf_r+0xd70>
   84b28:	9a16      	ldr	r2, [sp, #88]	; 0x58
   84b2a:	9808      	ldr	r0, [sp, #32]
   84b2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   84b2e:	4639      	mov	r1, r7
   84b30:	f002 ff14 	bl	8795c <__aeabi_dcmpeq>
   84b34:	2800      	cmp	r0, #0
   84b36:	f47f ae70 	bne.w	8481a <_svfprintf_r+0x10ea>
   84b3a:	f1c5 0501 	rsb	r5, r5, #1
   84b3e:	951f      	str	r5, [sp, #124]	; 0x7c
   84b40:	442c      	add	r4, r5
   84b42:	e5ca      	b.n	846da <_svfprintf_r+0xfaa>
   84b44:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84b46:	4e38      	ldr	r6, [pc, #224]	; (84c28 <_svfprintf_r+0x14f8>)
   84b48:	2b00      	cmp	r3, #0
   84b4a:	bfbe      	ittt	lt
   84b4c:	232d      	movlt	r3, #45	; 0x2d
   84b4e:	461f      	movlt	r7, r3
   84b50:	f88d 3077 	strblt.w	r3, [sp, #119]	; 0x77
   84b54:	f04f 0303 	mov.w	r3, #3
   84b58:	461a      	mov	r2, r3
   84b5a:	9308      	str	r3, [sp, #32]
   84b5c:	f04f 0300 	mov.w	r3, #0
   84b60:	bfa8      	it	ge
   84b62:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
   84b66:	4619      	mov	r1, r3
   84b68:	930a      	str	r3, [sp, #40]	; 0x28
   84b6a:	4b30      	ldr	r3, [pc, #192]	; (84c2c <_svfprintf_r+0x14fc>)
   84b6c:	f7ff b954 	b.w	83e18 <_svfprintf_r+0x6e8>
   84b70:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84b72:	9a19      	ldr	r2, [sp, #100]	; 0x64
   84b74:	4413      	add	r3, r2
   84b76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84b78:	441a      	add	r2, r3
   84b7a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
   84b7e:	920e      	str	r2, [sp, #56]	; 0x38
   84b80:	9308      	str	r3, [sp, #32]
   84b82:	e5dd      	b.n	84740 <_svfprintf_r+0x1010>
   84b84:	9b12      	ldr	r3, [sp, #72]	; 0x48
   84b86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   84b88:	f1c3 0301 	rsb	r3, r3, #1
   84b8c:	441a      	add	r2, r3
   84b8e:	4613      	mov	r3, r2
   84b90:	e7c3      	b.n	84b1a <_svfprintf_r+0x13ea>
   84b92:	f01b 0301 	ands.w	r3, fp, #1
   84b96:	9312      	str	r3, [sp, #72]	; 0x48
   84b98:	f47f aeb3 	bne.w	84902 <_svfprintf_r+0x11d2>
   84b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84b9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   84ba2:	9308      	str	r3, [sp, #32]
   84ba4:	e5cc      	b.n	84740 <_svfprintf_r+0x1010>
   84ba6:	4d1f      	ldr	r5, [pc, #124]	; (84c24 <_svfprintf_r+0x14f4>)
   84ba8:	e43c      	b.n	84424 <_svfprintf_r+0xcf4>
   84baa:	9b26      	ldr	r3, [sp, #152]	; 0x98
   84bac:	4d1d      	ldr	r5, [pc, #116]	; (84c24 <_svfprintf_r+0x14f4>)
   84bae:	e491      	b.n	844d4 <_svfprintf_r+0xda4>
   84bb0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   84bb2:	f89a 3001 	ldrb.w	r3, [sl, #1]
   84bb6:	6828      	ldr	r0, [r5, #0]
   84bb8:	46a2      	mov	sl, r4
   84bba:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   84bbe:	900a      	str	r0, [sp, #40]	; 0x28
   84bc0:	4628      	mov	r0, r5
   84bc2:	3004      	adds	r0, #4
   84bc4:	900f      	str	r0, [sp, #60]	; 0x3c
   84bc6:	f7fe be0d 	b.w	837e4 <_svfprintf_r+0xb4>
   84bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84bcc:	b913      	cbnz	r3, 84bd4 <_svfprintf_r+0x14a4>
   84bce:	f01b 0f01 	tst.w	fp, #1
   84bd2:	d002      	beq.n	84bda <_svfprintf_r+0x14aa>
   84bd4:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84bd6:	3301      	adds	r3, #1
   84bd8:	e7cd      	b.n	84b76 <_svfprintf_r+0x1446>
   84bda:	2301      	movs	r3, #1
   84bdc:	e71c      	b.n	84a18 <_svfprintf_r+0x12e8>
   84bde:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84be2:	f7ff b980 	b.w	83ee6 <_svfprintf_r+0x7b6>
   84be6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84bea:	f7ff b93a 	b.w	83e62 <_svfprintf_r+0x732>
   84bee:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84bf2:	f7ff b84f 	b.w	83c94 <_svfprintf_r+0x564>
   84bf6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
   84bfa:	e679      	b.n	848f0 <_svfprintf_r+0x11c0>
   84bfc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84c00:	f7ff b9b2 	b.w	83f68 <_svfprintf_r+0x838>
   84c04:	f04f 32ff 	mov.w	r2, #4294967295
   84c08:	230c      	movs	r3, #12
   84c0a:	9209      	str	r2, [sp, #36]	; 0x24
   84c0c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84c0e:	6013      	str	r3, [r2, #0]
   84c10:	f7fe be74 	b.w	838fc <_svfprintf_r+0x1cc>
   84c14:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84c18:	f7ff b8c4 	b.w	83da4 <_svfprintf_r+0x674>
   84c1c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
   84c20:	f7ff b878 	b.w	83d14 <_svfprintf_r+0x5e4>
   84c24:	00087f4c 	.word	0x00087f4c
   84c28:	00087f04 	.word	0x00087f04
   84c2c:	00087f00 	.word	0x00087f00

00084c30 <register_fini>:
   84c30:	4b02      	ldr	r3, [pc, #8]	; (84c3c <register_fini+0xc>)
   84c32:	b113      	cbz	r3, 84c3a <register_fini+0xa>
   84c34:	4802      	ldr	r0, [pc, #8]	; (84c40 <register_fini+0x10>)
   84c36:	f000 b805 	b.w	84c44 <atexit>
   84c3a:	4770      	bx	lr
   84c3c:	00000000 	.word	0x00000000
   84c40:	00085bbd 	.word	0x00085bbd

00084c44 <atexit>:
   84c44:	2300      	movs	r3, #0
   84c46:	4601      	mov	r1, r0
   84c48:	461a      	mov	r2, r3
   84c4a:	4618      	mov	r0, r3
   84c4c:	f001 be62 	b.w	86914 <__register_exitproc>

00084c50 <quorem>:
   84c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84c54:	6903      	ldr	r3, [r0, #16]
   84c56:	690f      	ldr	r7, [r1, #16]
   84c58:	b083      	sub	sp, #12
   84c5a:	429f      	cmp	r7, r3
   84c5c:	f300 8088 	bgt.w	84d70 <quorem+0x120>
   84c60:	3f01      	subs	r7, #1
   84c62:	f101 0614 	add.w	r6, r1, #20
   84c66:	f100 0a14 	add.w	sl, r0, #20
   84c6a:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
   84c6e:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   84c72:	3301      	adds	r3, #1
   84c74:	fbb2 f8f3 	udiv	r8, r2, r3
   84c78:	00bb      	lsls	r3, r7, #2
   84c7a:	9300      	str	r3, [sp, #0]
   84c7c:	eb06 0903 	add.w	r9, r6, r3
   84c80:	4453      	add	r3, sl
   84c82:	9301      	str	r3, [sp, #4]
   84c84:	f1b8 0f00 	cmp.w	r8, #0
   84c88:	d03b      	beq.n	84d02 <quorem+0xb2>
   84c8a:	2300      	movs	r3, #0
   84c8c:	46b4      	mov	ip, r6
   84c8e:	461c      	mov	r4, r3
   84c90:	46d6      	mov	lr, sl
   84c92:	f85c 2b04 	ldr.w	r2, [ip], #4
   84c96:	f8de 5000 	ldr.w	r5, [lr]
   84c9a:	fa1f fb82 	uxth.w	fp, r2
   84c9e:	fb08 330b 	mla	r3, r8, fp, r3
   84ca2:	0c12      	lsrs	r2, r2, #16
   84ca4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
   84ca8:	fb08 bb02 	mla	fp, r8, r2, fp
   84cac:	b29a      	uxth	r2, r3
   84cae:	1aa2      	subs	r2, r4, r2
   84cb0:	b2ab      	uxth	r3, r5
   84cb2:	fa1f f48b 	uxth.w	r4, fp
   84cb6:	441a      	add	r2, r3
   84cb8:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
   84cbc:	eb04 4422 	add.w	r4, r4, r2, asr #16
   84cc0:	b292      	uxth	r2, r2
   84cc2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   84cc6:	45e1      	cmp	r9, ip
   84cc8:	f84e 2b04 	str.w	r2, [lr], #4
   84ccc:	ea4f 4424 	mov.w	r4, r4, asr #16
   84cd0:	ea4f 431b 	mov.w	r3, fp, lsr #16
   84cd4:	d2dd      	bcs.n	84c92 <quorem+0x42>
   84cd6:	9b00      	ldr	r3, [sp, #0]
   84cd8:	f85a 3003 	ldr.w	r3, [sl, r3]
   84cdc:	b98b      	cbnz	r3, 84d02 <quorem+0xb2>
   84cde:	9c01      	ldr	r4, [sp, #4]
   84ce0:	1f23      	subs	r3, r4, #4
   84ce2:	459a      	cmp	sl, r3
   84ce4:	d20c      	bcs.n	84d00 <quorem+0xb0>
   84ce6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84cea:	b94b      	cbnz	r3, 84d00 <quorem+0xb0>
   84cec:	f1a4 0308 	sub.w	r3, r4, #8
   84cf0:	e002      	b.n	84cf8 <quorem+0xa8>
   84cf2:	681a      	ldr	r2, [r3, #0]
   84cf4:	3b04      	subs	r3, #4
   84cf6:	b91a      	cbnz	r2, 84d00 <quorem+0xb0>
   84cf8:	459a      	cmp	sl, r3
   84cfa:	f107 37ff 	add.w	r7, r7, #4294967295
   84cfe:	d3f8      	bcc.n	84cf2 <quorem+0xa2>
   84d00:	6107      	str	r7, [r0, #16]
   84d02:	4604      	mov	r4, r0
   84d04:	f001 fc78 	bl	865f8 <__mcmp>
   84d08:	2800      	cmp	r0, #0
   84d0a:	db2d      	blt.n	84d68 <quorem+0x118>
   84d0c:	4655      	mov	r5, sl
   84d0e:	2300      	movs	r3, #0
   84d10:	f108 0801 	add.w	r8, r8, #1
   84d14:	f856 1b04 	ldr.w	r1, [r6], #4
   84d18:	6828      	ldr	r0, [r5, #0]
   84d1a:	b28a      	uxth	r2, r1
   84d1c:	1a9a      	subs	r2, r3, r2
   84d1e:	0c0b      	lsrs	r3, r1, #16
   84d20:	b281      	uxth	r1, r0
   84d22:	440a      	add	r2, r1
   84d24:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
   84d28:	eb03 4322 	add.w	r3, r3, r2, asr #16
   84d2c:	b292      	uxth	r2, r2
   84d2e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   84d32:	45b1      	cmp	r9, r6
   84d34:	f845 2b04 	str.w	r2, [r5], #4
   84d38:	ea4f 4323 	mov.w	r3, r3, asr #16
   84d3c:	d2ea      	bcs.n	84d14 <quorem+0xc4>
   84d3e:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
   84d42:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
   84d46:	b97a      	cbnz	r2, 84d68 <quorem+0x118>
   84d48:	1f1a      	subs	r2, r3, #4
   84d4a:	4592      	cmp	sl, r2
   84d4c:	d20b      	bcs.n	84d66 <quorem+0x116>
   84d4e:	f853 2c04 	ldr.w	r2, [r3, #-4]
   84d52:	b942      	cbnz	r2, 84d66 <quorem+0x116>
   84d54:	3b08      	subs	r3, #8
   84d56:	e002      	b.n	84d5e <quorem+0x10e>
   84d58:	681a      	ldr	r2, [r3, #0]
   84d5a:	3b04      	subs	r3, #4
   84d5c:	b91a      	cbnz	r2, 84d66 <quorem+0x116>
   84d5e:	459a      	cmp	sl, r3
   84d60:	f107 37ff 	add.w	r7, r7, #4294967295
   84d64:	d3f8      	bcc.n	84d58 <quorem+0x108>
   84d66:	6127      	str	r7, [r4, #16]
   84d68:	4640      	mov	r0, r8
   84d6a:	b003      	add	sp, #12
   84d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84d70:	2000      	movs	r0, #0
   84d72:	b003      	add	sp, #12
   84d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00084d78 <_dtoa_r>:
   84d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84d7c:	6c05      	ldr	r5, [r0, #64]	; 0x40
   84d7e:	b09b      	sub	sp, #108	; 0x6c
   84d80:	4604      	mov	r4, r0
   84d82:	4692      	mov	sl, r2
   84d84:	469b      	mov	fp, r3
   84d86:	9e27      	ldr	r6, [sp, #156]	; 0x9c
   84d88:	b14d      	cbz	r5, 84d9e <_dtoa_r+0x26>
   84d8a:	2301      	movs	r3, #1
   84d8c:	6c42      	ldr	r2, [r0, #68]	; 0x44
   84d8e:	4629      	mov	r1, r5
   84d90:	4093      	lsls	r3, r2
   84d92:	60ab      	str	r3, [r5, #8]
   84d94:	606a      	str	r2, [r5, #4]
   84d96:	f001 fa57 	bl	86248 <_Bfree>
   84d9a:	2300      	movs	r3, #0
   84d9c:	6423      	str	r3, [r4, #64]	; 0x40
   84d9e:	f1bb 0f00 	cmp.w	fp, #0
   84da2:	465d      	mov	r5, fp
   84da4:	db35      	blt.n	84e12 <_dtoa_r+0x9a>
   84da6:	2300      	movs	r3, #0
   84da8:	6033      	str	r3, [r6, #0]
   84daa:	4b9d      	ldr	r3, [pc, #628]	; (85020 <_dtoa_r+0x2a8>)
   84dac:	43ab      	bics	r3, r5
   84dae:	d015      	beq.n	84ddc <_dtoa_r+0x64>
   84db0:	2200      	movs	r2, #0
   84db2:	2300      	movs	r3, #0
   84db4:	4650      	mov	r0, sl
   84db6:	4659      	mov	r1, fp
   84db8:	f002 fdd0 	bl	8795c <__aeabi_dcmpeq>
   84dbc:	4680      	mov	r8, r0
   84dbe:	2800      	cmp	r0, #0
   84dc0:	d02d      	beq.n	84e1e <_dtoa_r+0xa6>
   84dc2:	2301      	movs	r3, #1
   84dc4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84dc6:	6013      	str	r3, [r2, #0]
   84dc8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84dca:	2b00      	cmp	r3, #0
   84dcc:	f000 80bd 	beq.w	84f4a <_dtoa_r+0x1d2>
   84dd0:	4894      	ldr	r0, [pc, #592]	; (85024 <_dtoa_r+0x2ac>)
   84dd2:	6018      	str	r0, [r3, #0]
   84dd4:	3801      	subs	r0, #1
   84dd6:	b01b      	add	sp, #108	; 0x6c
   84dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84ddc:	f242 730f 	movw	r3, #9999	; 0x270f
   84de0:	9a26      	ldr	r2, [sp, #152]	; 0x98
   84de2:	6013      	str	r3, [r2, #0]
   84de4:	f1ba 0f00 	cmp.w	sl, #0
   84de8:	d10d      	bne.n	84e06 <_dtoa_r+0x8e>
   84dea:	f3c5 0513 	ubfx	r5, r5, #0, #20
   84dee:	b955      	cbnz	r5, 84e06 <_dtoa_r+0x8e>
   84df0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84df2:	488d      	ldr	r0, [pc, #564]	; (85028 <_dtoa_r+0x2b0>)
   84df4:	2b00      	cmp	r3, #0
   84df6:	d0ee      	beq.n	84dd6 <_dtoa_r+0x5e>
   84df8:	f100 0308 	add.w	r3, r0, #8
   84dfc:	9a28      	ldr	r2, [sp, #160]	; 0xa0
   84dfe:	6013      	str	r3, [r2, #0]
   84e00:	b01b      	add	sp, #108	; 0x6c
   84e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   84e08:	4888      	ldr	r0, [pc, #544]	; (8502c <_dtoa_r+0x2b4>)
   84e0a:	2b00      	cmp	r3, #0
   84e0c:	d0e3      	beq.n	84dd6 <_dtoa_r+0x5e>
   84e0e:	1cc3      	adds	r3, r0, #3
   84e10:	e7f4      	b.n	84dfc <_dtoa_r+0x84>
   84e12:	2301      	movs	r3, #1
   84e14:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
   84e18:	6033      	str	r3, [r6, #0]
   84e1a:	46ab      	mov	fp, r5
   84e1c:	e7c5      	b.n	84daa <_dtoa_r+0x32>
   84e1e:	aa18      	add	r2, sp, #96	; 0x60
   84e20:	ab19      	add	r3, sp, #100	; 0x64
   84e22:	9201      	str	r2, [sp, #4]
   84e24:	9300      	str	r3, [sp, #0]
   84e26:	4652      	mov	r2, sl
   84e28:	465b      	mov	r3, fp
   84e2a:	4620      	mov	r0, r4
   84e2c:	f001 fc8e 	bl	8674c <__d2b>
   84e30:	0d2b      	lsrs	r3, r5, #20
   84e32:	4681      	mov	r9, r0
   84e34:	d071      	beq.n	84f1a <_dtoa_r+0x1a2>
   84e36:	4650      	mov	r0, sl
   84e38:	f3cb 0213 	ubfx	r2, fp, #0, #20
   84e3c:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
   84e40:	9f18      	ldr	r7, [sp, #96]	; 0x60
   84e42:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
   84e46:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
   84e4a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
   84e4e:	2200      	movs	r2, #0
   84e50:	4b77      	ldr	r3, [pc, #476]	; (85030 <_dtoa_r+0x2b8>)
   84e52:	f002 f967 	bl	87124 <__aeabi_dsub>
   84e56:	a36c      	add	r3, pc, #432	; (adr r3, 85008 <_dtoa_r+0x290>)
   84e58:	e9d3 2300 	ldrd	r2, r3, [r3]
   84e5c:	f002 fb16 	bl	8748c <__aeabi_dmul>
   84e60:	a36b      	add	r3, pc, #428	; (adr r3, 85010 <_dtoa_r+0x298>)
   84e62:	e9d3 2300 	ldrd	r2, r3, [r3]
   84e66:	f002 f95f 	bl	87128 <__adddf3>
   84e6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84e6e:	4630      	mov	r0, r6
   84e70:	f002 faa6 	bl	873c0 <__aeabi_i2d>
   84e74:	a368      	add	r3, pc, #416	; (adr r3, 85018 <_dtoa_r+0x2a0>)
   84e76:	e9d3 2300 	ldrd	r2, r3, [r3]
   84e7a:	f002 fb07 	bl	8748c <__aeabi_dmul>
   84e7e:	4602      	mov	r2, r0
   84e80:	460b      	mov	r3, r1
   84e82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84e86:	f002 f94f 	bl	87128 <__adddf3>
   84e8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
   84e8e:	f002 fdad 	bl	879ec <__aeabi_d2iz>
   84e92:	2200      	movs	r2, #0
   84e94:	9002      	str	r0, [sp, #8]
   84e96:	2300      	movs	r3, #0
   84e98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   84e9c:	f002 fd68 	bl	87970 <__aeabi_dcmplt>
   84ea0:	2800      	cmp	r0, #0
   84ea2:	f040 816d 	bne.w	85180 <_dtoa_r+0x408>
   84ea6:	9d02      	ldr	r5, [sp, #8]
   84ea8:	2d16      	cmp	r5, #22
   84eaa:	f200 8157 	bhi.w	8515c <_dtoa_r+0x3e4>
   84eae:	4961      	ldr	r1, [pc, #388]	; (85034 <_dtoa_r+0x2bc>)
   84eb0:	4652      	mov	r2, sl
   84eb2:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
   84eb6:	465b      	mov	r3, fp
   84eb8:	e9d1 0100 	ldrd	r0, r1, [r1]
   84ebc:	f002 fd76 	bl	879ac <__aeabi_dcmpgt>
   84ec0:	2800      	cmp	r0, #0
   84ec2:	f000 81be 	beq.w	85242 <_dtoa_r+0x4ca>
   84ec6:	1e6b      	subs	r3, r5, #1
   84ec8:	9302      	str	r3, [sp, #8]
   84eca:	2300      	movs	r3, #0
   84ecc:	930e      	str	r3, [sp, #56]	; 0x38
   84ece:	1bbf      	subs	r7, r7, r6
   84ed0:	1e7b      	subs	r3, r7, #1
   84ed2:	9308      	str	r3, [sp, #32]
   84ed4:	f100 814e 	bmi.w	85174 <_dtoa_r+0x3fc>
   84ed8:	2300      	movs	r3, #0
   84eda:	930a      	str	r3, [sp, #40]	; 0x28
   84edc:	9b02      	ldr	r3, [sp, #8]
   84ede:	2b00      	cmp	r3, #0
   84ee0:	f2c0 813f 	blt.w	85162 <_dtoa_r+0x3ea>
   84ee4:	9a08      	ldr	r2, [sp, #32]
   84ee6:	930d      	str	r3, [sp, #52]	; 0x34
   84ee8:	4611      	mov	r1, r2
   84eea:	4419      	add	r1, r3
   84eec:	2300      	movs	r3, #0
   84eee:	9108      	str	r1, [sp, #32]
   84ef0:	930c      	str	r3, [sp, #48]	; 0x30
   84ef2:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84ef4:	2b09      	cmp	r3, #9
   84ef6:	d82a      	bhi.n	84f4e <_dtoa_r+0x1d6>
   84ef8:	2b05      	cmp	r3, #5
   84efa:	f340 8658 	ble.w	85bae <_dtoa_r+0xe36>
   84efe:	2500      	movs	r5, #0
   84f00:	3b04      	subs	r3, #4
   84f02:	9324      	str	r3, [sp, #144]	; 0x90
   84f04:	9b24      	ldr	r3, [sp, #144]	; 0x90
   84f06:	3b02      	subs	r3, #2
   84f08:	2b03      	cmp	r3, #3
   84f0a:	f200 863f 	bhi.w	85b8c <_dtoa_r+0xe14>
   84f0e:	e8df f013 	tbh	[pc, r3, lsl #1]
   84f12:	03ce      	.short	0x03ce
   84f14:	03d902c3 	.word	0x03d902c3
   84f18:	045b      	.short	0x045b
   84f1a:	9f18      	ldr	r7, [sp, #96]	; 0x60
   84f1c:	9e19      	ldr	r6, [sp, #100]	; 0x64
   84f1e:	443e      	add	r6, r7
   84f20:	f206 4332 	addw	r3, r6, #1074	; 0x432
   84f24:	2b20      	cmp	r3, #32
   84f26:	f340 8187 	ble.w	85238 <_dtoa_r+0x4c0>
   84f2a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
   84f2e:	f206 4012 	addw	r0, r6, #1042	; 0x412
   84f32:	409d      	lsls	r5, r3
   84f34:	fa2a f000 	lsr.w	r0, sl, r0
   84f38:	4328      	orrs	r0, r5
   84f3a:	f002 fa31 	bl	873a0 <__aeabi_ui2d>
   84f3e:	2301      	movs	r3, #1
   84f40:	3e01      	subs	r6, #1
   84f42:	9314      	str	r3, [sp, #80]	; 0x50
   84f44:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   84f48:	e781      	b.n	84e4e <_dtoa_r+0xd6>
   84f4a:	483b      	ldr	r0, [pc, #236]	; (85038 <_dtoa_r+0x2c0>)
   84f4c:	e743      	b.n	84dd6 <_dtoa_r+0x5e>
   84f4e:	2100      	movs	r1, #0
   84f50:	4620      	mov	r0, r4
   84f52:	6461      	str	r1, [r4, #68]	; 0x44
   84f54:	9125      	str	r1, [sp, #148]	; 0x94
   84f56:	f001 f951 	bl	861fc <_Balloc>
   84f5a:	f04f 33ff 	mov.w	r3, #4294967295
   84f5e:	9307      	str	r3, [sp, #28]
   84f60:	930f      	str	r3, [sp, #60]	; 0x3c
   84f62:	2301      	movs	r3, #1
   84f64:	9a25      	ldr	r2, [sp, #148]	; 0x94
   84f66:	9004      	str	r0, [sp, #16]
   84f68:	6420      	str	r0, [r4, #64]	; 0x40
   84f6a:	9224      	str	r2, [sp, #144]	; 0x90
   84f6c:	930b      	str	r3, [sp, #44]	; 0x2c
   84f6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
   84f70:	2b00      	cmp	r3, #0
   84f72:	f2c0 80d3 	blt.w	8511c <_dtoa_r+0x3a4>
   84f76:	9a02      	ldr	r2, [sp, #8]
   84f78:	2a0e      	cmp	r2, #14
   84f7a:	f300 80cf 	bgt.w	8511c <_dtoa_r+0x3a4>
   84f7e:	4b2d      	ldr	r3, [pc, #180]	; (85034 <_dtoa_r+0x2bc>)
   84f80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   84f84:	e9d3 2300 	ldrd	r2, r3, [r3]
   84f88:	e9cd 2308 	strd	r2, r3, [sp, #32]
   84f8c:	9b25      	ldr	r3, [sp, #148]	; 0x94
   84f8e:	2b00      	cmp	r3, #0
   84f90:	f2c0 83b4 	blt.w	856fc <_dtoa_r+0x984>
   84f94:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
   84f98:	4650      	mov	r0, sl
   84f9a:	462a      	mov	r2, r5
   84f9c:	4633      	mov	r3, r6
   84f9e:	4659      	mov	r1, fp
   84fa0:	f002 fb9e 	bl	876e0 <__aeabi_ddiv>
   84fa4:	f002 fd22 	bl	879ec <__aeabi_d2iz>
   84fa8:	4680      	mov	r8, r0
   84faa:	f002 fa09 	bl	873c0 <__aeabi_i2d>
   84fae:	462a      	mov	r2, r5
   84fb0:	4633      	mov	r3, r6
   84fb2:	f002 fa6b 	bl	8748c <__aeabi_dmul>
   84fb6:	4602      	mov	r2, r0
   84fb8:	460b      	mov	r3, r1
   84fba:	4650      	mov	r0, sl
   84fbc:	4659      	mov	r1, fp
   84fbe:	f002 f8b1 	bl	87124 <__aeabi_dsub>
   84fc2:	9e07      	ldr	r6, [sp, #28]
   84fc4:	9f04      	ldr	r7, [sp, #16]
   84fc6:	f108 0530 	add.w	r5, r8, #48	; 0x30
   84fca:	2e01      	cmp	r6, #1
   84fcc:	703d      	strb	r5, [r7, #0]
   84fce:	4602      	mov	r2, r0
   84fd0:	460b      	mov	r3, r1
   84fd2:	f107 0501 	add.w	r5, r7, #1
   84fd6:	d064      	beq.n	850a2 <_dtoa_r+0x32a>
   84fd8:	2200      	movs	r2, #0
   84fda:	4b18      	ldr	r3, [pc, #96]	; (8503c <_dtoa_r+0x2c4>)
   84fdc:	f002 fa56 	bl	8748c <__aeabi_dmul>
   84fe0:	2200      	movs	r2, #0
   84fe2:	2300      	movs	r3, #0
   84fe4:	4606      	mov	r6, r0
   84fe6:	460f      	mov	r7, r1
   84fe8:	f002 fcb8 	bl	8795c <__aeabi_dcmpeq>
   84fec:	2800      	cmp	r0, #0
   84fee:	f040 8082 	bne.w	850f6 <_dtoa_r+0x37e>
   84ff2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
   84ff6:	f04f 0a00 	mov.w	sl, #0
   84ffa:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   84ffe:	f04f 0b00 	mov.w	fp, #0
   85002:	940b      	str	r4, [sp, #44]	; 0x2c
   85004:	e029      	b.n	8505a <_dtoa_r+0x2e2>
   85006:	bf00      	nop
   85008:	636f4361 	.word	0x636f4361
   8500c:	3fd287a7 	.word	0x3fd287a7
   85010:	8b60c8b3 	.word	0x8b60c8b3
   85014:	3fc68a28 	.word	0x3fc68a28
   85018:	509f79fb 	.word	0x509f79fb
   8501c:	3fd34413 	.word	0x3fd34413
   85020:	7ff00000 	.word	0x7ff00000
   85024:	00087f39 	.word	0x00087f39
   85028:	00087f5c 	.word	0x00087f5c
   8502c:	00087f68 	.word	0x00087f68
   85030:	3ff80000 	.word	0x3ff80000
   85034:	00087f98 	.word	0x00087f98
   85038:	00087f38 	.word	0x00087f38
   8503c:	40240000 	.word	0x40240000
   85040:	2200      	movs	r2, #0
   85042:	4b81      	ldr	r3, [pc, #516]	; (85248 <_dtoa_r+0x4d0>)
   85044:	f002 fa22 	bl	8748c <__aeabi_dmul>
   85048:	4652      	mov	r2, sl
   8504a:	465b      	mov	r3, fp
   8504c:	4606      	mov	r6, r0
   8504e:	460f      	mov	r7, r1
   85050:	f002 fc84 	bl	8795c <__aeabi_dcmpeq>
   85054:	2800      	cmp	r0, #0
   85056:	f040 83ba 	bne.w	857ce <_dtoa_r+0xa56>
   8505a:	4642      	mov	r2, r8
   8505c:	464b      	mov	r3, r9
   8505e:	4630      	mov	r0, r6
   85060:	4639      	mov	r1, r7
   85062:	f002 fb3d 	bl	876e0 <__aeabi_ddiv>
   85066:	f002 fcc1 	bl	879ec <__aeabi_d2iz>
   8506a:	4604      	mov	r4, r0
   8506c:	f002 f9a8 	bl	873c0 <__aeabi_i2d>
   85070:	4642      	mov	r2, r8
   85072:	464b      	mov	r3, r9
   85074:	f002 fa0a 	bl	8748c <__aeabi_dmul>
   85078:	4602      	mov	r2, r0
   8507a:	460b      	mov	r3, r1
   8507c:	4630      	mov	r0, r6
   8507e:	4639      	mov	r1, r7
   85080:	f002 f850 	bl	87124 <__aeabi_dsub>
   85084:	f104 0630 	add.w	r6, r4, #48	; 0x30
   85088:	f805 6b01 	strb.w	r6, [r5], #1
   8508c:	9e04      	ldr	r6, [sp, #16]
   8508e:	9f07      	ldr	r7, [sp, #28]
   85090:	1bae      	subs	r6, r5, r6
   85092:	42be      	cmp	r6, r7
   85094:	4602      	mov	r2, r0
   85096:	460b      	mov	r3, r1
   85098:	d1d2      	bne.n	85040 <_dtoa_r+0x2c8>
   8509a:	46a0      	mov	r8, r4
   8509c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   850a0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   850a2:	4610      	mov	r0, r2
   850a4:	4619      	mov	r1, r3
   850a6:	f002 f83f 	bl	87128 <__adddf3>
   850aa:	4606      	mov	r6, r0
   850ac:	460f      	mov	r7, r1
   850ae:	4602      	mov	r2, r0
   850b0:	460b      	mov	r3, r1
   850b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   850b6:	f002 fc5b 	bl	87970 <__aeabi_dcmplt>
   850ba:	b948      	cbnz	r0, 850d0 <_dtoa_r+0x358>
   850bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   850c0:	4632      	mov	r2, r6
   850c2:	463b      	mov	r3, r7
   850c4:	f002 fc4a 	bl	8795c <__aeabi_dcmpeq>
   850c8:	b1a8      	cbz	r0, 850f6 <_dtoa_r+0x37e>
   850ca:	f018 0f01 	tst.w	r8, #1
   850ce:	d012      	beq.n	850f6 <_dtoa_r+0x37e>
   850d0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   850d4:	1e6b      	subs	r3, r5, #1
   850d6:	9a04      	ldr	r2, [sp, #16]
   850d8:	e004      	b.n	850e4 <_dtoa_r+0x36c>
   850da:	429a      	cmp	r2, r3
   850dc:	f000 8402 	beq.w	858e4 <_dtoa_r+0xb6c>
   850e0:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
   850e4:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
   850e8:	f103 0501 	add.w	r5, r3, #1
   850ec:	d0f5      	beq.n	850da <_dtoa_r+0x362>
   850ee:	f108 0801 	add.w	r8, r8, #1
   850f2:	f883 8000 	strb.w	r8, [r3]
   850f6:	4649      	mov	r1, r9
   850f8:	4620      	mov	r0, r4
   850fa:	f001 f8a5 	bl	86248 <_Bfree>
   850fe:	2200      	movs	r2, #0
   85100:	9b02      	ldr	r3, [sp, #8]
   85102:	702a      	strb	r2, [r5, #0]
   85104:	9a26      	ldr	r2, [sp, #152]	; 0x98
   85106:	3301      	adds	r3, #1
   85108:	6013      	str	r3, [r2, #0]
   8510a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   8510c:	2b00      	cmp	r3, #0
   8510e:	f000 839f 	beq.w	85850 <_dtoa_r+0xad8>
   85112:	9804      	ldr	r0, [sp, #16]
   85114:	601d      	str	r5, [r3, #0]
   85116:	b01b      	add	sp, #108	; 0x6c
   85118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8511c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   8511e:	2a00      	cmp	r2, #0
   85120:	d03e      	beq.n	851a0 <_dtoa_r+0x428>
   85122:	9a24      	ldr	r2, [sp, #144]	; 0x90
   85124:	2a01      	cmp	r2, #1
   85126:	f340 8311 	ble.w	8574c <_dtoa_r+0x9d4>
   8512a:	9b07      	ldr	r3, [sp, #28]
   8512c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8512e:	1e5f      	subs	r7, r3, #1
   85130:	42ba      	cmp	r2, r7
   85132:	f2c0 8390 	blt.w	85856 <_dtoa_r+0xade>
   85136:	1bd7      	subs	r7, r2, r7
   85138:	9b07      	ldr	r3, [sp, #28]
   8513a:	2b00      	cmp	r3, #0
   8513c:	f2c0 848c 	blt.w	85a58 <_dtoa_r+0xce0>
   85140:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   85142:	9b07      	ldr	r3, [sp, #28]
   85144:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   85146:	2101      	movs	r1, #1
   85148:	441a      	add	r2, r3
   8514a:	920a      	str	r2, [sp, #40]	; 0x28
   8514c:	9a08      	ldr	r2, [sp, #32]
   8514e:	4620      	mov	r0, r4
   85150:	441a      	add	r2, r3
   85152:	9208      	str	r2, [sp, #32]
   85154:	f001 f914 	bl	86380 <__i2b>
   85158:	4606      	mov	r6, r0
   8515a:	e023      	b.n	851a4 <_dtoa_r+0x42c>
   8515c:	2301      	movs	r3, #1
   8515e:	930e      	str	r3, [sp, #56]	; 0x38
   85160:	e6b5      	b.n	84ece <_dtoa_r+0x156>
   85162:	2300      	movs	r3, #0
   85164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   85166:	930d      	str	r3, [sp, #52]	; 0x34
   85168:	9b02      	ldr	r3, [sp, #8]
   8516a:	1ad2      	subs	r2, r2, r3
   8516c:	425b      	negs	r3, r3
   8516e:	920a      	str	r2, [sp, #40]	; 0x28
   85170:	930c      	str	r3, [sp, #48]	; 0x30
   85172:	e6be      	b.n	84ef2 <_dtoa_r+0x17a>
   85174:	f1c7 0301 	rsb	r3, r7, #1
   85178:	930a      	str	r3, [sp, #40]	; 0x28
   8517a:	2300      	movs	r3, #0
   8517c:	9308      	str	r3, [sp, #32]
   8517e:	e6ad      	b.n	84edc <_dtoa_r+0x164>
   85180:	9d02      	ldr	r5, [sp, #8]
   85182:	4628      	mov	r0, r5
   85184:	f002 f91c 	bl	873c0 <__aeabi_i2d>
   85188:	4602      	mov	r2, r0
   8518a:	460b      	mov	r3, r1
   8518c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   85190:	f002 fbe4 	bl	8795c <__aeabi_dcmpeq>
   85194:	2800      	cmp	r0, #0
   85196:	f47f ae86 	bne.w	84ea6 <_dtoa_r+0x12e>
   8519a:	1e6b      	subs	r3, r5, #1
   8519c:	9302      	str	r3, [sp, #8]
   8519e:	e682      	b.n	84ea6 <_dtoa_r+0x12e>
   851a0:	ad0a      	add	r5, sp, #40	; 0x28
   851a2:	cde0      	ldmia	r5, {r5, r6, r7}
   851a4:	2d00      	cmp	r5, #0
   851a6:	dd0c      	ble.n	851c2 <_dtoa_r+0x44a>
   851a8:	9908      	ldr	r1, [sp, #32]
   851aa:	2900      	cmp	r1, #0
   851ac:	460b      	mov	r3, r1
   851ae:	dd08      	ble.n	851c2 <_dtoa_r+0x44a>
   851b0:	42a9      	cmp	r1, r5
   851b2:	bfa8      	it	ge
   851b4:	462b      	movge	r3, r5
   851b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   851b8:	1aed      	subs	r5, r5, r3
   851ba:	1ad2      	subs	r2, r2, r3
   851bc:	1acb      	subs	r3, r1, r3
   851be:	920a      	str	r2, [sp, #40]	; 0x28
   851c0:	9308      	str	r3, [sp, #32]
   851c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   851c4:	b1d3      	cbz	r3, 851fc <_dtoa_r+0x484>
   851c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   851c8:	2b00      	cmp	r3, #0
   851ca:	f000 82b8 	beq.w	8573e <_dtoa_r+0x9c6>
   851ce:	2f00      	cmp	r7, #0
   851d0:	dd10      	ble.n	851f4 <_dtoa_r+0x47c>
   851d2:	4631      	mov	r1, r6
   851d4:	463a      	mov	r2, r7
   851d6:	4620      	mov	r0, r4
   851d8:	f001 f96e 	bl	864b8 <__pow5mult>
   851dc:	464a      	mov	r2, r9
   851de:	4601      	mov	r1, r0
   851e0:	4606      	mov	r6, r0
   851e2:	4620      	mov	r0, r4
   851e4:	f001 f8d6 	bl	86394 <__multiply>
   851e8:	4603      	mov	r3, r0
   851ea:	4649      	mov	r1, r9
   851ec:	4620      	mov	r0, r4
   851ee:	4699      	mov	r9, r3
   851f0:	f001 f82a 	bl	86248 <_Bfree>
   851f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   851f6:	1bda      	subs	r2, r3, r7
   851f8:	f040 82a2 	bne.w	85740 <_dtoa_r+0x9c8>
   851fc:	2101      	movs	r1, #1
   851fe:	4620      	mov	r0, r4
   85200:	f001 f8be 	bl	86380 <__i2b>
   85204:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   85206:	4680      	mov	r8, r0
   85208:	2b00      	cmp	r3, #0
   8520a:	dd1f      	ble.n	8524c <_dtoa_r+0x4d4>
   8520c:	4601      	mov	r1, r0
   8520e:	461a      	mov	r2, r3
   85210:	4620      	mov	r0, r4
   85212:	f001 f951 	bl	864b8 <__pow5mult>
   85216:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85218:	4680      	mov	r8, r0
   8521a:	2b01      	cmp	r3, #1
   8521c:	f340 8255 	ble.w	856ca <_dtoa_r+0x952>
   85220:	2300      	movs	r3, #0
   85222:	930c      	str	r3, [sp, #48]	; 0x30
   85224:	f8d8 3010 	ldr.w	r3, [r8, #16]
   85228:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   8522c:	6918      	ldr	r0, [r3, #16]
   8522e:	f001 f857 	bl	862e0 <__hi0bits>
   85232:	f1c0 0020 	rsb	r0, r0, #32
   85236:	e013      	b.n	85260 <_dtoa_r+0x4e8>
   85238:	f1c3 0520 	rsb	r5, r3, #32
   8523c:	fa0a f005 	lsl.w	r0, sl, r5
   85240:	e67b      	b.n	84f3a <_dtoa_r+0x1c2>
   85242:	900e      	str	r0, [sp, #56]	; 0x38
   85244:	e643      	b.n	84ece <_dtoa_r+0x156>
   85246:	bf00      	nop
   85248:	40240000 	.word	0x40240000
   8524c:	9b24      	ldr	r3, [sp, #144]	; 0x90
   8524e:	2b01      	cmp	r3, #1
   85250:	f340 8285 	ble.w	8575e <_dtoa_r+0x9e6>
   85254:	2300      	movs	r3, #0
   85256:	930c      	str	r3, [sp, #48]	; 0x30
   85258:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   8525a:	2001      	movs	r0, #1
   8525c:	2b00      	cmp	r3, #0
   8525e:	d1e1      	bne.n	85224 <_dtoa_r+0x4ac>
   85260:	9a08      	ldr	r2, [sp, #32]
   85262:	4410      	add	r0, r2
   85264:	f010 001f 	ands.w	r0, r0, #31
   85268:	f000 80a1 	beq.w	853ae <_dtoa_r+0x636>
   8526c:	f1c0 0320 	rsb	r3, r0, #32
   85270:	2b04      	cmp	r3, #4
   85272:	f340 8486 	ble.w	85b82 <_dtoa_r+0xe0a>
   85276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85278:	f1c0 001c 	rsb	r0, r0, #28
   8527c:	4403      	add	r3, r0
   8527e:	930a      	str	r3, [sp, #40]	; 0x28
   85280:	4613      	mov	r3, r2
   85282:	4403      	add	r3, r0
   85284:	4405      	add	r5, r0
   85286:	9308      	str	r3, [sp, #32]
   85288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8528a:	2b00      	cmp	r3, #0
   8528c:	dd05      	ble.n	8529a <_dtoa_r+0x522>
   8528e:	4649      	mov	r1, r9
   85290:	461a      	mov	r2, r3
   85292:	4620      	mov	r0, r4
   85294:	f001 f960 	bl	86558 <__lshift>
   85298:	4681      	mov	r9, r0
   8529a:	9b08      	ldr	r3, [sp, #32]
   8529c:	2b00      	cmp	r3, #0
   8529e:	dd05      	ble.n	852ac <_dtoa_r+0x534>
   852a0:	4641      	mov	r1, r8
   852a2:	461a      	mov	r2, r3
   852a4:	4620      	mov	r0, r4
   852a6:	f001 f957 	bl	86558 <__lshift>
   852aa:	4680      	mov	r8, r0
   852ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   852ae:	2b00      	cmp	r3, #0
   852b0:	f040 8086 	bne.w	853c0 <_dtoa_r+0x648>
   852b4:	9b07      	ldr	r3, [sp, #28]
   852b6:	2b00      	cmp	r3, #0
   852b8:	f340 8264 	ble.w	85784 <_dtoa_r+0xa0c>
   852bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   852be:	2b00      	cmp	r3, #0
   852c0:	f000 8098 	beq.w	853f4 <_dtoa_r+0x67c>
   852c4:	2d00      	cmp	r5, #0
   852c6:	dd05      	ble.n	852d4 <_dtoa_r+0x55c>
   852c8:	4631      	mov	r1, r6
   852ca:	462a      	mov	r2, r5
   852cc:	4620      	mov	r0, r4
   852ce:	f001 f943 	bl	86558 <__lshift>
   852d2:	4606      	mov	r6, r0
   852d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   852d6:	2b00      	cmp	r3, #0
   852d8:	f040 8336 	bne.w	85948 <_dtoa_r+0xbd0>
   852dc:	9608      	str	r6, [sp, #32]
   852de:	9b07      	ldr	r3, [sp, #28]
   852e0:	9a04      	ldr	r2, [sp, #16]
   852e2:	3b01      	subs	r3, #1
   852e4:	18d3      	adds	r3, r2, r3
   852e6:	930b      	str	r3, [sp, #44]	; 0x2c
   852e8:	4617      	mov	r7, r2
   852ea:	f00a 0301 	and.w	r3, sl, #1
   852ee:	46c2      	mov	sl, r8
   852f0:	f8dd b020 	ldr.w	fp, [sp, #32]
   852f4:	930c      	str	r3, [sp, #48]	; 0x30
   852f6:	4651      	mov	r1, sl
   852f8:	4648      	mov	r0, r9
   852fa:	f7ff fca9 	bl	84c50 <quorem>
   852fe:	4631      	mov	r1, r6
   85300:	4605      	mov	r5, r0
   85302:	4648      	mov	r0, r9
   85304:	f001 f978 	bl	865f8 <__mcmp>
   85308:	465a      	mov	r2, fp
   8530a:	9007      	str	r0, [sp, #28]
   8530c:	4651      	mov	r1, sl
   8530e:	4620      	mov	r0, r4
   85310:	f001 f98e 	bl	86630 <__mdiff>
   85314:	68c2      	ldr	r2, [r0, #12]
   85316:	4680      	mov	r8, r0
   85318:	f105 0330 	add.w	r3, r5, #48	; 0x30
   8531c:	2a00      	cmp	r2, #0
   8531e:	f040 8229 	bne.w	85774 <_dtoa_r+0x9fc>
   85322:	4601      	mov	r1, r0
   85324:	4648      	mov	r0, r9
   85326:	930a      	str	r3, [sp, #40]	; 0x28
   85328:	f001 f966 	bl	865f8 <__mcmp>
   8532c:	4641      	mov	r1, r8
   8532e:	9008      	str	r0, [sp, #32]
   85330:	4620      	mov	r0, r4
   85332:	f000 ff89 	bl	86248 <_Bfree>
   85336:	9a08      	ldr	r2, [sp, #32]
   85338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   8533a:	b932      	cbnz	r2, 8534a <_dtoa_r+0x5d2>
   8533c:	9924      	ldr	r1, [sp, #144]	; 0x90
   8533e:	b921      	cbnz	r1, 8534a <_dtoa_r+0x5d2>
   85340:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   85342:	2a00      	cmp	r2, #0
   85344:	f000 83ee 	beq.w	85b24 <_dtoa_r+0xdac>
   85348:	9a24      	ldr	r2, [sp, #144]	; 0x90
   8534a:	9907      	ldr	r1, [sp, #28]
   8534c:	2900      	cmp	r1, #0
   8534e:	f2c0 829f 	blt.w	85890 <_dtoa_r+0xb18>
   85352:	d105      	bne.n	85360 <_dtoa_r+0x5e8>
   85354:	9924      	ldr	r1, [sp, #144]	; 0x90
   85356:	b919      	cbnz	r1, 85360 <_dtoa_r+0x5e8>
   85358:	990c      	ldr	r1, [sp, #48]	; 0x30
   8535a:	2900      	cmp	r1, #0
   8535c:	f000 8298 	beq.w	85890 <_dtoa_r+0xb18>
   85360:	2a00      	cmp	r2, #0
   85362:	f300 8305 	bgt.w	85970 <_dtoa_r+0xbf8>
   85366:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   85368:	f107 0801 	add.w	r8, r7, #1
   8536c:	4297      	cmp	r7, r2
   8536e:	703b      	strb	r3, [r7, #0]
   85370:	4645      	mov	r5, r8
   85372:	f000 830b 	beq.w	8598c <_dtoa_r+0xc14>
   85376:	4649      	mov	r1, r9
   85378:	2300      	movs	r3, #0
   8537a:	220a      	movs	r2, #10
   8537c:	4620      	mov	r0, r4
   8537e:	f000 ff6d 	bl	8625c <__multadd>
   85382:	455e      	cmp	r6, fp
   85384:	4681      	mov	r9, r0
   85386:	4631      	mov	r1, r6
   85388:	f04f 0300 	mov.w	r3, #0
   8538c:	f04f 020a 	mov.w	r2, #10
   85390:	4620      	mov	r0, r4
   85392:	f000 81e9 	beq.w	85768 <_dtoa_r+0x9f0>
   85396:	f000 ff61 	bl	8625c <__multadd>
   8539a:	4659      	mov	r1, fp
   8539c:	4606      	mov	r6, r0
   8539e:	2300      	movs	r3, #0
   853a0:	220a      	movs	r2, #10
   853a2:	4620      	mov	r0, r4
   853a4:	f000 ff5a 	bl	8625c <__multadd>
   853a8:	4647      	mov	r7, r8
   853aa:	4683      	mov	fp, r0
   853ac:	e7a3      	b.n	852f6 <_dtoa_r+0x57e>
   853ae:	201c      	movs	r0, #28
   853b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   853b2:	4405      	add	r5, r0
   853b4:	4403      	add	r3, r0
   853b6:	930a      	str	r3, [sp, #40]	; 0x28
   853b8:	9b08      	ldr	r3, [sp, #32]
   853ba:	4403      	add	r3, r0
   853bc:	9308      	str	r3, [sp, #32]
   853be:	e763      	b.n	85288 <_dtoa_r+0x510>
   853c0:	4641      	mov	r1, r8
   853c2:	4648      	mov	r0, r9
   853c4:	f001 f918 	bl	865f8 <__mcmp>
   853c8:	2800      	cmp	r0, #0
   853ca:	f6bf af73 	bge.w	852b4 <_dtoa_r+0x53c>
   853ce:	9f02      	ldr	r7, [sp, #8]
   853d0:	4649      	mov	r1, r9
   853d2:	2300      	movs	r3, #0
   853d4:	220a      	movs	r2, #10
   853d6:	4620      	mov	r0, r4
   853d8:	3f01      	subs	r7, #1
   853da:	9702      	str	r7, [sp, #8]
   853dc:	f000 ff3e 	bl	8625c <__multadd>
   853e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   853e2:	4681      	mov	r9, r0
   853e4:	2b00      	cmp	r3, #0
   853e6:	f040 83b5 	bne.w	85b54 <_dtoa_r+0xddc>
   853ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   853ec:	2b00      	cmp	r3, #0
   853ee:	f340 83be 	ble.w	85b6e <_dtoa_r+0xdf6>
   853f2:	9307      	str	r3, [sp, #28]
   853f4:	f8dd a010 	ldr.w	sl, [sp, #16]
   853f8:	9f07      	ldr	r7, [sp, #28]
   853fa:	4655      	mov	r5, sl
   853fc:	e006      	b.n	8540c <_dtoa_r+0x694>
   853fe:	4649      	mov	r1, r9
   85400:	2300      	movs	r3, #0
   85402:	220a      	movs	r2, #10
   85404:	4620      	mov	r0, r4
   85406:	f000 ff29 	bl	8625c <__multadd>
   8540a:	4681      	mov	r9, r0
   8540c:	4641      	mov	r1, r8
   8540e:	4648      	mov	r0, r9
   85410:	f7ff fc1e 	bl	84c50 <quorem>
   85414:	3030      	adds	r0, #48	; 0x30
   85416:	f805 0b01 	strb.w	r0, [r5], #1
   8541a:	eba5 030a 	sub.w	r3, r5, sl
   8541e:	42bb      	cmp	r3, r7
   85420:	dbed      	blt.n	853fe <_dtoa_r+0x686>
   85422:	9b04      	ldr	r3, [sp, #16]
   85424:	9a07      	ldr	r2, [sp, #28]
   85426:	4682      	mov	sl, r0
   85428:	2a01      	cmp	r2, #1
   8542a:	bfac      	ite	ge
   8542c:	189b      	addge	r3, r3, r2
   8542e:	3301      	addlt	r3, #1
   85430:	f04f 0b00 	mov.w	fp, #0
   85434:	461d      	mov	r5, r3
   85436:	4649      	mov	r1, r9
   85438:	2201      	movs	r2, #1
   8543a:	4620      	mov	r0, r4
   8543c:	f001 f88c 	bl	86558 <__lshift>
   85440:	4641      	mov	r1, r8
   85442:	4681      	mov	r9, r0
   85444:	f001 f8d8 	bl	865f8 <__mcmp>
   85448:	2800      	cmp	r0, #0
   8544a:	f340 823f 	ble.w	858cc <_dtoa_r+0xb54>
   8544e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   85452:	1e6b      	subs	r3, r5, #1
   85454:	9904      	ldr	r1, [sp, #16]
   85456:	e004      	b.n	85462 <_dtoa_r+0x6ea>
   85458:	428b      	cmp	r3, r1
   8545a:	f000 81ae 	beq.w	857ba <_dtoa_r+0xa42>
   8545e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   85462:	2a39      	cmp	r2, #57	; 0x39
   85464:	f103 0501 	add.w	r5, r3, #1
   85468:	d0f6      	beq.n	85458 <_dtoa_r+0x6e0>
   8546a:	3201      	adds	r2, #1
   8546c:	701a      	strb	r2, [r3, #0]
   8546e:	4641      	mov	r1, r8
   85470:	4620      	mov	r0, r4
   85472:	f000 fee9 	bl	86248 <_Bfree>
   85476:	2e00      	cmp	r6, #0
   85478:	f43f ae3d 	beq.w	850f6 <_dtoa_r+0x37e>
   8547c:	f1bb 0f00 	cmp.w	fp, #0
   85480:	d005      	beq.n	8548e <_dtoa_r+0x716>
   85482:	45b3      	cmp	fp, r6
   85484:	d003      	beq.n	8548e <_dtoa_r+0x716>
   85486:	4659      	mov	r1, fp
   85488:	4620      	mov	r0, r4
   8548a:	f000 fedd 	bl	86248 <_Bfree>
   8548e:	4631      	mov	r1, r6
   85490:	4620      	mov	r0, r4
   85492:	f000 fed9 	bl	86248 <_Bfree>
   85496:	e62e      	b.n	850f6 <_dtoa_r+0x37e>
   85498:	2300      	movs	r3, #0
   8549a:	930b      	str	r3, [sp, #44]	; 0x2c
   8549c:	9b02      	ldr	r3, [sp, #8]
   8549e:	9a25      	ldr	r2, [sp, #148]	; 0x94
   854a0:	4413      	add	r3, r2
   854a2:	930f      	str	r3, [sp, #60]	; 0x3c
   854a4:	3301      	adds	r3, #1
   854a6:	2b01      	cmp	r3, #1
   854a8:	461f      	mov	r7, r3
   854aa:	461e      	mov	r6, r3
   854ac:	bfb8      	it	lt
   854ae:	2701      	movlt	r7, #1
   854b0:	9307      	str	r3, [sp, #28]
   854b2:	2100      	movs	r1, #0
   854b4:	2f17      	cmp	r7, #23
   854b6:	6461      	str	r1, [r4, #68]	; 0x44
   854b8:	d90a      	bls.n	854d0 <_dtoa_r+0x758>
   854ba:	2201      	movs	r2, #1
   854bc:	2304      	movs	r3, #4
   854be:	005b      	lsls	r3, r3, #1
   854c0:	f103 0014 	add.w	r0, r3, #20
   854c4:	4287      	cmp	r7, r0
   854c6:	4611      	mov	r1, r2
   854c8:	f102 0201 	add.w	r2, r2, #1
   854cc:	d2f7      	bcs.n	854be <_dtoa_r+0x746>
   854ce:	6461      	str	r1, [r4, #68]	; 0x44
   854d0:	4620      	mov	r0, r4
   854d2:	f000 fe93 	bl	861fc <_Balloc>
   854d6:	2e0e      	cmp	r6, #14
   854d8:	9004      	str	r0, [sp, #16]
   854da:	6420      	str	r0, [r4, #64]	; 0x40
   854dc:	f63f ad47 	bhi.w	84f6e <_dtoa_r+0x1f6>
   854e0:	2d00      	cmp	r5, #0
   854e2:	f43f ad44 	beq.w	84f6e <_dtoa_r+0x1f6>
   854e6:	9902      	ldr	r1, [sp, #8]
   854e8:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
   854ec:	2900      	cmp	r1, #0
   854ee:	f340 8203 	ble.w	858f8 <_dtoa_r+0xb80>
   854f2:	4bb9      	ldr	r3, [pc, #740]	; (857d8 <_dtoa_r+0xa60>)
   854f4:	f001 020f 	and.w	r2, r1, #15
   854f8:	110d      	asrs	r5, r1, #4
   854fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   854fe:	06e9      	lsls	r1, r5, #27
   85500:	e9d3 6700 	ldrd	r6, r7, [r3]
   85504:	f140 81af 	bpl.w	85866 <_dtoa_r+0xaee>
   85508:	4bb4      	ldr	r3, [pc, #720]	; (857dc <_dtoa_r+0xa64>)
   8550a:	4650      	mov	r0, sl
   8550c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   85510:	4659      	mov	r1, fp
   85512:	f002 f8e5 	bl	876e0 <__aeabi_ddiv>
   85516:	f04f 0a03 	mov.w	sl, #3
   8551a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   8551e:	f005 050f 	and.w	r5, r5, #15
   85522:	b18d      	cbz	r5, 85548 <_dtoa_r+0x7d0>
   85524:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 857dc <_dtoa_r+0xa64>
   85528:	07ea      	lsls	r2, r5, #31
   8552a:	d509      	bpl.n	85540 <_dtoa_r+0x7c8>
   8552c:	e9d8 2300 	ldrd	r2, r3, [r8]
   85530:	4630      	mov	r0, r6
   85532:	4639      	mov	r1, r7
   85534:	f001 ffaa 	bl	8748c <__aeabi_dmul>
   85538:	4606      	mov	r6, r0
   8553a:	460f      	mov	r7, r1
   8553c:	f10a 0a01 	add.w	sl, sl, #1
   85540:	106d      	asrs	r5, r5, #1
   85542:	f108 0808 	add.w	r8, r8, #8
   85546:	d1ef      	bne.n	85528 <_dtoa_r+0x7b0>
   85548:	463b      	mov	r3, r7
   8554a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   8554e:	4632      	mov	r2, r6
   85550:	f002 f8c6 	bl	876e0 <__aeabi_ddiv>
   85554:	4607      	mov	r7, r0
   85556:	4688      	mov	r8, r1
   85558:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   8555a:	b143      	cbz	r3, 8556e <_dtoa_r+0x7f6>
   8555c:	2200      	movs	r2, #0
   8555e:	4ba0      	ldr	r3, [pc, #640]	; (857e0 <_dtoa_r+0xa68>)
   85560:	4638      	mov	r0, r7
   85562:	4641      	mov	r1, r8
   85564:	f002 fa04 	bl	87970 <__aeabi_dcmplt>
   85568:	2800      	cmp	r0, #0
   8556a:	f040 8287 	bne.w	85a7c <_dtoa_r+0xd04>
   8556e:	4650      	mov	r0, sl
   85570:	f001 ff26 	bl	873c0 <__aeabi_i2d>
   85574:	463a      	mov	r2, r7
   85576:	4643      	mov	r3, r8
   85578:	f001 ff88 	bl	8748c <__aeabi_dmul>
   8557c:	4b99      	ldr	r3, [pc, #612]	; (857e4 <_dtoa_r+0xa6c>)
   8557e:	2200      	movs	r2, #0
   85580:	f001 fdd2 	bl	87128 <__adddf3>
   85584:	9b07      	ldr	r3, [sp, #28]
   85586:	4605      	mov	r5, r0
   85588:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   8558c:	2b00      	cmp	r3, #0
   8558e:	f000 813f 	beq.w	85810 <_dtoa_r+0xa98>
   85592:	9b02      	ldr	r3, [sp, #8]
   85594:	9315      	str	r3, [sp, #84]	; 0x54
   85596:	9b07      	ldr	r3, [sp, #28]
   85598:	9312      	str	r3, [sp, #72]	; 0x48
   8559a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8559c:	2b00      	cmp	r3, #0
   8559e:	f000 81fb 	beq.w	85998 <_dtoa_r+0xc20>
   855a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
   855a4:	4b8c      	ldr	r3, [pc, #560]	; (857d8 <_dtoa_r+0xa60>)
   855a6:	2000      	movs	r0, #0
   855a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   855ac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   855b0:	498d      	ldr	r1, [pc, #564]	; (857e8 <_dtoa_r+0xa70>)
   855b2:	f002 f895 	bl	876e0 <__aeabi_ddiv>
   855b6:	462a      	mov	r2, r5
   855b8:	4633      	mov	r3, r6
   855ba:	f001 fdb3 	bl	87124 <__aeabi_dsub>
   855be:	4682      	mov	sl, r0
   855c0:	468b      	mov	fp, r1
   855c2:	4638      	mov	r0, r7
   855c4:	4641      	mov	r1, r8
   855c6:	f002 fa11 	bl	879ec <__aeabi_d2iz>
   855ca:	4605      	mov	r5, r0
   855cc:	f001 fef8 	bl	873c0 <__aeabi_i2d>
   855d0:	4602      	mov	r2, r0
   855d2:	460b      	mov	r3, r1
   855d4:	4638      	mov	r0, r7
   855d6:	4641      	mov	r1, r8
   855d8:	f001 fda4 	bl	87124 <__aeabi_dsub>
   855dc:	3530      	adds	r5, #48	; 0x30
   855de:	fa5f f885 	uxtb.w	r8, r5
   855e2:	9d04      	ldr	r5, [sp, #16]
   855e4:	4606      	mov	r6, r0
   855e6:	460f      	mov	r7, r1
   855e8:	f885 8000 	strb.w	r8, [r5]
   855ec:	4602      	mov	r2, r0
   855ee:	460b      	mov	r3, r1
   855f0:	4650      	mov	r0, sl
   855f2:	4659      	mov	r1, fp
   855f4:	3501      	adds	r5, #1
   855f6:	f002 f9d9 	bl	879ac <__aeabi_dcmpgt>
   855fa:	2800      	cmp	r0, #0
   855fc:	d154      	bne.n	856a8 <_dtoa_r+0x930>
   855fe:	4632      	mov	r2, r6
   85600:	463b      	mov	r3, r7
   85602:	2000      	movs	r0, #0
   85604:	4976      	ldr	r1, [pc, #472]	; (857e0 <_dtoa_r+0xa68>)
   85606:	f001 fd8d 	bl	87124 <__aeabi_dsub>
   8560a:	4602      	mov	r2, r0
   8560c:	460b      	mov	r3, r1
   8560e:	4650      	mov	r0, sl
   85610:	4659      	mov	r1, fp
   85612:	f002 f9cb 	bl	879ac <__aeabi_dcmpgt>
   85616:	2800      	cmp	r0, #0
   85618:	f040 8270 	bne.w	85afc <_dtoa_r+0xd84>
   8561c:	9a12      	ldr	r2, [sp, #72]	; 0x48
   8561e:	2a01      	cmp	r2, #1
   85620:	f000 8112 	beq.w	85848 <_dtoa_r+0xad0>
   85624:	9b12      	ldr	r3, [sp, #72]	; 0x48
   85626:	9a04      	ldr	r2, [sp, #16]
   85628:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   8562c:	4413      	add	r3, r2
   8562e:	4699      	mov	r9, r3
   85630:	e00f      	b.n	85652 <_dtoa_r+0x8da>
   85632:	4632      	mov	r2, r6
   85634:	463b      	mov	r3, r7
   85636:	2000      	movs	r0, #0
   85638:	4969      	ldr	r1, [pc, #420]	; (857e0 <_dtoa_r+0xa68>)
   8563a:	f001 fd73 	bl	87124 <__aeabi_dsub>
   8563e:	4652      	mov	r2, sl
   85640:	465b      	mov	r3, fp
   85642:	f002 f995 	bl	87970 <__aeabi_dcmplt>
   85646:	2800      	cmp	r0, #0
   85648:	f040 8256 	bne.w	85af8 <_dtoa_r+0xd80>
   8564c:	454d      	cmp	r5, r9
   8564e:	f000 80f9 	beq.w	85844 <_dtoa_r+0xacc>
   85652:	4650      	mov	r0, sl
   85654:	4659      	mov	r1, fp
   85656:	2200      	movs	r2, #0
   85658:	4b64      	ldr	r3, [pc, #400]	; (857ec <_dtoa_r+0xa74>)
   8565a:	f001 ff17 	bl	8748c <__aeabi_dmul>
   8565e:	2200      	movs	r2, #0
   85660:	4b62      	ldr	r3, [pc, #392]	; (857ec <_dtoa_r+0xa74>)
   85662:	4682      	mov	sl, r0
   85664:	468b      	mov	fp, r1
   85666:	4630      	mov	r0, r6
   85668:	4639      	mov	r1, r7
   8566a:	f001 ff0f 	bl	8748c <__aeabi_dmul>
   8566e:	460f      	mov	r7, r1
   85670:	4606      	mov	r6, r0
   85672:	f002 f9bb 	bl	879ec <__aeabi_d2iz>
   85676:	4680      	mov	r8, r0
   85678:	f001 fea2 	bl	873c0 <__aeabi_i2d>
   8567c:	4602      	mov	r2, r0
   8567e:	460b      	mov	r3, r1
   85680:	4630      	mov	r0, r6
   85682:	4639      	mov	r1, r7
   85684:	f001 fd4e 	bl	87124 <__aeabi_dsub>
   85688:	f108 0830 	add.w	r8, r8, #48	; 0x30
   8568c:	fa5f f888 	uxtb.w	r8, r8
   85690:	f805 8b01 	strb.w	r8, [r5], #1
   85694:	4652      	mov	r2, sl
   85696:	465b      	mov	r3, fp
   85698:	4606      	mov	r6, r0
   8569a:	460f      	mov	r7, r1
   8569c:	f002 f968 	bl	87970 <__aeabi_dcmplt>
   856a0:	2800      	cmp	r0, #0
   856a2:	d0c6      	beq.n	85632 <_dtoa_r+0x8ba>
   856a4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   856a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
   856aa:	9302      	str	r3, [sp, #8]
   856ac:	e523      	b.n	850f6 <_dtoa_r+0x37e>
   856ae:	2300      	movs	r3, #0
   856b0:	930b      	str	r3, [sp, #44]	; 0x2c
   856b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
   856b4:	2b00      	cmp	r3, #0
   856b6:	f340 80dd 	ble.w	85874 <_dtoa_r+0xafc>
   856ba:	461f      	mov	r7, r3
   856bc:	461e      	mov	r6, r3
   856be:	930f      	str	r3, [sp, #60]	; 0x3c
   856c0:	9307      	str	r3, [sp, #28]
   856c2:	e6f6      	b.n	854b2 <_dtoa_r+0x73a>
   856c4:	2301      	movs	r3, #1
   856c6:	930b      	str	r3, [sp, #44]	; 0x2c
   856c8:	e7f3      	b.n	856b2 <_dtoa_r+0x93a>
   856ca:	f1ba 0f00 	cmp.w	sl, #0
   856ce:	f47f ada7 	bne.w	85220 <_dtoa_r+0x4a8>
   856d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
   856d6:	2b00      	cmp	r3, #0
   856d8:	f47f adbc 	bne.w	85254 <_dtoa_r+0x4dc>
   856dc:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
   856e0:	0d3f      	lsrs	r7, r7, #20
   856e2:	053f      	lsls	r7, r7, #20
   856e4:	2f00      	cmp	r7, #0
   856e6:	f000 820d 	beq.w	85b04 <_dtoa_r+0xd8c>
   856ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   856ec:	3301      	adds	r3, #1
   856ee:	930a      	str	r3, [sp, #40]	; 0x28
   856f0:	9b08      	ldr	r3, [sp, #32]
   856f2:	3301      	adds	r3, #1
   856f4:	9308      	str	r3, [sp, #32]
   856f6:	2301      	movs	r3, #1
   856f8:	930c      	str	r3, [sp, #48]	; 0x30
   856fa:	e5ad      	b.n	85258 <_dtoa_r+0x4e0>
   856fc:	9b07      	ldr	r3, [sp, #28]
   856fe:	2b00      	cmp	r3, #0
   85700:	f73f ac48 	bgt.w	84f94 <_dtoa_r+0x21c>
   85704:	f040 8222 	bne.w	85b4c <_dtoa_r+0xdd4>
   85708:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   8570c:	2200      	movs	r2, #0
   8570e:	4b38      	ldr	r3, [pc, #224]	; (857f0 <_dtoa_r+0xa78>)
   85710:	f001 febc 	bl	8748c <__aeabi_dmul>
   85714:	4652      	mov	r2, sl
   85716:	465b      	mov	r3, fp
   85718:	f002 f93e 	bl	87998 <__aeabi_dcmpge>
   8571c:	f8dd 801c 	ldr.w	r8, [sp, #28]
   85720:	4646      	mov	r6, r8
   85722:	2800      	cmp	r0, #0
   85724:	d041      	beq.n	857aa <_dtoa_r+0xa32>
   85726:	9b25      	ldr	r3, [sp, #148]	; 0x94
   85728:	9d04      	ldr	r5, [sp, #16]
   8572a:	43db      	mvns	r3, r3
   8572c:	9302      	str	r3, [sp, #8]
   8572e:	4641      	mov	r1, r8
   85730:	4620      	mov	r0, r4
   85732:	f000 fd89 	bl	86248 <_Bfree>
   85736:	2e00      	cmp	r6, #0
   85738:	f43f acdd 	beq.w	850f6 <_dtoa_r+0x37e>
   8573c:	e6a7      	b.n	8548e <_dtoa_r+0x716>
   8573e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   85740:	4649      	mov	r1, r9
   85742:	4620      	mov	r0, r4
   85744:	f000 feb8 	bl	864b8 <__pow5mult>
   85748:	4681      	mov	r9, r0
   8574a:	e557      	b.n	851fc <_dtoa_r+0x484>
   8574c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   8574e:	2a00      	cmp	r2, #0
   85750:	f000 8188 	beq.w	85a64 <_dtoa_r+0xcec>
   85754:	f203 4333 	addw	r3, r3, #1075	; 0x433
   85758:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   8575a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   8575c:	e4f2      	b.n	85144 <_dtoa_r+0x3cc>
   8575e:	f1ba 0f00 	cmp.w	sl, #0
   85762:	f47f ad77 	bne.w	85254 <_dtoa_r+0x4dc>
   85766:	e7b4      	b.n	856d2 <_dtoa_r+0x95a>
   85768:	f000 fd78 	bl	8625c <__multadd>
   8576c:	4647      	mov	r7, r8
   8576e:	4606      	mov	r6, r0
   85770:	4683      	mov	fp, r0
   85772:	e5c0      	b.n	852f6 <_dtoa_r+0x57e>
   85774:	4601      	mov	r1, r0
   85776:	4620      	mov	r0, r4
   85778:	9308      	str	r3, [sp, #32]
   8577a:	f000 fd65 	bl	86248 <_Bfree>
   8577e:	2201      	movs	r2, #1
   85780:	9b08      	ldr	r3, [sp, #32]
   85782:	e5e2      	b.n	8534a <_dtoa_r+0x5d2>
   85784:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85786:	2b02      	cmp	r3, #2
   85788:	f77f ad98 	ble.w	852bc <_dtoa_r+0x544>
   8578c:	9b07      	ldr	r3, [sp, #28]
   8578e:	2b00      	cmp	r3, #0
   85790:	d1c9      	bne.n	85726 <_dtoa_r+0x9ae>
   85792:	4641      	mov	r1, r8
   85794:	2205      	movs	r2, #5
   85796:	4620      	mov	r0, r4
   85798:	f000 fd60 	bl	8625c <__multadd>
   8579c:	4601      	mov	r1, r0
   8579e:	4680      	mov	r8, r0
   857a0:	4648      	mov	r0, r9
   857a2:	f000 ff29 	bl	865f8 <__mcmp>
   857a6:	2800      	cmp	r0, #0
   857a8:	ddbd      	ble.n	85726 <_dtoa_r+0x9ae>
   857aa:	2331      	movs	r3, #49	; 0x31
   857ac:	9a02      	ldr	r2, [sp, #8]
   857ae:	9904      	ldr	r1, [sp, #16]
   857b0:	3201      	adds	r2, #1
   857b2:	9202      	str	r2, [sp, #8]
   857b4:	700b      	strb	r3, [r1, #0]
   857b6:	1c4d      	adds	r5, r1, #1
   857b8:	e7b9      	b.n	8572e <_dtoa_r+0x9b6>
   857ba:	2331      	movs	r3, #49	; 0x31
   857bc:	9a02      	ldr	r2, [sp, #8]
   857be:	3201      	adds	r2, #1
   857c0:	9202      	str	r2, [sp, #8]
   857c2:	9a04      	ldr	r2, [sp, #16]
   857c4:	7013      	strb	r3, [r2, #0]
   857c6:	e652      	b.n	8546e <_dtoa_r+0x6f6>
   857c8:	2301      	movs	r3, #1
   857ca:	930b      	str	r3, [sp, #44]	; 0x2c
   857cc:	e666      	b.n	8549c <_dtoa_r+0x724>
   857ce:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
   857d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
   857d4:	e48f      	b.n	850f6 <_dtoa_r+0x37e>
   857d6:	bf00      	nop
   857d8:	00087f98 	.word	0x00087f98
   857dc:	00087f70 	.word	0x00087f70
   857e0:	3ff00000 	.word	0x3ff00000
   857e4:	401c0000 	.word	0x401c0000
   857e8:	3fe00000 	.word	0x3fe00000
   857ec:	40240000 	.word	0x40240000
   857f0:	40140000 	.word	0x40140000
   857f4:	4650      	mov	r0, sl
   857f6:	f001 fde3 	bl	873c0 <__aeabi_i2d>
   857fa:	463a      	mov	r2, r7
   857fc:	4643      	mov	r3, r8
   857fe:	f001 fe45 	bl	8748c <__aeabi_dmul>
   85802:	2200      	movs	r2, #0
   85804:	4bc1      	ldr	r3, [pc, #772]	; (85b0c <_dtoa_r+0xd94>)
   85806:	f001 fc8f 	bl	87128 <__adddf3>
   8580a:	4605      	mov	r5, r0
   8580c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   85810:	4641      	mov	r1, r8
   85812:	2200      	movs	r2, #0
   85814:	4bbe      	ldr	r3, [pc, #760]	; (85b10 <_dtoa_r+0xd98>)
   85816:	4638      	mov	r0, r7
   85818:	f001 fc84 	bl	87124 <__aeabi_dsub>
   8581c:	462a      	mov	r2, r5
   8581e:	4633      	mov	r3, r6
   85820:	4682      	mov	sl, r0
   85822:	468b      	mov	fp, r1
   85824:	f002 f8c2 	bl	879ac <__aeabi_dcmpgt>
   85828:	4680      	mov	r8, r0
   8582a:	2800      	cmp	r0, #0
   8582c:	f040 8110 	bne.w	85a50 <_dtoa_r+0xcd8>
   85830:	462a      	mov	r2, r5
   85832:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
   85836:	4650      	mov	r0, sl
   85838:	4659      	mov	r1, fp
   8583a:	f002 f899 	bl	87970 <__aeabi_dcmplt>
   8583e:	b118      	cbz	r0, 85848 <_dtoa_r+0xad0>
   85840:	4646      	mov	r6, r8
   85842:	e770      	b.n	85726 <_dtoa_r+0x9ae>
   85844:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85848:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
   8584c:	f7ff bb8f 	b.w	84f6e <_dtoa_r+0x1f6>
   85850:	9804      	ldr	r0, [sp, #16]
   85852:	f7ff bac0 	b.w	84dd6 <_dtoa_r+0x5e>
   85856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   85858:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8585a:	1afb      	subs	r3, r7, r3
   8585c:	441a      	add	r2, r3
   8585e:	970c      	str	r7, [sp, #48]	; 0x30
   85860:	920d      	str	r2, [sp, #52]	; 0x34
   85862:	2700      	movs	r7, #0
   85864:	e468      	b.n	85138 <_dtoa_r+0x3c0>
   85866:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   8586a:	f04f 0a02 	mov.w	sl, #2
   8586e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   85872:	e656      	b.n	85522 <_dtoa_r+0x7aa>
   85874:	2100      	movs	r1, #0
   85876:	2301      	movs	r3, #1
   85878:	4620      	mov	r0, r4
   8587a:	6461      	str	r1, [r4, #68]	; 0x44
   8587c:	9325      	str	r3, [sp, #148]	; 0x94
   8587e:	f000 fcbd 	bl	861fc <_Balloc>
   85882:	9b25      	ldr	r3, [sp, #148]	; 0x94
   85884:	9004      	str	r0, [sp, #16]
   85886:	9307      	str	r3, [sp, #28]
   85888:	9b25      	ldr	r3, [sp, #148]	; 0x94
   8588a:	6420      	str	r0, [r4, #64]	; 0x40
   8588c:	930f      	str	r3, [sp, #60]	; 0x3c
   8588e:	e627      	b.n	854e0 <_dtoa_r+0x768>
   85890:	2a00      	cmp	r2, #0
   85892:	46d0      	mov	r8, sl
   85894:	f8cd b020 	str.w	fp, [sp, #32]
   85898:	469a      	mov	sl, r3
   8589a:	dd11      	ble.n	858c0 <_dtoa_r+0xb48>
   8589c:	4649      	mov	r1, r9
   8589e:	2201      	movs	r2, #1
   858a0:	4620      	mov	r0, r4
   858a2:	f000 fe59 	bl	86558 <__lshift>
   858a6:	4641      	mov	r1, r8
   858a8:	4681      	mov	r9, r0
   858aa:	f000 fea5 	bl	865f8 <__mcmp>
   858ae:	2800      	cmp	r0, #0
   858b0:	f340 8145 	ble.w	85b3e <_dtoa_r+0xdc6>
   858b4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
   858b8:	f000 8105 	beq.w	85ac6 <_dtoa_r+0xd4e>
   858bc:	f105 0a31 	add.w	sl, r5, #49	; 0x31
   858c0:	46b3      	mov	fp, r6
   858c2:	f887 a000 	strb.w	sl, [r7]
   858c6:	1c7d      	adds	r5, r7, #1
   858c8:	9e08      	ldr	r6, [sp, #32]
   858ca:	e5d0      	b.n	8546e <_dtoa_r+0x6f6>
   858cc:	d104      	bne.n	858d8 <_dtoa_r+0xb60>
   858ce:	f01a 0f01 	tst.w	sl, #1
   858d2:	d001      	beq.n	858d8 <_dtoa_r+0xb60>
   858d4:	e5bb      	b.n	8544e <_dtoa_r+0x6d6>
   858d6:	4615      	mov	r5, r2
   858d8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   858dc:	1e6a      	subs	r2, r5, #1
   858de:	2b30      	cmp	r3, #48	; 0x30
   858e0:	d0f9      	beq.n	858d6 <_dtoa_r+0xb5e>
   858e2:	e5c4      	b.n	8546e <_dtoa_r+0x6f6>
   858e4:	2230      	movs	r2, #48	; 0x30
   858e6:	9904      	ldr	r1, [sp, #16]
   858e8:	700a      	strb	r2, [r1, #0]
   858ea:	9a02      	ldr	r2, [sp, #8]
   858ec:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   858f0:	3201      	adds	r2, #1
   858f2:	9202      	str	r2, [sp, #8]
   858f4:	f7ff bbfb 	b.w	850ee <_dtoa_r+0x376>
   858f8:	f000 80bb 	beq.w	85a72 <_dtoa_r+0xcfa>
   858fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
   85900:	9b02      	ldr	r3, [sp, #8]
   85902:	f04f 0a02 	mov.w	sl, #2
   85906:	425d      	negs	r5, r3
   85908:	4b82      	ldr	r3, [pc, #520]	; (85b14 <_dtoa_r+0xd9c>)
   8590a:	f005 020f 	and.w	r2, r5, #15
   8590e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   85912:	e9d3 2300 	ldrd	r2, r3, [r3]
   85916:	f001 fdb9 	bl	8748c <__aeabi_dmul>
   8591a:	112d      	asrs	r5, r5, #4
   8591c:	4607      	mov	r7, r0
   8591e:	4688      	mov	r8, r1
   85920:	f43f ae1a 	beq.w	85558 <_dtoa_r+0x7e0>
   85924:	4e7c      	ldr	r6, [pc, #496]	; (85b18 <_dtoa_r+0xda0>)
   85926:	07eb      	lsls	r3, r5, #31
   85928:	d509      	bpl.n	8593e <_dtoa_r+0xbc6>
   8592a:	e9d6 2300 	ldrd	r2, r3, [r6]
   8592e:	4638      	mov	r0, r7
   85930:	4641      	mov	r1, r8
   85932:	f001 fdab 	bl	8748c <__aeabi_dmul>
   85936:	4607      	mov	r7, r0
   85938:	4688      	mov	r8, r1
   8593a:	f10a 0a01 	add.w	sl, sl, #1
   8593e:	106d      	asrs	r5, r5, #1
   85940:	f106 0608 	add.w	r6, r6, #8
   85944:	d1ef      	bne.n	85926 <_dtoa_r+0xbae>
   85946:	e607      	b.n	85558 <_dtoa_r+0x7e0>
   85948:	6871      	ldr	r1, [r6, #4]
   8594a:	4620      	mov	r0, r4
   8594c:	f000 fc56 	bl	861fc <_Balloc>
   85950:	4605      	mov	r5, r0
   85952:	6933      	ldr	r3, [r6, #16]
   85954:	f106 010c 	add.w	r1, r6, #12
   85958:	3302      	adds	r3, #2
   8595a:	009a      	lsls	r2, r3, #2
   8595c:	300c      	adds	r0, #12
   8595e:	f7fd fdcf 	bl	83500 <memcpy>
   85962:	4629      	mov	r1, r5
   85964:	2201      	movs	r2, #1
   85966:	4620      	mov	r0, r4
   85968:	f000 fdf6 	bl	86558 <__lshift>
   8596c:	9008      	str	r0, [sp, #32]
   8596e:	e4b6      	b.n	852de <_dtoa_r+0x566>
   85970:	2b39      	cmp	r3, #57	; 0x39
   85972:	f8cd b020 	str.w	fp, [sp, #32]
   85976:	46d0      	mov	r8, sl
   85978:	f000 80a5 	beq.w	85ac6 <_dtoa_r+0xd4e>
   8597c:	f103 0a01 	add.w	sl, r3, #1
   85980:	46b3      	mov	fp, r6
   85982:	f887 a000 	strb.w	sl, [r7]
   85986:	1c7d      	adds	r5, r7, #1
   85988:	9e08      	ldr	r6, [sp, #32]
   8598a:	e570      	b.n	8546e <_dtoa_r+0x6f6>
   8598c:	465a      	mov	r2, fp
   8598e:	46d0      	mov	r8, sl
   85990:	46b3      	mov	fp, r6
   85992:	469a      	mov	sl, r3
   85994:	4616      	mov	r6, r2
   85996:	e54e      	b.n	85436 <_dtoa_r+0x6be>
   85998:	9812      	ldr	r0, [sp, #72]	; 0x48
   8599a:	495e      	ldr	r1, [pc, #376]	; (85b14 <_dtoa_r+0xd9c>)
   8599c:	462a      	mov	r2, r5
   8599e:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
   859a2:	4633      	mov	r3, r6
   859a4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   859a8:	f001 fd70 	bl	8748c <__aeabi_dmul>
   859ac:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
   859b0:	4638      	mov	r0, r7
   859b2:	4641      	mov	r1, r8
   859b4:	f002 f81a 	bl	879ec <__aeabi_d2iz>
   859b8:	4605      	mov	r5, r0
   859ba:	f001 fd01 	bl	873c0 <__aeabi_i2d>
   859be:	4602      	mov	r2, r0
   859c0:	460b      	mov	r3, r1
   859c2:	4638      	mov	r0, r7
   859c4:	4641      	mov	r1, r8
   859c6:	f001 fbad 	bl	87124 <__aeabi_dsub>
   859ca:	4606      	mov	r6, r0
   859cc:	9812      	ldr	r0, [sp, #72]	; 0x48
   859ce:	9a04      	ldr	r2, [sp, #16]
   859d0:	3530      	adds	r5, #48	; 0x30
   859d2:	2801      	cmp	r0, #1
   859d4:	7015      	strb	r5, [r2, #0]
   859d6:	460f      	mov	r7, r1
   859d8:	f102 0501 	add.w	r5, r2, #1
   859dc:	d026      	beq.n	85a2c <_dtoa_r+0xcb4>
   859de:	9b12      	ldr	r3, [sp, #72]	; 0x48
   859e0:	9a04      	ldr	r2, [sp, #16]
   859e2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
   859e6:	4413      	add	r3, r2
   859e8:	f04f 0a00 	mov.w	sl, #0
   859ec:	4699      	mov	r9, r3
   859ee:	f8df b130 	ldr.w	fp, [pc, #304]	; 85b20 <_dtoa_r+0xda8>
   859f2:	4652      	mov	r2, sl
   859f4:	465b      	mov	r3, fp
   859f6:	4630      	mov	r0, r6
   859f8:	4639      	mov	r1, r7
   859fa:	f001 fd47 	bl	8748c <__aeabi_dmul>
   859fe:	460f      	mov	r7, r1
   85a00:	4606      	mov	r6, r0
   85a02:	f001 fff3 	bl	879ec <__aeabi_d2iz>
   85a06:	4680      	mov	r8, r0
   85a08:	f001 fcda 	bl	873c0 <__aeabi_i2d>
   85a0c:	4602      	mov	r2, r0
   85a0e:	460b      	mov	r3, r1
   85a10:	4630      	mov	r0, r6
   85a12:	4639      	mov	r1, r7
   85a14:	f001 fb86 	bl	87124 <__aeabi_dsub>
   85a18:	f108 0830 	add.w	r8, r8, #48	; 0x30
   85a1c:	f805 8b01 	strb.w	r8, [r5], #1
   85a20:	454d      	cmp	r5, r9
   85a22:	4606      	mov	r6, r0
   85a24:	460f      	mov	r7, r1
   85a26:	d1e4      	bne.n	859f2 <_dtoa_r+0xc7a>
   85a28:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85a2c:	2200      	movs	r2, #0
   85a2e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   85a32:	4b3a      	ldr	r3, [pc, #232]	; (85b1c <_dtoa_r+0xda4>)
   85a34:	f001 fb78 	bl	87128 <__adddf3>
   85a38:	4632      	mov	r2, r6
   85a3a:	463b      	mov	r3, r7
   85a3c:	f001 ff98 	bl	87970 <__aeabi_dcmplt>
   85a40:	2800      	cmp	r0, #0
   85a42:	d046      	beq.n	85ad2 <_dtoa_r+0xd5a>
   85a44:	9b15      	ldr	r3, [sp, #84]	; 0x54
   85a46:	9302      	str	r3, [sp, #8]
   85a48:	f815 8c01 	ldrb.w	r8, [r5, #-1]
   85a4c:	f7ff bb42 	b.w	850d4 <_dtoa_r+0x35c>
   85a50:	f04f 0800 	mov.w	r8, #0
   85a54:	4646      	mov	r6, r8
   85a56:	e6a8      	b.n	857aa <_dtoa_r+0xa32>
   85a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   85a5a:	9a07      	ldr	r2, [sp, #28]
   85a5c:	1a9d      	subs	r5, r3, r2
   85a5e:	2300      	movs	r3, #0
   85a60:	f7ff bb70 	b.w	85144 <_dtoa_r+0x3cc>
   85a64:	9b18      	ldr	r3, [sp, #96]	; 0x60
   85a66:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   85a68:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   85a6c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   85a6e:	f7ff bb69 	b.w	85144 <_dtoa_r+0x3cc>
   85a72:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
   85a76:	f04f 0a02 	mov.w	sl, #2
   85a7a:	e56d      	b.n	85558 <_dtoa_r+0x7e0>
   85a7c:	9b07      	ldr	r3, [sp, #28]
   85a7e:	2b00      	cmp	r3, #0
   85a80:	f43f aeb8 	beq.w	857f4 <_dtoa_r+0xa7c>
   85a84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85a86:	2b00      	cmp	r3, #0
   85a88:	f77f aede 	ble.w	85848 <_dtoa_r+0xad0>
   85a8c:	2200      	movs	r2, #0
   85a8e:	4b24      	ldr	r3, [pc, #144]	; (85b20 <_dtoa_r+0xda8>)
   85a90:	4638      	mov	r0, r7
   85a92:	4641      	mov	r1, r8
   85a94:	f001 fcfa 	bl	8748c <__aeabi_dmul>
   85a98:	4607      	mov	r7, r0
   85a9a:	4688      	mov	r8, r1
   85a9c:	f10a 0001 	add.w	r0, sl, #1
   85aa0:	f001 fc8e 	bl	873c0 <__aeabi_i2d>
   85aa4:	463a      	mov	r2, r7
   85aa6:	4643      	mov	r3, r8
   85aa8:	f001 fcf0 	bl	8748c <__aeabi_dmul>
   85aac:	2200      	movs	r2, #0
   85aae:	4b17      	ldr	r3, [pc, #92]	; (85b0c <_dtoa_r+0xd94>)
   85ab0:	f001 fb3a 	bl	87128 <__adddf3>
   85ab4:	9a02      	ldr	r2, [sp, #8]
   85ab6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85ab8:	3a01      	subs	r2, #1
   85aba:	4605      	mov	r5, r0
   85abc:	9215      	str	r2, [sp, #84]	; 0x54
   85abe:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
   85ac2:	9312      	str	r3, [sp, #72]	; 0x48
   85ac4:	e569      	b.n	8559a <_dtoa_r+0x822>
   85ac6:	2239      	movs	r2, #57	; 0x39
   85ac8:	46b3      	mov	fp, r6
   85aca:	703a      	strb	r2, [r7, #0]
   85acc:	9e08      	ldr	r6, [sp, #32]
   85ace:	1c7d      	adds	r5, r7, #1
   85ad0:	e4bf      	b.n	85452 <_dtoa_r+0x6da>
   85ad2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
   85ad6:	2000      	movs	r0, #0
   85ad8:	4910      	ldr	r1, [pc, #64]	; (85b1c <_dtoa_r+0xda4>)
   85ada:	f001 fb23 	bl	87124 <__aeabi_dsub>
   85ade:	4632      	mov	r2, r6
   85ae0:	463b      	mov	r3, r7
   85ae2:	f001 ff63 	bl	879ac <__aeabi_dcmpgt>
   85ae6:	b908      	cbnz	r0, 85aec <_dtoa_r+0xd74>
   85ae8:	e6ae      	b.n	85848 <_dtoa_r+0xad0>
   85aea:	4615      	mov	r5, r2
   85aec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
   85af0:	1e6a      	subs	r2, r5, #1
   85af2:	2b30      	cmp	r3, #48	; 0x30
   85af4:	d0f9      	beq.n	85aea <_dtoa_r+0xd72>
   85af6:	e5d7      	b.n	856a8 <_dtoa_r+0x930>
   85af8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
   85afc:	9b15      	ldr	r3, [sp, #84]	; 0x54
   85afe:	9302      	str	r3, [sp, #8]
   85b00:	f7ff bae8 	b.w	850d4 <_dtoa_r+0x35c>
   85b04:	970c      	str	r7, [sp, #48]	; 0x30
   85b06:	f7ff bba7 	b.w	85258 <_dtoa_r+0x4e0>
   85b0a:	bf00      	nop
   85b0c:	401c0000 	.word	0x401c0000
   85b10:	40140000 	.word	0x40140000
   85b14:	00087f98 	.word	0x00087f98
   85b18:	00087f70 	.word	0x00087f70
   85b1c:	3fe00000 	.word	0x3fe00000
   85b20:	40240000 	.word	0x40240000
   85b24:	2b39      	cmp	r3, #57	; 0x39
   85b26:	f8cd b020 	str.w	fp, [sp, #32]
   85b2a:	46d0      	mov	r8, sl
   85b2c:	f8dd b01c 	ldr.w	fp, [sp, #28]
   85b30:	469a      	mov	sl, r3
   85b32:	d0c8      	beq.n	85ac6 <_dtoa_r+0xd4e>
   85b34:	f1bb 0f00 	cmp.w	fp, #0
   85b38:	f73f aec0 	bgt.w	858bc <_dtoa_r+0xb44>
   85b3c:	e6c0      	b.n	858c0 <_dtoa_r+0xb48>
   85b3e:	f47f aebf 	bne.w	858c0 <_dtoa_r+0xb48>
   85b42:	f01a 0f01 	tst.w	sl, #1
   85b46:	f43f aebb 	beq.w	858c0 <_dtoa_r+0xb48>
   85b4a:	e6b3      	b.n	858b4 <_dtoa_r+0xb3c>
   85b4c:	f04f 0800 	mov.w	r8, #0
   85b50:	4646      	mov	r6, r8
   85b52:	e5e8      	b.n	85726 <_dtoa_r+0x9ae>
   85b54:	4631      	mov	r1, r6
   85b56:	2300      	movs	r3, #0
   85b58:	220a      	movs	r2, #10
   85b5a:	4620      	mov	r0, r4
   85b5c:	f000 fb7e 	bl	8625c <__multadd>
   85b60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85b62:	4606      	mov	r6, r0
   85b64:	2b00      	cmp	r3, #0
   85b66:	dd07      	ble.n	85b78 <_dtoa_r+0xe00>
   85b68:	9307      	str	r3, [sp, #28]
   85b6a:	f7ff bbab 	b.w	852c4 <_dtoa_r+0x54c>
   85b6e:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85b70:	2b02      	cmp	r3, #2
   85b72:	dc1f      	bgt.n	85bb4 <_dtoa_r+0xe3c>
   85b74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85b76:	e43c      	b.n	853f2 <_dtoa_r+0x67a>
   85b78:	9b24      	ldr	r3, [sp, #144]	; 0x90
   85b7a:	2b02      	cmp	r3, #2
   85b7c:	dc1a      	bgt.n	85bb4 <_dtoa_r+0xe3c>
   85b7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85b80:	e7f2      	b.n	85b68 <_dtoa_r+0xdf0>
   85b82:	f43f ab81 	beq.w	85288 <_dtoa_r+0x510>
   85b86:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
   85b8a:	e411      	b.n	853b0 <_dtoa_r+0x638>
   85b8c:	2500      	movs	r5, #0
   85b8e:	4620      	mov	r0, r4
   85b90:	6465      	str	r5, [r4, #68]	; 0x44
   85b92:	4629      	mov	r1, r5
   85b94:	f000 fb32 	bl	861fc <_Balloc>
   85b98:	f04f 33ff 	mov.w	r3, #4294967295
   85b9c:	9307      	str	r3, [sp, #28]
   85b9e:	930f      	str	r3, [sp, #60]	; 0x3c
   85ba0:	2301      	movs	r3, #1
   85ba2:	9004      	str	r0, [sp, #16]
   85ba4:	9525      	str	r5, [sp, #148]	; 0x94
   85ba6:	6420      	str	r0, [r4, #64]	; 0x40
   85ba8:	930b      	str	r3, [sp, #44]	; 0x2c
   85baa:	f7ff b9e0 	b.w	84f6e <_dtoa_r+0x1f6>
   85bae:	2501      	movs	r5, #1
   85bb0:	f7ff b9a8 	b.w	84f04 <_dtoa_r+0x18c>
   85bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   85bb6:	9307      	str	r3, [sp, #28]
   85bb8:	e5e8      	b.n	8578c <_dtoa_r+0xa14>
   85bba:	bf00      	nop

00085bbc <__libc_fini_array>:
   85bbc:	b538      	push	{r3, r4, r5, lr}
   85bbe:	4c0a      	ldr	r4, [pc, #40]	; (85be8 <__libc_fini_array+0x2c>)
   85bc0:	4d0a      	ldr	r5, [pc, #40]	; (85bec <__libc_fini_array+0x30>)
   85bc2:	1b64      	subs	r4, r4, r5
   85bc4:	10a4      	asrs	r4, r4, #2
   85bc6:	d00a      	beq.n	85bde <__libc_fini_array+0x22>
   85bc8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   85bcc:	3b01      	subs	r3, #1
   85bce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   85bd2:	3c01      	subs	r4, #1
   85bd4:	f855 3904 	ldr.w	r3, [r5], #-4
   85bd8:	4798      	blx	r3
   85bda:	2c00      	cmp	r4, #0
   85bdc:	d1f9      	bne.n	85bd2 <__libc_fini_array+0x16>
   85bde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85be2:	f002 bad7 	b.w	88194 <_fini>
   85be6:	bf00      	nop
   85be8:	000881a4 	.word	0x000881a4
   85bec:	000881a0 	.word	0x000881a0

00085bf0 <_localeconv_r>:
   85bf0:	4a04      	ldr	r2, [pc, #16]	; (85c04 <_localeconv_r+0x14>)
   85bf2:	4b05      	ldr	r3, [pc, #20]	; (85c08 <_localeconv_r+0x18>)
   85bf4:	6812      	ldr	r2, [r2, #0]
   85bf6:	6b50      	ldr	r0, [r2, #52]	; 0x34
   85bf8:	2800      	cmp	r0, #0
   85bfa:	bf08      	it	eq
   85bfc:	4618      	moveq	r0, r3
   85bfe:	30f0      	adds	r0, #240	; 0xf0
   85c00:	4770      	bx	lr
   85c02:	bf00      	nop
   85c04:	200701a0 	.word	0x200701a0
   85c08:	200709e4 	.word	0x200709e4

00085c0c <__retarget_lock_acquire_recursive>:
   85c0c:	4770      	bx	lr
   85c0e:	bf00      	nop

00085c10 <__retarget_lock_release_recursive>:
   85c10:	4770      	bx	lr
   85c12:	bf00      	nop

00085c14 <_malloc_r>:
   85c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85c18:	f101 060b 	add.w	r6, r1, #11
   85c1c:	2e16      	cmp	r6, #22
   85c1e:	b083      	sub	sp, #12
   85c20:	4605      	mov	r5, r0
   85c22:	f240 809e 	bls.w	85d62 <_malloc_r+0x14e>
   85c26:	f036 0607 	bics.w	r6, r6, #7
   85c2a:	f100 80bd 	bmi.w	85da8 <_malloc_r+0x194>
   85c2e:	42b1      	cmp	r1, r6
   85c30:	f200 80ba 	bhi.w	85da8 <_malloc_r+0x194>
   85c34:	f000 fad6 	bl	861e4 <__malloc_lock>
   85c38:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   85c3c:	f0c0 8285 	bcc.w	8614a <_malloc_r+0x536>
   85c40:	0a73      	lsrs	r3, r6, #9
   85c42:	f000 80b8 	beq.w	85db6 <_malloc_r+0x1a2>
   85c46:	2b04      	cmp	r3, #4
   85c48:	f200 816c 	bhi.w	85f24 <_malloc_r+0x310>
   85c4c:	09b3      	lsrs	r3, r6, #6
   85c4e:	f103 0039 	add.w	r0, r3, #57	; 0x39
   85c52:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   85c56:	00c1      	lsls	r1, r0, #3
   85c58:	4fb8      	ldr	r7, [pc, #736]	; (85f3c <_malloc_r+0x328>)
   85c5a:	4439      	add	r1, r7
   85c5c:	684c      	ldr	r4, [r1, #4]
   85c5e:	3908      	subs	r1, #8
   85c60:	42a1      	cmp	r1, r4
   85c62:	d106      	bne.n	85c72 <_malloc_r+0x5e>
   85c64:	e00c      	b.n	85c80 <_malloc_r+0x6c>
   85c66:	2a00      	cmp	r2, #0
   85c68:	f280 80ab 	bge.w	85dc2 <_malloc_r+0x1ae>
   85c6c:	68e4      	ldr	r4, [r4, #12]
   85c6e:	42a1      	cmp	r1, r4
   85c70:	d006      	beq.n	85c80 <_malloc_r+0x6c>
   85c72:	6863      	ldr	r3, [r4, #4]
   85c74:	f023 0303 	bic.w	r3, r3, #3
   85c78:	1b9a      	subs	r2, r3, r6
   85c7a:	2a0f      	cmp	r2, #15
   85c7c:	ddf3      	ble.n	85c66 <_malloc_r+0x52>
   85c7e:	4670      	mov	r0, lr
   85c80:	693c      	ldr	r4, [r7, #16]
   85c82:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 85f50 <_malloc_r+0x33c>
   85c86:	4574      	cmp	r4, lr
   85c88:	f000 819e 	beq.w	85fc8 <_malloc_r+0x3b4>
   85c8c:	6863      	ldr	r3, [r4, #4]
   85c8e:	f023 0303 	bic.w	r3, r3, #3
   85c92:	1b9a      	subs	r2, r3, r6
   85c94:	2a0f      	cmp	r2, #15
   85c96:	f300 8183 	bgt.w	85fa0 <_malloc_r+0x38c>
   85c9a:	2a00      	cmp	r2, #0
   85c9c:	f8c7 e014 	str.w	lr, [r7, #20]
   85ca0:	f8c7 e010 	str.w	lr, [r7, #16]
   85ca4:	f280 8091 	bge.w	85dca <_malloc_r+0x1b6>
   85ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85cac:	f080 8154 	bcs.w	85f58 <_malloc_r+0x344>
   85cb0:	2201      	movs	r2, #1
   85cb2:	08db      	lsrs	r3, r3, #3
   85cb4:	6879      	ldr	r1, [r7, #4]
   85cb6:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   85cba:	4413      	add	r3, r2
   85cbc:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   85cc0:	fa02 f20c 	lsl.w	r2, r2, ip
   85cc4:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   85cc8:	430a      	orrs	r2, r1
   85cca:	f1ac 0108 	sub.w	r1, ip, #8
   85cce:	60e1      	str	r1, [r4, #12]
   85cd0:	f8c4 8008 	str.w	r8, [r4, #8]
   85cd4:	607a      	str	r2, [r7, #4]
   85cd6:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   85cda:	f8c8 400c 	str.w	r4, [r8, #12]
   85cde:	2401      	movs	r4, #1
   85ce0:	1083      	asrs	r3, r0, #2
   85ce2:	409c      	lsls	r4, r3
   85ce4:	4294      	cmp	r4, r2
   85ce6:	d87d      	bhi.n	85de4 <_malloc_r+0x1d0>
   85ce8:	4214      	tst	r4, r2
   85cea:	d106      	bne.n	85cfa <_malloc_r+0xe6>
   85cec:	f020 0003 	bic.w	r0, r0, #3
   85cf0:	0064      	lsls	r4, r4, #1
   85cf2:	4214      	tst	r4, r2
   85cf4:	f100 0004 	add.w	r0, r0, #4
   85cf8:	d0fa      	beq.n	85cf0 <_malloc_r+0xdc>
   85cfa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   85cfe:	46cc      	mov	ip, r9
   85d00:	4680      	mov	r8, r0
   85d02:	f8dc 300c 	ldr.w	r3, [ip, #12]
   85d06:	459c      	cmp	ip, r3
   85d08:	d107      	bne.n	85d1a <_malloc_r+0x106>
   85d0a:	e15f      	b.n	85fcc <_malloc_r+0x3b8>
   85d0c:	2a00      	cmp	r2, #0
   85d0e:	f280 816d 	bge.w	85fec <_malloc_r+0x3d8>
   85d12:	68db      	ldr	r3, [r3, #12]
   85d14:	459c      	cmp	ip, r3
   85d16:	f000 8159 	beq.w	85fcc <_malloc_r+0x3b8>
   85d1a:	6859      	ldr	r1, [r3, #4]
   85d1c:	f021 0103 	bic.w	r1, r1, #3
   85d20:	1b8a      	subs	r2, r1, r6
   85d22:	2a0f      	cmp	r2, #15
   85d24:	ddf2      	ble.n	85d0c <_malloc_r+0xf8>
   85d26:	68dc      	ldr	r4, [r3, #12]
   85d28:	f8d3 c008 	ldr.w	ip, [r3, #8]
   85d2c:	f046 0801 	orr.w	r8, r6, #1
   85d30:	4628      	mov	r0, r5
   85d32:	441e      	add	r6, r3
   85d34:	f042 0501 	orr.w	r5, r2, #1
   85d38:	f8c3 8004 	str.w	r8, [r3, #4]
   85d3c:	f8cc 400c 	str.w	r4, [ip, #12]
   85d40:	f8c4 c008 	str.w	ip, [r4, #8]
   85d44:	617e      	str	r6, [r7, #20]
   85d46:	613e      	str	r6, [r7, #16]
   85d48:	f8c6 e00c 	str.w	lr, [r6, #12]
   85d4c:	f8c6 e008 	str.w	lr, [r6, #8]
   85d50:	6075      	str	r5, [r6, #4]
   85d52:	505a      	str	r2, [r3, r1]
   85d54:	9300      	str	r3, [sp, #0]
   85d56:	f000 fa4b 	bl	861f0 <__malloc_unlock>
   85d5a:	9b00      	ldr	r3, [sp, #0]
   85d5c:	f103 0408 	add.w	r4, r3, #8
   85d60:	e01e      	b.n	85da0 <_malloc_r+0x18c>
   85d62:	2910      	cmp	r1, #16
   85d64:	d820      	bhi.n	85da8 <_malloc_r+0x194>
   85d66:	f000 fa3d 	bl	861e4 <__malloc_lock>
   85d6a:	2610      	movs	r6, #16
   85d6c:	2318      	movs	r3, #24
   85d6e:	2002      	movs	r0, #2
   85d70:	4f72      	ldr	r7, [pc, #456]	; (85f3c <_malloc_r+0x328>)
   85d72:	443b      	add	r3, r7
   85d74:	685c      	ldr	r4, [r3, #4]
   85d76:	f1a3 0208 	sub.w	r2, r3, #8
   85d7a:	4294      	cmp	r4, r2
   85d7c:	f000 812f 	beq.w	85fde <_malloc_r+0x3ca>
   85d80:	6863      	ldr	r3, [r4, #4]
   85d82:	68e1      	ldr	r1, [r4, #12]
   85d84:	f023 0303 	bic.w	r3, r3, #3
   85d88:	4423      	add	r3, r4
   85d8a:	685a      	ldr	r2, [r3, #4]
   85d8c:	68a6      	ldr	r6, [r4, #8]
   85d8e:	f042 0201 	orr.w	r2, r2, #1
   85d92:	60f1      	str	r1, [r6, #12]
   85d94:	4628      	mov	r0, r5
   85d96:	608e      	str	r6, [r1, #8]
   85d98:	605a      	str	r2, [r3, #4]
   85d9a:	f000 fa29 	bl	861f0 <__malloc_unlock>
   85d9e:	3408      	adds	r4, #8
   85da0:	4620      	mov	r0, r4
   85da2:	b003      	add	sp, #12
   85da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85da8:	2400      	movs	r4, #0
   85daa:	230c      	movs	r3, #12
   85dac:	4620      	mov	r0, r4
   85dae:	602b      	str	r3, [r5, #0]
   85db0:	b003      	add	sp, #12
   85db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85db6:	2040      	movs	r0, #64	; 0x40
   85db8:	f44f 7100 	mov.w	r1, #512	; 0x200
   85dbc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   85dc0:	e74a      	b.n	85c58 <_malloc_r+0x44>
   85dc2:	4423      	add	r3, r4
   85dc4:	685a      	ldr	r2, [r3, #4]
   85dc6:	68e1      	ldr	r1, [r4, #12]
   85dc8:	e7e0      	b.n	85d8c <_malloc_r+0x178>
   85dca:	4423      	add	r3, r4
   85dcc:	685a      	ldr	r2, [r3, #4]
   85dce:	4628      	mov	r0, r5
   85dd0:	f042 0201 	orr.w	r2, r2, #1
   85dd4:	605a      	str	r2, [r3, #4]
   85dd6:	3408      	adds	r4, #8
   85dd8:	f000 fa0a 	bl	861f0 <__malloc_unlock>
   85ddc:	4620      	mov	r0, r4
   85dde:	b003      	add	sp, #12
   85de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85de4:	68bc      	ldr	r4, [r7, #8]
   85de6:	6863      	ldr	r3, [r4, #4]
   85de8:	f023 0803 	bic.w	r8, r3, #3
   85dec:	45b0      	cmp	r8, r6
   85dee:	d304      	bcc.n	85dfa <_malloc_r+0x1e6>
   85df0:	eba8 0306 	sub.w	r3, r8, r6
   85df4:	2b0f      	cmp	r3, #15
   85df6:	f300 8085 	bgt.w	85f04 <_malloc_r+0x2f0>
   85dfa:	f8df 9158 	ldr.w	r9, [pc, #344]	; 85f54 <_malloc_r+0x340>
   85dfe:	4b50      	ldr	r3, [pc, #320]	; (85f40 <_malloc_r+0x32c>)
   85e00:	f8d9 2000 	ldr.w	r2, [r9]
   85e04:	681b      	ldr	r3, [r3, #0]
   85e06:	3201      	adds	r2, #1
   85e08:	4433      	add	r3, r6
   85e0a:	eb04 0a08 	add.w	sl, r4, r8
   85e0e:	f000 8154 	beq.w	860ba <_malloc_r+0x4a6>
   85e12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   85e16:	330f      	adds	r3, #15
   85e18:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   85e1c:	f02b 0b0f 	bic.w	fp, fp, #15
   85e20:	4659      	mov	r1, fp
   85e22:	4628      	mov	r0, r5
   85e24:	f000 fce6 	bl	867f4 <_sbrk_r>
   85e28:	1c41      	adds	r1, r0, #1
   85e2a:	4602      	mov	r2, r0
   85e2c:	f000 80fb 	beq.w	86026 <_malloc_r+0x412>
   85e30:	4582      	cmp	sl, r0
   85e32:	f200 80f6 	bhi.w	86022 <_malloc_r+0x40e>
   85e36:	4b43      	ldr	r3, [pc, #268]	; (85f44 <_malloc_r+0x330>)
   85e38:	6819      	ldr	r1, [r3, #0]
   85e3a:	4459      	add	r1, fp
   85e3c:	6019      	str	r1, [r3, #0]
   85e3e:	f000 814c 	beq.w	860da <_malloc_r+0x4c6>
   85e42:	f8d9 0000 	ldr.w	r0, [r9]
   85e46:	3001      	adds	r0, #1
   85e48:	bf1b      	ittet	ne
   85e4a:	eba2 0a0a 	subne.w	sl, r2, sl
   85e4e:	4451      	addne	r1, sl
   85e50:	f8c9 2000 	streq.w	r2, [r9]
   85e54:	6019      	strne	r1, [r3, #0]
   85e56:	f012 0107 	ands.w	r1, r2, #7
   85e5a:	f000 8114 	beq.w	86086 <_malloc_r+0x472>
   85e5e:	f1c1 0008 	rsb	r0, r1, #8
   85e62:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   85e66:	4402      	add	r2, r0
   85e68:	3108      	adds	r1, #8
   85e6a:	eb02 090b 	add.w	r9, r2, fp
   85e6e:	f3c9 090b 	ubfx	r9, r9, #0, #12
   85e72:	eba1 0909 	sub.w	r9, r1, r9
   85e76:	4649      	mov	r1, r9
   85e78:	4628      	mov	r0, r5
   85e7a:	9301      	str	r3, [sp, #4]
   85e7c:	9200      	str	r2, [sp, #0]
   85e7e:	f000 fcb9 	bl	867f4 <_sbrk_r>
   85e82:	1c43      	adds	r3, r0, #1
   85e84:	e89d 000c 	ldmia.w	sp, {r2, r3}
   85e88:	f000 8142 	beq.w	86110 <_malloc_r+0x4fc>
   85e8c:	1a80      	subs	r0, r0, r2
   85e8e:	4448      	add	r0, r9
   85e90:	f040 0001 	orr.w	r0, r0, #1
   85e94:	6819      	ldr	r1, [r3, #0]
   85e96:	42bc      	cmp	r4, r7
   85e98:	4449      	add	r1, r9
   85e9a:	60ba      	str	r2, [r7, #8]
   85e9c:	6019      	str	r1, [r3, #0]
   85e9e:	6050      	str	r0, [r2, #4]
   85ea0:	d017      	beq.n	85ed2 <_malloc_r+0x2be>
   85ea2:	f1b8 0f0f 	cmp.w	r8, #15
   85ea6:	f240 80fa 	bls.w	8609e <_malloc_r+0x48a>
   85eaa:	f04f 0c05 	mov.w	ip, #5
   85eae:	6862      	ldr	r2, [r4, #4]
   85eb0:	f1a8 000c 	sub.w	r0, r8, #12
   85eb4:	f020 0007 	bic.w	r0, r0, #7
   85eb8:	f002 0201 	and.w	r2, r2, #1
   85ebc:	eb04 0e00 	add.w	lr, r4, r0
   85ec0:	4302      	orrs	r2, r0
   85ec2:	280f      	cmp	r0, #15
   85ec4:	6062      	str	r2, [r4, #4]
   85ec6:	f8ce c004 	str.w	ip, [lr, #4]
   85eca:	f8ce c008 	str.w	ip, [lr, #8]
   85ece:	f200 8116 	bhi.w	860fe <_malloc_r+0x4ea>
   85ed2:	4b1d      	ldr	r3, [pc, #116]	; (85f48 <_malloc_r+0x334>)
   85ed4:	68bc      	ldr	r4, [r7, #8]
   85ed6:	681a      	ldr	r2, [r3, #0]
   85ed8:	4291      	cmp	r1, r2
   85eda:	bf88      	it	hi
   85edc:	6019      	strhi	r1, [r3, #0]
   85ede:	4b1b      	ldr	r3, [pc, #108]	; (85f4c <_malloc_r+0x338>)
   85ee0:	681a      	ldr	r2, [r3, #0]
   85ee2:	4291      	cmp	r1, r2
   85ee4:	6862      	ldr	r2, [r4, #4]
   85ee6:	bf88      	it	hi
   85ee8:	6019      	strhi	r1, [r3, #0]
   85eea:	f022 0203 	bic.w	r2, r2, #3
   85eee:	4296      	cmp	r6, r2
   85ef0:	eba2 0306 	sub.w	r3, r2, r6
   85ef4:	d801      	bhi.n	85efa <_malloc_r+0x2e6>
   85ef6:	2b0f      	cmp	r3, #15
   85ef8:	dc04      	bgt.n	85f04 <_malloc_r+0x2f0>
   85efa:	4628      	mov	r0, r5
   85efc:	f000 f978 	bl	861f0 <__malloc_unlock>
   85f00:	2400      	movs	r4, #0
   85f02:	e74d      	b.n	85da0 <_malloc_r+0x18c>
   85f04:	f046 0201 	orr.w	r2, r6, #1
   85f08:	f043 0301 	orr.w	r3, r3, #1
   85f0c:	4426      	add	r6, r4
   85f0e:	6062      	str	r2, [r4, #4]
   85f10:	4628      	mov	r0, r5
   85f12:	60be      	str	r6, [r7, #8]
   85f14:	3408      	adds	r4, #8
   85f16:	6073      	str	r3, [r6, #4]
   85f18:	f000 f96a 	bl	861f0 <__malloc_unlock>
   85f1c:	4620      	mov	r0, r4
   85f1e:	b003      	add	sp, #12
   85f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f24:	2b14      	cmp	r3, #20
   85f26:	d970      	bls.n	8600a <_malloc_r+0x3f6>
   85f28:	2b54      	cmp	r3, #84	; 0x54
   85f2a:	f200 80a2 	bhi.w	86072 <_malloc_r+0x45e>
   85f2e:	0b33      	lsrs	r3, r6, #12
   85f30:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   85f34:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   85f38:	00c1      	lsls	r1, r0, #3
   85f3a:	e68d      	b.n	85c58 <_malloc_r+0x44>
   85f3c:	200705d4 	.word	0x200705d4
   85f40:	20070fe4 	.word	0x20070fe4
   85f44:	20070fb4 	.word	0x20070fb4
   85f48:	20070fdc 	.word	0x20070fdc
   85f4c:	20070fe0 	.word	0x20070fe0
   85f50:	200705dc 	.word	0x200705dc
   85f54:	200709dc 	.word	0x200709dc
   85f58:	0a5a      	lsrs	r2, r3, #9
   85f5a:	2a04      	cmp	r2, #4
   85f5c:	d95b      	bls.n	86016 <_malloc_r+0x402>
   85f5e:	2a14      	cmp	r2, #20
   85f60:	f200 80ae 	bhi.w	860c0 <_malloc_r+0x4ac>
   85f64:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   85f68:	00c9      	lsls	r1, r1, #3
   85f6a:	325b      	adds	r2, #91	; 0x5b
   85f6c:	eb07 0c01 	add.w	ip, r7, r1
   85f70:	5879      	ldr	r1, [r7, r1]
   85f72:	f1ac 0c08 	sub.w	ip, ip, #8
   85f76:	458c      	cmp	ip, r1
   85f78:	f000 8088 	beq.w	8608c <_malloc_r+0x478>
   85f7c:	684a      	ldr	r2, [r1, #4]
   85f7e:	f022 0203 	bic.w	r2, r2, #3
   85f82:	4293      	cmp	r3, r2
   85f84:	d273      	bcs.n	8606e <_malloc_r+0x45a>
   85f86:	6889      	ldr	r1, [r1, #8]
   85f88:	458c      	cmp	ip, r1
   85f8a:	d1f7      	bne.n	85f7c <_malloc_r+0x368>
   85f8c:	f8dc 300c 	ldr.w	r3, [ip, #12]
   85f90:	687a      	ldr	r2, [r7, #4]
   85f92:	60e3      	str	r3, [r4, #12]
   85f94:	f8c4 c008 	str.w	ip, [r4, #8]
   85f98:	609c      	str	r4, [r3, #8]
   85f9a:	f8cc 400c 	str.w	r4, [ip, #12]
   85f9e:	e69e      	b.n	85cde <_malloc_r+0xca>
   85fa0:	f046 0c01 	orr.w	ip, r6, #1
   85fa4:	f042 0101 	orr.w	r1, r2, #1
   85fa8:	4426      	add	r6, r4
   85faa:	f8c4 c004 	str.w	ip, [r4, #4]
   85fae:	4628      	mov	r0, r5
   85fb0:	617e      	str	r6, [r7, #20]
   85fb2:	613e      	str	r6, [r7, #16]
   85fb4:	f8c6 e00c 	str.w	lr, [r6, #12]
   85fb8:	f8c6 e008 	str.w	lr, [r6, #8]
   85fbc:	6071      	str	r1, [r6, #4]
   85fbe:	50e2      	str	r2, [r4, r3]
   85fc0:	f000 f916 	bl	861f0 <__malloc_unlock>
   85fc4:	3408      	adds	r4, #8
   85fc6:	e6eb      	b.n	85da0 <_malloc_r+0x18c>
   85fc8:	687a      	ldr	r2, [r7, #4]
   85fca:	e688      	b.n	85cde <_malloc_r+0xca>
   85fcc:	f108 0801 	add.w	r8, r8, #1
   85fd0:	f018 0f03 	tst.w	r8, #3
   85fd4:	f10c 0c08 	add.w	ip, ip, #8
   85fd8:	f47f ae93 	bne.w	85d02 <_malloc_r+0xee>
   85fdc:	e02d      	b.n	8603a <_malloc_r+0x426>
   85fde:	68dc      	ldr	r4, [r3, #12]
   85fe0:	42a3      	cmp	r3, r4
   85fe2:	bf08      	it	eq
   85fe4:	3002      	addeq	r0, #2
   85fe6:	f43f ae4b 	beq.w	85c80 <_malloc_r+0x6c>
   85fea:	e6c9      	b.n	85d80 <_malloc_r+0x16c>
   85fec:	461c      	mov	r4, r3
   85fee:	4419      	add	r1, r3
   85ff0:	684a      	ldr	r2, [r1, #4]
   85ff2:	68db      	ldr	r3, [r3, #12]
   85ff4:	f854 6f08 	ldr.w	r6, [r4, #8]!
   85ff8:	f042 0201 	orr.w	r2, r2, #1
   85ffc:	604a      	str	r2, [r1, #4]
   85ffe:	4628      	mov	r0, r5
   86000:	60f3      	str	r3, [r6, #12]
   86002:	609e      	str	r6, [r3, #8]
   86004:	f000 f8f4 	bl	861f0 <__malloc_unlock>
   86008:	e6ca      	b.n	85da0 <_malloc_r+0x18c>
   8600a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8600e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   86012:	00c1      	lsls	r1, r0, #3
   86014:	e620      	b.n	85c58 <_malloc_r+0x44>
   86016:	099a      	lsrs	r2, r3, #6
   86018:	f102 0139 	add.w	r1, r2, #57	; 0x39
   8601c:	00c9      	lsls	r1, r1, #3
   8601e:	3238      	adds	r2, #56	; 0x38
   86020:	e7a4      	b.n	85f6c <_malloc_r+0x358>
   86022:	42bc      	cmp	r4, r7
   86024:	d054      	beq.n	860d0 <_malloc_r+0x4bc>
   86026:	68bc      	ldr	r4, [r7, #8]
   86028:	6862      	ldr	r2, [r4, #4]
   8602a:	f022 0203 	bic.w	r2, r2, #3
   8602e:	e75e      	b.n	85eee <_malloc_r+0x2da>
   86030:	f859 3908 	ldr.w	r3, [r9], #-8
   86034:	4599      	cmp	r9, r3
   86036:	f040 8086 	bne.w	86146 <_malloc_r+0x532>
   8603a:	f010 0f03 	tst.w	r0, #3
   8603e:	f100 30ff 	add.w	r0, r0, #4294967295
   86042:	d1f5      	bne.n	86030 <_malloc_r+0x41c>
   86044:	687b      	ldr	r3, [r7, #4]
   86046:	ea23 0304 	bic.w	r3, r3, r4
   8604a:	607b      	str	r3, [r7, #4]
   8604c:	0064      	lsls	r4, r4, #1
   8604e:	429c      	cmp	r4, r3
   86050:	f63f aec8 	bhi.w	85de4 <_malloc_r+0x1d0>
   86054:	2c00      	cmp	r4, #0
   86056:	f43f aec5 	beq.w	85de4 <_malloc_r+0x1d0>
   8605a:	421c      	tst	r4, r3
   8605c:	4640      	mov	r0, r8
   8605e:	f47f ae4c 	bne.w	85cfa <_malloc_r+0xe6>
   86062:	0064      	lsls	r4, r4, #1
   86064:	421c      	tst	r4, r3
   86066:	f100 0004 	add.w	r0, r0, #4
   8606a:	d0fa      	beq.n	86062 <_malloc_r+0x44e>
   8606c:	e645      	b.n	85cfa <_malloc_r+0xe6>
   8606e:	468c      	mov	ip, r1
   86070:	e78c      	b.n	85f8c <_malloc_r+0x378>
   86072:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   86076:	d815      	bhi.n	860a4 <_malloc_r+0x490>
   86078:	0bf3      	lsrs	r3, r6, #15
   8607a:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8607e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   86082:	00c1      	lsls	r1, r0, #3
   86084:	e5e8      	b.n	85c58 <_malloc_r+0x44>
   86086:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8608a:	e6ee      	b.n	85e6a <_malloc_r+0x256>
   8608c:	2101      	movs	r1, #1
   8608e:	687b      	ldr	r3, [r7, #4]
   86090:	1092      	asrs	r2, r2, #2
   86092:	fa01 f202 	lsl.w	r2, r1, r2
   86096:	431a      	orrs	r2, r3
   86098:	607a      	str	r2, [r7, #4]
   8609a:	4663      	mov	r3, ip
   8609c:	e779      	b.n	85f92 <_malloc_r+0x37e>
   8609e:	2301      	movs	r3, #1
   860a0:	6053      	str	r3, [r2, #4]
   860a2:	e72a      	b.n	85efa <_malloc_r+0x2e6>
   860a4:	f240 5254 	movw	r2, #1364	; 0x554
   860a8:	4293      	cmp	r3, r2
   860aa:	d822      	bhi.n	860f2 <_malloc_r+0x4de>
   860ac:	0cb3      	lsrs	r3, r6, #18
   860ae:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   860b2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   860b6:	00c1      	lsls	r1, r0, #3
   860b8:	e5ce      	b.n	85c58 <_malloc_r+0x44>
   860ba:	f103 0b10 	add.w	fp, r3, #16
   860be:	e6af      	b.n	85e20 <_malloc_r+0x20c>
   860c0:	2a54      	cmp	r2, #84	; 0x54
   860c2:	d829      	bhi.n	86118 <_malloc_r+0x504>
   860c4:	0b1a      	lsrs	r2, r3, #12
   860c6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   860ca:	00c9      	lsls	r1, r1, #3
   860cc:	326e      	adds	r2, #110	; 0x6e
   860ce:	e74d      	b.n	85f6c <_malloc_r+0x358>
   860d0:	4b20      	ldr	r3, [pc, #128]	; (86154 <_malloc_r+0x540>)
   860d2:	6819      	ldr	r1, [r3, #0]
   860d4:	4459      	add	r1, fp
   860d6:	6019      	str	r1, [r3, #0]
   860d8:	e6b3      	b.n	85e42 <_malloc_r+0x22e>
   860da:	f3ca 000b 	ubfx	r0, sl, #0, #12
   860de:	2800      	cmp	r0, #0
   860e0:	f47f aeaf 	bne.w	85e42 <_malloc_r+0x22e>
   860e4:	eb08 030b 	add.w	r3, r8, fp
   860e8:	68ba      	ldr	r2, [r7, #8]
   860ea:	f043 0301 	orr.w	r3, r3, #1
   860ee:	6053      	str	r3, [r2, #4]
   860f0:	e6ef      	b.n	85ed2 <_malloc_r+0x2be>
   860f2:	207f      	movs	r0, #127	; 0x7f
   860f4:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   860f8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   860fc:	e5ac      	b.n	85c58 <_malloc_r+0x44>
   860fe:	f104 0108 	add.w	r1, r4, #8
   86102:	4628      	mov	r0, r5
   86104:	9300      	str	r3, [sp, #0]
   86106:	f000 fce7 	bl	86ad8 <_free_r>
   8610a:	9b00      	ldr	r3, [sp, #0]
   8610c:	6819      	ldr	r1, [r3, #0]
   8610e:	e6e0      	b.n	85ed2 <_malloc_r+0x2be>
   86110:	2001      	movs	r0, #1
   86112:	f04f 0900 	mov.w	r9, #0
   86116:	e6bd      	b.n	85e94 <_malloc_r+0x280>
   86118:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8611c:	d805      	bhi.n	8612a <_malloc_r+0x516>
   8611e:	0bda      	lsrs	r2, r3, #15
   86120:	f102 0178 	add.w	r1, r2, #120	; 0x78
   86124:	00c9      	lsls	r1, r1, #3
   86126:	3277      	adds	r2, #119	; 0x77
   86128:	e720      	b.n	85f6c <_malloc_r+0x358>
   8612a:	f240 5154 	movw	r1, #1364	; 0x554
   8612e:	428a      	cmp	r2, r1
   86130:	d805      	bhi.n	8613e <_malloc_r+0x52a>
   86132:	0c9a      	lsrs	r2, r3, #18
   86134:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   86138:	00c9      	lsls	r1, r1, #3
   8613a:	327c      	adds	r2, #124	; 0x7c
   8613c:	e716      	b.n	85f6c <_malloc_r+0x358>
   8613e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   86142:	227e      	movs	r2, #126	; 0x7e
   86144:	e712      	b.n	85f6c <_malloc_r+0x358>
   86146:	687b      	ldr	r3, [r7, #4]
   86148:	e780      	b.n	8604c <_malloc_r+0x438>
   8614a:	08f0      	lsrs	r0, r6, #3
   8614c:	f106 0308 	add.w	r3, r6, #8
   86150:	e60e      	b.n	85d70 <_malloc_r+0x15c>
   86152:	bf00      	nop
   86154:	20070fb4 	.word	0x20070fb4

00086158 <memchr>:
   86158:	0783      	lsls	r3, r0, #30
   8615a:	b470      	push	{r4, r5, r6}
   8615c:	b2cd      	uxtb	r5, r1
   8615e:	d03d      	beq.n	861dc <memchr+0x84>
   86160:	1e54      	subs	r4, r2, #1
   86162:	b30a      	cbz	r2, 861a8 <memchr+0x50>
   86164:	7803      	ldrb	r3, [r0, #0]
   86166:	42ab      	cmp	r3, r5
   86168:	d01f      	beq.n	861aa <memchr+0x52>
   8616a:	1c43      	adds	r3, r0, #1
   8616c:	e005      	b.n	8617a <memchr+0x22>
   8616e:	f114 34ff 	adds.w	r4, r4, #4294967295
   86172:	d319      	bcc.n	861a8 <memchr+0x50>
   86174:	7802      	ldrb	r2, [r0, #0]
   86176:	42aa      	cmp	r2, r5
   86178:	d017      	beq.n	861aa <memchr+0x52>
   8617a:	f013 0f03 	tst.w	r3, #3
   8617e:	4618      	mov	r0, r3
   86180:	f103 0301 	add.w	r3, r3, #1
   86184:	d1f3      	bne.n	8616e <memchr+0x16>
   86186:	2c03      	cmp	r4, #3
   86188:	d811      	bhi.n	861ae <memchr+0x56>
   8618a:	b34c      	cbz	r4, 861e0 <memchr+0x88>
   8618c:	7803      	ldrb	r3, [r0, #0]
   8618e:	42ab      	cmp	r3, r5
   86190:	d00b      	beq.n	861aa <memchr+0x52>
   86192:	4404      	add	r4, r0
   86194:	1c43      	adds	r3, r0, #1
   86196:	e002      	b.n	8619e <memchr+0x46>
   86198:	7802      	ldrb	r2, [r0, #0]
   8619a:	42aa      	cmp	r2, r5
   8619c:	d005      	beq.n	861aa <memchr+0x52>
   8619e:	429c      	cmp	r4, r3
   861a0:	4618      	mov	r0, r3
   861a2:	f103 0301 	add.w	r3, r3, #1
   861a6:	d1f7      	bne.n	86198 <memchr+0x40>
   861a8:	2000      	movs	r0, #0
   861aa:	bc70      	pop	{r4, r5, r6}
   861ac:	4770      	bx	lr
   861ae:	0209      	lsls	r1, r1, #8
   861b0:	b289      	uxth	r1, r1
   861b2:	4329      	orrs	r1, r5
   861b4:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   861b8:	6803      	ldr	r3, [r0, #0]
   861ba:	4606      	mov	r6, r0
   861bc:	404b      	eors	r3, r1
   861be:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   861c2:	ea22 0303 	bic.w	r3, r2, r3
   861c6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   861ca:	f100 0004 	add.w	r0, r0, #4
   861ce:	d103      	bne.n	861d8 <memchr+0x80>
   861d0:	3c04      	subs	r4, #4
   861d2:	2c03      	cmp	r4, #3
   861d4:	d8f0      	bhi.n	861b8 <memchr+0x60>
   861d6:	e7d8      	b.n	8618a <memchr+0x32>
   861d8:	4630      	mov	r0, r6
   861da:	e7d7      	b.n	8618c <memchr+0x34>
   861dc:	4614      	mov	r4, r2
   861de:	e7d2      	b.n	86186 <memchr+0x2e>
   861e0:	4620      	mov	r0, r4
   861e2:	e7e2      	b.n	861aa <memchr+0x52>

000861e4 <__malloc_lock>:
   861e4:	4801      	ldr	r0, [pc, #4]	; (861ec <__malloc_lock+0x8>)
   861e6:	f7ff bd11 	b.w	85c0c <__retarget_lock_acquire_recursive>
   861ea:	bf00      	nop
   861ec:	20071048 	.word	0x20071048

000861f0 <__malloc_unlock>:
   861f0:	4801      	ldr	r0, [pc, #4]	; (861f8 <__malloc_unlock+0x8>)
   861f2:	f7ff bd0d 	b.w	85c10 <__retarget_lock_release_recursive>
   861f6:	bf00      	nop
   861f8:	20071048 	.word	0x20071048

000861fc <_Balloc>:
   861fc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   861fe:	b570      	push	{r4, r5, r6, lr}
   86200:	4605      	mov	r5, r0
   86202:	460c      	mov	r4, r1
   86204:	b14b      	cbz	r3, 8621a <_Balloc+0x1e>
   86206:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   8620a:	b180      	cbz	r0, 8622e <_Balloc+0x32>
   8620c:	6802      	ldr	r2, [r0, #0]
   8620e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   86212:	2300      	movs	r3, #0
   86214:	6103      	str	r3, [r0, #16]
   86216:	60c3      	str	r3, [r0, #12]
   86218:	bd70      	pop	{r4, r5, r6, pc}
   8621a:	2221      	movs	r2, #33	; 0x21
   8621c:	2104      	movs	r1, #4
   8621e:	f000 fbdb 	bl	869d8 <_calloc_r>
   86222:	64e8      	str	r0, [r5, #76]	; 0x4c
   86224:	4603      	mov	r3, r0
   86226:	2800      	cmp	r0, #0
   86228:	d1ed      	bne.n	86206 <_Balloc+0xa>
   8622a:	2000      	movs	r0, #0
   8622c:	bd70      	pop	{r4, r5, r6, pc}
   8622e:	2101      	movs	r1, #1
   86230:	fa01 f604 	lsl.w	r6, r1, r4
   86234:	1d72      	adds	r2, r6, #5
   86236:	4628      	mov	r0, r5
   86238:	0092      	lsls	r2, r2, #2
   8623a:	f000 fbcd 	bl	869d8 <_calloc_r>
   8623e:	2800      	cmp	r0, #0
   86240:	d0f3      	beq.n	8622a <_Balloc+0x2e>
   86242:	6044      	str	r4, [r0, #4]
   86244:	6086      	str	r6, [r0, #8]
   86246:	e7e4      	b.n	86212 <_Balloc+0x16>

00086248 <_Bfree>:
   86248:	b131      	cbz	r1, 86258 <_Bfree+0x10>
   8624a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8624c:	684a      	ldr	r2, [r1, #4]
   8624e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   86252:	6008      	str	r0, [r1, #0]
   86254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   86258:	4770      	bx	lr
   8625a:	bf00      	nop

0008625c <__multadd>:
   8625c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8625e:	460c      	mov	r4, r1
   86260:	4605      	mov	r5, r0
   86262:	f04f 0e00 	mov.w	lr, #0
   86266:	690e      	ldr	r6, [r1, #16]
   86268:	b083      	sub	sp, #12
   8626a:	f101 0714 	add.w	r7, r1, #20
   8626e:	6838      	ldr	r0, [r7, #0]
   86270:	f10e 0e01 	add.w	lr, lr, #1
   86274:	b281      	uxth	r1, r0
   86276:	fb02 3301 	mla	r3, r2, r1, r3
   8627a:	0c01      	lsrs	r1, r0, #16
   8627c:	0c18      	lsrs	r0, r3, #16
   8627e:	fb02 0101 	mla	r1, r2, r1, r0
   86282:	b29b      	uxth	r3, r3
   86284:	eb03 4301 	add.w	r3, r3, r1, lsl #16
   86288:	4576      	cmp	r6, lr
   8628a:	f847 3b04 	str.w	r3, [r7], #4
   8628e:	ea4f 4311 	mov.w	r3, r1, lsr #16
   86292:	dcec      	bgt.n	8626e <__multadd+0x12>
   86294:	b13b      	cbz	r3, 862a6 <__multadd+0x4a>
   86296:	68a2      	ldr	r2, [r4, #8]
   86298:	4296      	cmp	r6, r2
   8629a:	da07      	bge.n	862ac <__multadd+0x50>
   8629c:	eb04 0286 	add.w	r2, r4, r6, lsl #2
   862a0:	3601      	adds	r6, #1
   862a2:	6153      	str	r3, [r2, #20]
   862a4:	6126      	str	r6, [r4, #16]
   862a6:	4620      	mov	r0, r4
   862a8:	b003      	add	sp, #12
   862aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   862ac:	6861      	ldr	r1, [r4, #4]
   862ae:	4628      	mov	r0, r5
   862b0:	3101      	adds	r1, #1
   862b2:	9301      	str	r3, [sp, #4]
   862b4:	f7ff ffa2 	bl	861fc <_Balloc>
   862b8:	4607      	mov	r7, r0
   862ba:	6922      	ldr	r2, [r4, #16]
   862bc:	f104 010c 	add.w	r1, r4, #12
   862c0:	3202      	adds	r2, #2
   862c2:	0092      	lsls	r2, r2, #2
   862c4:	300c      	adds	r0, #12
   862c6:	f7fd f91b 	bl	83500 <memcpy>
   862ca:	6cea      	ldr	r2, [r5, #76]	; 0x4c
   862cc:	6861      	ldr	r1, [r4, #4]
   862ce:	9b01      	ldr	r3, [sp, #4]
   862d0:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   862d4:	6020      	str	r0, [r4, #0]
   862d6:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   862da:	463c      	mov	r4, r7
   862dc:	e7de      	b.n	8629c <__multadd+0x40>
   862de:	bf00      	nop

000862e0 <__hi0bits>:
   862e0:	0c02      	lsrs	r2, r0, #16
   862e2:	0412      	lsls	r2, r2, #16
   862e4:	4603      	mov	r3, r0
   862e6:	b9b2      	cbnz	r2, 86316 <__hi0bits+0x36>
   862e8:	0403      	lsls	r3, r0, #16
   862ea:	2010      	movs	r0, #16
   862ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   862f0:	bf04      	itt	eq
   862f2:	021b      	lsleq	r3, r3, #8
   862f4:	3008      	addeq	r0, #8
   862f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   862fa:	bf04      	itt	eq
   862fc:	011b      	lsleq	r3, r3, #4
   862fe:	3004      	addeq	r0, #4
   86300:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   86304:	bf04      	itt	eq
   86306:	009b      	lsleq	r3, r3, #2
   86308:	3002      	addeq	r0, #2
   8630a:	2b00      	cmp	r3, #0
   8630c:	db02      	blt.n	86314 <__hi0bits+0x34>
   8630e:	005b      	lsls	r3, r3, #1
   86310:	d403      	bmi.n	8631a <__hi0bits+0x3a>
   86312:	2020      	movs	r0, #32
   86314:	4770      	bx	lr
   86316:	2000      	movs	r0, #0
   86318:	e7e8      	b.n	862ec <__hi0bits+0xc>
   8631a:	3001      	adds	r0, #1
   8631c:	4770      	bx	lr
   8631e:	bf00      	nop

00086320 <__lo0bits>:
   86320:	6803      	ldr	r3, [r0, #0]
   86322:	4601      	mov	r1, r0
   86324:	f013 0207 	ands.w	r2, r3, #7
   86328:	d007      	beq.n	8633a <__lo0bits+0x1a>
   8632a:	07da      	lsls	r2, r3, #31
   8632c:	d421      	bmi.n	86372 <__lo0bits+0x52>
   8632e:	0798      	lsls	r0, r3, #30
   86330:	d421      	bmi.n	86376 <__lo0bits+0x56>
   86332:	089b      	lsrs	r3, r3, #2
   86334:	600b      	str	r3, [r1, #0]
   86336:	2002      	movs	r0, #2
   86338:	4770      	bx	lr
   8633a:	b298      	uxth	r0, r3
   8633c:	b198      	cbz	r0, 86366 <__lo0bits+0x46>
   8633e:	4610      	mov	r0, r2
   86340:	f013 0fff 	tst.w	r3, #255	; 0xff
   86344:	bf04      	itt	eq
   86346:	0a1b      	lsreq	r3, r3, #8
   86348:	3008      	addeq	r0, #8
   8634a:	071a      	lsls	r2, r3, #28
   8634c:	bf04      	itt	eq
   8634e:	091b      	lsreq	r3, r3, #4
   86350:	3004      	addeq	r0, #4
   86352:	079a      	lsls	r2, r3, #30
   86354:	bf04      	itt	eq
   86356:	089b      	lsreq	r3, r3, #2
   86358:	3002      	addeq	r0, #2
   8635a:	07da      	lsls	r2, r3, #31
   8635c:	d407      	bmi.n	8636e <__lo0bits+0x4e>
   8635e:	085b      	lsrs	r3, r3, #1
   86360:	d104      	bne.n	8636c <__lo0bits+0x4c>
   86362:	2020      	movs	r0, #32
   86364:	4770      	bx	lr
   86366:	0c1b      	lsrs	r3, r3, #16
   86368:	2010      	movs	r0, #16
   8636a:	e7e9      	b.n	86340 <__lo0bits+0x20>
   8636c:	3001      	adds	r0, #1
   8636e:	600b      	str	r3, [r1, #0]
   86370:	4770      	bx	lr
   86372:	2000      	movs	r0, #0
   86374:	4770      	bx	lr
   86376:	085b      	lsrs	r3, r3, #1
   86378:	600b      	str	r3, [r1, #0]
   8637a:	2001      	movs	r0, #1
   8637c:	4770      	bx	lr
   8637e:	bf00      	nop

00086380 <__i2b>:
   86380:	b510      	push	{r4, lr}
   86382:	460c      	mov	r4, r1
   86384:	2101      	movs	r1, #1
   86386:	f7ff ff39 	bl	861fc <_Balloc>
   8638a:	2201      	movs	r2, #1
   8638c:	6144      	str	r4, [r0, #20]
   8638e:	6102      	str	r2, [r0, #16]
   86390:	bd10      	pop	{r4, pc}
   86392:	bf00      	nop

00086394 <__multiply>:
   86394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86398:	690c      	ldr	r4, [r1, #16]
   8639a:	6915      	ldr	r5, [r2, #16]
   8639c:	b083      	sub	sp, #12
   8639e:	42ac      	cmp	r4, r5
   863a0:	468b      	mov	fp, r1
   863a2:	4616      	mov	r6, r2
   863a4:	da04      	bge.n	863b0 <__multiply+0x1c>
   863a6:	4622      	mov	r2, r4
   863a8:	46b3      	mov	fp, r6
   863aa:	462c      	mov	r4, r5
   863ac:	460e      	mov	r6, r1
   863ae:	4615      	mov	r5, r2
   863b0:	f8db 3008 	ldr.w	r3, [fp, #8]
   863b4:	eb04 0805 	add.w	r8, r4, r5
   863b8:	f8db 1004 	ldr.w	r1, [fp, #4]
   863bc:	4598      	cmp	r8, r3
   863be:	bfc8      	it	gt
   863c0:	3101      	addgt	r1, #1
   863c2:	f7ff ff1b 	bl	861fc <_Balloc>
   863c6:	f100 0914 	add.w	r9, r0, #20
   863ca:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
   863ce:	45d1      	cmp	r9, sl
   863d0:	9000      	str	r0, [sp, #0]
   863d2:	d205      	bcs.n	863e0 <__multiply+0x4c>
   863d4:	464b      	mov	r3, r9
   863d6:	2100      	movs	r1, #0
   863d8:	f843 1b04 	str.w	r1, [r3], #4
   863dc:	459a      	cmp	sl, r3
   863de:	d8fb      	bhi.n	863d8 <__multiply+0x44>
   863e0:	f106 0c14 	add.w	ip, r6, #20
   863e4:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
   863e8:	f10b 0b14 	add.w	fp, fp, #20
   863ec:	459c      	cmp	ip, r3
   863ee:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
   863f2:	d24b      	bcs.n	8648c <__multiply+0xf8>
   863f4:	f8cd a004 	str.w	sl, [sp, #4]
   863f8:	469a      	mov	sl, r3
   863fa:	f8dc 5000 	ldr.w	r5, [ip]
   863fe:	b2af      	uxth	r7, r5
   86400:	b1e7      	cbz	r7, 8643c <__multiply+0xa8>
   86402:	464d      	mov	r5, r9
   86404:	465e      	mov	r6, fp
   86406:	2100      	movs	r1, #0
   86408:	f856 2b04 	ldr.w	r2, [r6], #4
   8640c:	6828      	ldr	r0, [r5, #0]
   8640e:	b293      	uxth	r3, r2
   86410:	b284      	uxth	r4, r0
   86412:	0c12      	lsrs	r2, r2, #16
   86414:	fb07 4303 	mla	r3, r7, r3, r4
   86418:	0c00      	lsrs	r0, r0, #16
   8641a:	fb07 0202 	mla	r2, r7, r2, r0
   8641e:	440b      	add	r3, r1
   86420:	eb02 4113 	add.w	r1, r2, r3, lsr #16
   86424:	b29b      	uxth	r3, r3
   86426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   8642a:	45b6      	cmp	lr, r6
   8642c:	f845 3b04 	str.w	r3, [r5], #4
   86430:	ea4f 4111 	mov.w	r1, r1, lsr #16
   86434:	d8e8      	bhi.n	86408 <__multiply+0x74>
   86436:	6029      	str	r1, [r5, #0]
   86438:	f8dc 5000 	ldr.w	r5, [ip]
   8643c:	0c2d      	lsrs	r5, r5, #16
   8643e:	d01d      	beq.n	8647c <__multiply+0xe8>
   86440:	f8d9 3000 	ldr.w	r3, [r9]
   86444:	4648      	mov	r0, r9
   86446:	461c      	mov	r4, r3
   86448:	4659      	mov	r1, fp
   8644a:	2200      	movs	r2, #0
   8644c:	880e      	ldrh	r6, [r1, #0]
   8644e:	0c24      	lsrs	r4, r4, #16
   86450:	fb05 4406 	mla	r4, r5, r6, r4
   86454:	b29b      	uxth	r3, r3
   86456:	4422      	add	r2, r4
   86458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   8645c:	f840 3b04 	str.w	r3, [r0], #4
   86460:	f851 3b04 	ldr.w	r3, [r1], #4
   86464:	6804      	ldr	r4, [r0, #0]
   86466:	0c1b      	lsrs	r3, r3, #16
   86468:	b2a6      	uxth	r6, r4
   8646a:	fb05 6303 	mla	r3, r5, r3, r6
   8646e:	458e      	cmp	lr, r1
   86470:	eb03 4312 	add.w	r3, r3, r2, lsr #16
   86474:	ea4f 4213 	mov.w	r2, r3, lsr #16
   86478:	d8e8      	bhi.n	8644c <__multiply+0xb8>
   8647a:	6003      	str	r3, [r0, #0]
   8647c:	f10c 0c04 	add.w	ip, ip, #4
   86480:	45e2      	cmp	sl, ip
   86482:	f109 0904 	add.w	r9, r9, #4
   86486:	d8b8      	bhi.n	863fa <__multiply+0x66>
   86488:	f8dd a004 	ldr.w	sl, [sp, #4]
   8648c:	f1b8 0f00 	cmp.w	r8, #0
   86490:	dd0b      	ble.n	864aa <__multiply+0x116>
   86492:	f85a 3c04 	ldr.w	r3, [sl, #-4]
   86496:	f1aa 0a04 	sub.w	sl, sl, #4
   8649a:	b11b      	cbz	r3, 864a4 <__multiply+0x110>
   8649c:	e005      	b.n	864aa <__multiply+0x116>
   8649e:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
   864a2:	b913      	cbnz	r3, 864aa <__multiply+0x116>
   864a4:	f1b8 0801 	subs.w	r8, r8, #1
   864a8:	d1f9      	bne.n	8649e <__multiply+0x10a>
   864aa:	9800      	ldr	r0, [sp, #0]
   864ac:	f8c0 8010 	str.w	r8, [r0, #16]
   864b0:	b003      	add	sp, #12
   864b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   864b6:	bf00      	nop

000864b8 <__pow5mult>:
   864b8:	f012 0303 	ands.w	r3, r2, #3
   864bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   864c0:	4614      	mov	r4, r2
   864c2:	4607      	mov	r7, r0
   864c4:	d12e      	bne.n	86524 <__pow5mult+0x6c>
   864c6:	460d      	mov	r5, r1
   864c8:	10a4      	asrs	r4, r4, #2
   864ca:	d01c      	beq.n	86506 <__pow5mult+0x4e>
   864cc:	6cbe      	ldr	r6, [r7, #72]	; 0x48
   864ce:	b396      	cbz	r6, 86536 <__pow5mult+0x7e>
   864d0:	07e3      	lsls	r3, r4, #31
   864d2:	f04f 0800 	mov.w	r8, #0
   864d6:	d406      	bmi.n	864e6 <__pow5mult+0x2e>
   864d8:	1064      	asrs	r4, r4, #1
   864da:	d014      	beq.n	86506 <__pow5mult+0x4e>
   864dc:	6830      	ldr	r0, [r6, #0]
   864de:	b1a8      	cbz	r0, 8650c <__pow5mult+0x54>
   864e0:	4606      	mov	r6, r0
   864e2:	07e3      	lsls	r3, r4, #31
   864e4:	d5f8      	bpl.n	864d8 <__pow5mult+0x20>
   864e6:	4632      	mov	r2, r6
   864e8:	4629      	mov	r1, r5
   864ea:	4638      	mov	r0, r7
   864ec:	f7ff ff52 	bl	86394 <__multiply>
   864f0:	b1b5      	cbz	r5, 86520 <__pow5mult+0x68>
   864f2:	686a      	ldr	r2, [r5, #4]
   864f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   864f6:	1064      	asrs	r4, r4, #1
   864f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   864fc:	6029      	str	r1, [r5, #0]
   864fe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
   86502:	4605      	mov	r5, r0
   86504:	d1ea      	bne.n	864dc <__pow5mult+0x24>
   86506:	4628      	mov	r0, r5
   86508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8650c:	4632      	mov	r2, r6
   8650e:	4631      	mov	r1, r6
   86510:	4638      	mov	r0, r7
   86512:	f7ff ff3f 	bl	86394 <__multiply>
   86516:	6030      	str	r0, [r6, #0]
   86518:	f8c0 8000 	str.w	r8, [r0]
   8651c:	4606      	mov	r6, r0
   8651e:	e7e0      	b.n	864e2 <__pow5mult+0x2a>
   86520:	4605      	mov	r5, r0
   86522:	e7d9      	b.n	864d8 <__pow5mult+0x20>
   86524:	4a0b      	ldr	r2, [pc, #44]	; (86554 <__pow5mult+0x9c>)
   86526:	3b01      	subs	r3, #1
   86528:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   8652c:	2300      	movs	r3, #0
   8652e:	f7ff fe95 	bl	8625c <__multadd>
   86532:	4605      	mov	r5, r0
   86534:	e7c8      	b.n	864c8 <__pow5mult+0x10>
   86536:	2101      	movs	r1, #1
   86538:	4638      	mov	r0, r7
   8653a:	f7ff fe5f 	bl	861fc <_Balloc>
   8653e:	f240 2171 	movw	r1, #625	; 0x271
   86542:	2201      	movs	r2, #1
   86544:	2300      	movs	r3, #0
   86546:	6141      	str	r1, [r0, #20]
   86548:	6102      	str	r2, [r0, #16]
   8654a:	4606      	mov	r6, r0
   8654c:	64b8      	str	r0, [r7, #72]	; 0x48
   8654e:	6003      	str	r3, [r0, #0]
   86550:	e7be      	b.n	864d0 <__pow5mult+0x18>
   86552:	bf00      	nop
   86554:	00088060 	.word	0x00088060

00086558 <__lshift>:
   86558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8655c:	690b      	ldr	r3, [r1, #16]
   8655e:	1154      	asrs	r4, r2, #5
   86560:	eb04 0803 	add.w	r8, r4, r3
   86564:	688b      	ldr	r3, [r1, #8]
   86566:	f108 0501 	add.w	r5, r8, #1
   8656a:	429d      	cmp	r5, r3
   8656c:	460e      	mov	r6, r1
   8656e:	4691      	mov	r9, r2
   86570:	4607      	mov	r7, r0
   86572:	6849      	ldr	r1, [r1, #4]
   86574:	dd04      	ble.n	86580 <__lshift+0x28>
   86576:	005b      	lsls	r3, r3, #1
   86578:	429d      	cmp	r5, r3
   8657a:	f101 0101 	add.w	r1, r1, #1
   8657e:	dcfa      	bgt.n	86576 <__lshift+0x1e>
   86580:	4638      	mov	r0, r7
   86582:	f7ff fe3b 	bl	861fc <_Balloc>
   86586:	2c00      	cmp	r4, #0
   86588:	f100 0314 	add.w	r3, r0, #20
   8658c:	dd06      	ble.n	8659c <__lshift+0x44>
   8658e:	2100      	movs	r1, #0
   86590:	eb03 0284 	add.w	r2, r3, r4, lsl #2
   86594:	f843 1b04 	str.w	r1, [r3], #4
   86598:	429a      	cmp	r2, r3
   8659a:	d1fb      	bne.n	86594 <__lshift+0x3c>
   8659c:	6934      	ldr	r4, [r6, #16]
   8659e:	f106 0114 	add.w	r1, r6, #20
   865a2:	f019 091f 	ands.w	r9, r9, #31
   865a6:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
   865aa:	d01d      	beq.n	865e8 <__lshift+0x90>
   865ac:	2200      	movs	r2, #0
   865ae:	f1c9 0c20 	rsb	ip, r9, #32
   865b2:	680c      	ldr	r4, [r1, #0]
   865b4:	fa04 f409 	lsl.w	r4, r4, r9
   865b8:	4314      	orrs	r4, r2
   865ba:	f843 4b04 	str.w	r4, [r3], #4
   865be:	f851 2b04 	ldr.w	r2, [r1], #4
   865c2:	458e      	cmp	lr, r1
   865c4:	fa22 f20c 	lsr.w	r2, r2, ip
   865c8:	d8f3      	bhi.n	865b2 <__lshift+0x5a>
   865ca:	601a      	str	r2, [r3, #0]
   865cc:	b10a      	cbz	r2, 865d2 <__lshift+0x7a>
   865ce:	f108 0502 	add.w	r5, r8, #2
   865d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   865d4:	6872      	ldr	r2, [r6, #4]
   865d6:	3d01      	subs	r5, #1
   865d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   865dc:	6105      	str	r5, [r0, #16]
   865de:	6031      	str	r1, [r6, #0]
   865e0:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   865e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   865e8:	3b04      	subs	r3, #4
   865ea:	f851 2b04 	ldr.w	r2, [r1], #4
   865ee:	458e      	cmp	lr, r1
   865f0:	f843 2f04 	str.w	r2, [r3, #4]!
   865f4:	d8f9      	bhi.n	865ea <__lshift+0x92>
   865f6:	e7ec      	b.n	865d2 <__lshift+0x7a>

000865f8 <__mcmp>:
   865f8:	b430      	push	{r4, r5}
   865fa:	690b      	ldr	r3, [r1, #16]
   865fc:	4605      	mov	r5, r0
   865fe:	6900      	ldr	r0, [r0, #16]
   86600:	1ac0      	subs	r0, r0, r3
   86602:	d10f      	bne.n	86624 <__mcmp+0x2c>
   86604:	009b      	lsls	r3, r3, #2
   86606:	3514      	adds	r5, #20
   86608:	3114      	adds	r1, #20
   8660a:	4419      	add	r1, r3
   8660c:	442b      	add	r3, r5
   8660e:	e001      	b.n	86614 <__mcmp+0x1c>
   86610:	429d      	cmp	r5, r3
   86612:	d207      	bcs.n	86624 <__mcmp+0x2c>
   86614:	f853 4d04 	ldr.w	r4, [r3, #-4]!
   86618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   8661c:	4294      	cmp	r4, r2
   8661e:	d0f7      	beq.n	86610 <__mcmp+0x18>
   86620:	d302      	bcc.n	86628 <__mcmp+0x30>
   86622:	2001      	movs	r0, #1
   86624:	bc30      	pop	{r4, r5}
   86626:	4770      	bx	lr
   86628:	f04f 30ff 	mov.w	r0, #4294967295
   8662c:	e7fa      	b.n	86624 <__mcmp+0x2c>
   8662e:	bf00      	nop

00086630 <__mdiff>:
   86630:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86634:	690c      	ldr	r4, [r1, #16]
   86636:	4689      	mov	r9, r1
   86638:	6911      	ldr	r1, [r2, #16]
   8663a:	4692      	mov	sl, r2
   8663c:	1a64      	subs	r4, r4, r1
   8663e:	2c00      	cmp	r4, #0
   86640:	d117      	bne.n	86672 <__mdiff+0x42>
   86642:	0089      	lsls	r1, r1, #2
   86644:	f109 0714 	add.w	r7, r9, #20
   86648:	f102 0614 	add.w	r6, r2, #20
   8664c:	187b      	adds	r3, r7, r1
   8664e:	4431      	add	r1, r6
   86650:	e001      	b.n	86656 <__mdiff+0x26>
   86652:	429f      	cmp	r7, r3
   86654:	d265      	bcs.n	86722 <__mdiff+0xf2>
   86656:	f853 5d04 	ldr.w	r5, [r3, #-4]!
   8665a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   8665e:	4295      	cmp	r5, r2
   86660:	d0f7      	beq.n	86652 <__mdiff+0x22>
   86662:	d267      	bcs.n	86734 <__mdiff+0x104>
   86664:	464b      	mov	r3, r9
   86666:	46bb      	mov	fp, r7
   86668:	46d1      	mov	r9, sl
   8666a:	4637      	mov	r7, r6
   8666c:	469a      	mov	sl, r3
   8666e:	2401      	movs	r4, #1
   86670:	e005      	b.n	8667e <__mdiff+0x4e>
   86672:	db61      	blt.n	86738 <__mdiff+0x108>
   86674:	2400      	movs	r4, #0
   86676:	f109 0714 	add.w	r7, r9, #20
   8667a:	f10a 0b14 	add.w	fp, sl, #20
   8667e:	f8d9 1004 	ldr.w	r1, [r9, #4]
   86682:	f7ff fdbb 	bl	861fc <_Balloc>
   86686:	465d      	mov	r5, fp
   86688:	f04f 0800 	mov.w	r8, #0
   8668c:	f8d9 e010 	ldr.w	lr, [r9, #16]
   86690:	f8da 3010 	ldr.w	r3, [sl, #16]
   86694:	463e      	mov	r6, r7
   86696:	60c4      	str	r4, [r0, #12]
   86698:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
   8669c:	eb07 078e 	add.w	r7, r7, lr, lsl #2
   866a0:	f100 0414 	add.w	r4, r0, #20
   866a4:	f856 9b04 	ldr.w	r9, [r6], #4
   866a8:	f855 2b04 	ldr.w	r2, [r5], #4
   866ac:	fa1f f389 	uxth.w	r3, r9
   866b0:	4443      	add	r3, r8
   866b2:	fa1f f882 	uxth.w	r8, r2
   866b6:	0c12      	lsrs	r2, r2, #16
   866b8:	eba3 0308 	sub.w	r3, r3, r8
   866bc:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
   866c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
   866c4:	b29b      	uxth	r3, r3
   866c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   866ca:	45ac      	cmp	ip, r5
   866cc:	f844 3b04 	str.w	r3, [r4], #4
   866d0:	ea4f 4822 	mov.w	r8, r2, asr #16
   866d4:	d8e6      	bhi.n	866a4 <__mdiff+0x74>
   866d6:	42b7      	cmp	r7, r6
   866d8:	d917      	bls.n	8670a <__mdiff+0xda>
   866da:	46a4      	mov	ip, r4
   866dc:	4635      	mov	r5, r6
   866de:	f855 3b04 	ldr.w	r3, [r5], #4
   866e2:	b299      	uxth	r1, r3
   866e4:	4441      	add	r1, r8
   866e6:	140a      	asrs	r2, r1, #16
   866e8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   866ec:	b289      	uxth	r1, r1
   866ee:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
   866f2:	42af      	cmp	r7, r5
   866f4:	f84c 3b04 	str.w	r3, [ip], #4
   866f8:	ea4f 4822 	mov.w	r8, r2, asr #16
   866fc:	d8ef      	bhi.n	866de <__mdiff+0xae>
   866fe:	43f6      	mvns	r6, r6
   86700:	4437      	add	r7, r6
   86702:	f027 0703 	bic.w	r7, r7, #3
   86706:	3704      	adds	r7, #4
   86708:	443c      	add	r4, r7
   8670a:	3c04      	subs	r4, #4
   8670c:	b92b      	cbnz	r3, 8671a <__mdiff+0xea>
   8670e:	f854 3d04 	ldr.w	r3, [r4, #-4]!
   86712:	f10e 3eff 	add.w	lr, lr, #4294967295
   86716:	2b00      	cmp	r3, #0
   86718:	d0f9      	beq.n	8670e <__mdiff+0xde>
   8671a:	f8c0 e010 	str.w	lr, [r0, #16]
   8671e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86722:	2100      	movs	r1, #0
   86724:	f7ff fd6a 	bl	861fc <_Balloc>
   86728:	2201      	movs	r2, #1
   8672a:	2300      	movs	r3, #0
   8672c:	6102      	str	r2, [r0, #16]
   8672e:	6143      	str	r3, [r0, #20]
   86730:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86734:	46b3      	mov	fp, r6
   86736:	e7a2      	b.n	8667e <__mdiff+0x4e>
   86738:	464b      	mov	r3, r9
   8673a:	f109 0b14 	add.w	fp, r9, #20
   8673e:	f102 0714 	add.w	r7, r2, #20
   86742:	4691      	mov	r9, r2
   86744:	2401      	movs	r4, #1
   86746:	469a      	mov	sl, r3
   86748:	e799      	b.n	8667e <__mdiff+0x4e>
   8674a:	bf00      	nop

0008674c <__d2b>:
   8674c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8674e:	2101      	movs	r1, #1
   86750:	b083      	sub	sp, #12
   86752:	461c      	mov	r4, r3
   86754:	f3c3 550a 	ubfx	r5, r3, #20, #11
   86758:	4616      	mov	r6, r2
   8675a:	f7ff fd4f 	bl	861fc <_Balloc>
   8675e:	f3c4 0413 	ubfx	r4, r4, #0, #20
   86762:	4607      	mov	r7, r0
   86764:	b10d      	cbz	r5, 8676a <__d2b+0x1e>
   86766:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
   8676a:	9401      	str	r4, [sp, #4]
   8676c:	b306      	cbz	r6, 867b0 <__d2b+0x64>
   8676e:	a802      	add	r0, sp, #8
   86770:	f840 6d08 	str.w	r6, [r0, #-8]!
   86774:	f7ff fdd4 	bl	86320 <__lo0bits>
   86778:	2800      	cmp	r0, #0
   8677a:	d130      	bne.n	867de <__d2b+0x92>
   8677c:	e89d 000c 	ldmia.w	sp, {r2, r3}
   86780:	617a      	str	r2, [r7, #20]
   86782:	2b00      	cmp	r3, #0
   86784:	bf0c      	ite	eq
   86786:	2101      	moveq	r1, #1
   86788:	2102      	movne	r1, #2
   8678a:	61bb      	str	r3, [r7, #24]
   8678c:	6139      	str	r1, [r7, #16]
   8678e:	b9d5      	cbnz	r5, 867c6 <__d2b+0x7a>
   86790:	9a08      	ldr	r2, [sp, #32]
   86792:	eb07 0381 	add.w	r3, r7, r1, lsl #2
   86796:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   8679a:	6010      	str	r0, [r2, #0]
   8679c:	6918      	ldr	r0, [r3, #16]
   8679e:	f7ff fd9f 	bl	862e0 <__hi0bits>
   867a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   867a4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
   867a8:	6018      	str	r0, [r3, #0]
   867aa:	4638      	mov	r0, r7
   867ac:	b003      	add	sp, #12
   867ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   867b0:	a801      	add	r0, sp, #4
   867b2:	f7ff fdb5 	bl	86320 <__lo0bits>
   867b6:	2201      	movs	r2, #1
   867b8:	9b01      	ldr	r3, [sp, #4]
   867ba:	4611      	mov	r1, r2
   867bc:	3020      	adds	r0, #32
   867be:	613a      	str	r2, [r7, #16]
   867c0:	617b      	str	r3, [r7, #20]
   867c2:	2d00      	cmp	r5, #0
   867c4:	d0e4      	beq.n	86790 <__d2b+0x44>
   867c6:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
   867ca:	9a08      	ldr	r2, [sp, #32]
   867cc:	4403      	add	r3, r0
   867ce:	6013      	str	r3, [r2, #0]
   867d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   867d2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   867d6:	6018      	str	r0, [r3, #0]
   867d8:	4638      	mov	r0, r7
   867da:	b003      	add	sp, #12
   867dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   867de:	9b01      	ldr	r3, [sp, #4]
   867e0:	f1c0 0220 	rsb	r2, r0, #32
   867e4:	9900      	ldr	r1, [sp, #0]
   867e6:	fa03 f202 	lsl.w	r2, r3, r2
   867ea:	430a      	orrs	r2, r1
   867ec:	40c3      	lsrs	r3, r0
   867ee:	9301      	str	r3, [sp, #4]
   867f0:	617a      	str	r2, [r7, #20]
   867f2:	e7c6      	b.n	86782 <__d2b+0x36>

000867f4 <_sbrk_r>:
   867f4:	b538      	push	{r3, r4, r5, lr}
   867f6:	2300      	movs	r3, #0
   867f8:	4c06      	ldr	r4, [pc, #24]	; (86814 <_sbrk_r+0x20>)
   867fa:	4605      	mov	r5, r0
   867fc:	4608      	mov	r0, r1
   867fe:	6023      	str	r3, [r4, #0]
   86800:	f7fc fbe8 	bl	82fd4 <_sbrk>
   86804:	1c43      	adds	r3, r0, #1
   86806:	d000      	beq.n	8680a <_sbrk_r+0x16>
   86808:	bd38      	pop	{r3, r4, r5, pc}
   8680a:	6823      	ldr	r3, [r4, #0]
   8680c:	2b00      	cmp	r3, #0
   8680e:	d0fb      	beq.n	86808 <_sbrk_r+0x14>
   86810:	602b      	str	r3, [r5, #0]
   86812:	bd38      	pop	{r3, r4, r5, pc}
   86814:	2007105c 	.word	0x2007105c

00086818 <__ssprint_r>:
   86818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8681c:	6893      	ldr	r3, [r2, #8]
   8681e:	b083      	sub	sp, #12
   86820:	4690      	mov	r8, r2
   86822:	2b00      	cmp	r3, #0
   86824:	d070      	beq.n	86908 <__ssprint_r+0xf0>
   86826:	4682      	mov	sl, r0
   86828:	460c      	mov	r4, r1
   8682a:	6817      	ldr	r7, [r2, #0]
   8682c:	688d      	ldr	r5, [r1, #8]
   8682e:	6808      	ldr	r0, [r1, #0]
   86830:	e042      	b.n	868b8 <__ssprint_r+0xa0>
   86832:	89a3      	ldrh	r3, [r4, #12]
   86834:	f413 6f90 	tst.w	r3, #1152	; 0x480
   86838:	d02e      	beq.n	86898 <__ssprint_r+0x80>
   8683a:	6965      	ldr	r5, [r4, #20]
   8683c:	6921      	ldr	r1, [r4, #16]
   8683e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   86842:	eba0 0b01 	sub.w	fp, r0, r1
   86846:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   8684a:	f10b 0001 	add.w	r0, fp, #1
   8684e:	106d      	asrs	r5, r5, #1
   86850:	4430      	add	r0, r6
   86852:	42a8      	cmp	r0, r5
   86854:	462a      	mov	r2, r5
   86856:	bf84      	itt	hi
   86858:	4605      	movhi	r5, r0
   8685a:	462a      	movhi	r2, r5
   8685c:	055b      	lsls	r3, r3, #21
   8685e:	d538      	bpl.n	868d2 <__ssprint_r+0xba>
   86860:	4611      	mov	r1, r2
   86862:	4650      	mov	r0, sl
   86864:	f7ff f9d6 	bl	85c14 <_malloc_r>
   86868:	2800      	cmp	r0, #0
   8686a:	d03c      	beq.n	868e6 <__ssprint_r+0xce>
   8686c:	465a      	mov	r2, fp
   8686e:	6921      	ldr	r1, [r4, #16]
   86870:	9001      	str	r0, [sp, #4]
   86872:	f7fc fe45 	bl	83500 <memcpy>
   86876:	89a2      	ldrh	r2, [r4, #12]
   86878:	9b01      	ldr	r3, [sp, #4]
   8687a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   8687e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86882:	81a2      	strh	r2, [r4, #12]
   86884:	eba5 020b 	sub.w	r2, r5, fp
   86888:	eb03 000b 	add.w	r0, r3, fp
   8688c:	6165      	str	r5, [r4, #20]
   8688e:	46b3      	mov	fp, r6
   86890:	4635      	mov	r5, r6
   86892:	6123      	str	r3, [r4, #16]
   86894:	6020      	str	r0, [r4, #0]
   86896:	60a2      	str	r2, [r4, #8]
   86898:	465a      	mov	r2, fp
   8689a:	4649      	mov	r1, r9
   8689c:	f000 fa18 	bl	86cd0 <memmove>
   868a0:	f8d8 3008 	ldr.w	r3, [r8, #8]
   868a4:	68a2      	ldr	r2, [r4, #8]
   868a6:	6820      	ldr	r0, [r4, #0]
   868a8:	1b55      	subs	r5, r2, r5
   868aa:	4458      	add	r0, fp
   868ac:	1b9e      	subs	r6, r3, r6
   868ae:	60a5      	str	r5, [r4, #8]
   868b0:	6020      	str	r0, [r4, #0]
   868b2:	f8c8 6008 	str.w	r6, [r8, #8]
   868b6:	b33e      	cbz	r6, 86908 <__ssprint_r+0xf0>
   868b8:	687e      	ldr	r6, [r7, #4]
   868ba:	463b      	mov	r3, r7
   868bc:	3708      	adds	r7, #8
   868be:	2e00      	cmp	r6, #0
   868c0:	d0fa      	beq.n	868b8 <__ssprint_r+0xa0>
   868c2:	42ae      	cmp	r6, r5
   868c4:	f8d3 9000 	ldr.w	r9, [r3]
   868c8:	46ab      	mov	fp, r5
   868ca:	d2b2      	bcs.n	86832 <__ssprint_r+0x1a>
   868cc:	4635      	mov	r5, r6
   868ce:	46b3      	mov	fp, r6
   868d0:	e7e2      	b.n	86898 <__ssprint_r+0x80>
   868d2:	4650      	mov	r0, sl
   868d4:	f000 fa60 	bl	86d98 <_realloc_r>
   868d8:	4603      	mov	r3, r0
   868da:	2800      	cmp	r0, #0
   868dc:	d1d2      	bne.n	86884 <__ssprint_r+0x6c>
   868de:	6921      	ldr	r1, [r4, #16]
   868e0:	4650      	mov	r0, sl
   868e2:	f000 f8f9 	bl	86ad8 <_free_r>
   868e6:	230c      	movs	r3, #12
   868e8:	2200      	movs	r2, #0
   868ea:	f04f 30ff 	mov.w	r0, #4294967295
   868ee:	f8ca 3000 	str.w	r3, [sl]
   868f2:	89a3      	ldrh	r3, [r4, #12]
   868f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   868f8:	81a3      	strh	r3, [r4, #12]
   868fa:	f8c8 2008 	str.w	r2, [r8, #8]
   868fe:	f8c8 2004 	str.w	r2, [r8, #4]
   86902:	b003      	add	sp, #12
   86904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86908:	2000      	movs	r0, #0
   8690a:	f8c8 0004 	str.w	r0, [r8, #4]
   8690e:	b003      	add	sp, #12
   86910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00086914 <__register_exitproc>:
   86914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86918:	4d2c      	ldr	r5, [pc, #176]	; (869cc <__register_exitproc+0xb8>)
   8691a:	4606      	mov	r6, r0
   8691c:	6828      	ldr	r0, [r5, #0]
   8691e:	4698      	mov	r8, r3
   86920:	460f      	mov	r7, r1
   86922:	4691      	mov	r9, r2
   86924:	f7ff f972 	bl	85c0c <__retarget_lock_acquire_recursive>
   86928:	4b29      	ldr	r3, [pc, #164]	; (869d0 <__register_exitproc+0xbc>)
   8692a:	681c      	ldr	r4, [r3, #0]
   8692c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   86930:	2b00      	cmp	r3, #0
   86932:	d03e      	beq.n	869b2 <__register_exitproc+0x9e>
   86934:	685a      	ldr	r2, [r3, #4]
   86936:	2a1f      	cmp	r2, #31
   86938:	dc1c      	bgt.n	86974 <__register_exitproc+0x60>
   8693a:	f102 0e01 	add.w	lr, r2, #1
   8693e:	b176      	cbz	r6, 8695e <__register_exitproc+0x4a>
   86940:	2101      	movs	r1, #1
   86942:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   86946:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8694a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8694e:	4091      	lsls	r1, r2
   86950:	4308      	orrs	r0, r1
   86952:	2e02      	cmp	r6, #2
   86954:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   86958:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   8695c:	d023      	beq.n	869a6 <__register_exitproc+0x92>
   8695e:	3202      	adds	r2, #2
   86960:	f8c3 e004 	str.w	lr, [r3, #4]
   86964:	6828      	ldr	r0, [r5, #0]
   86966:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8696a:	f7ff f951 	bl	85c10 <__retarget_lock_release_recursive>
   8696e:	2000      	movs	r0, #0
   86970:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   86974:	4b17      	ldr	r3, [pc, #92]	; (869d4 <__register_exitproc+0xc0>)
   86976:	b30b      	cbz	r3, 869bc <__register_exitproc+0xa8>
   86978:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8697c:	f3af 8000 	nop.w
   86980:	4603      	mov	r3, r0
   86982:	b1d8      	cbz	r0, 869bc <__register_exitproc+0xa8>
   86984:	2000      	movs	r0, #0
   86986:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8698a:	f04f 0e01 	mov.w	lr, #1
   8698e:	6058      	str	r0, [r3, #4]
   86990:	6019      	str	r1, [r3, #0]
   86992:	4602      	mov	r2, r0
   86994:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   86998:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8699c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   869a0:	2e00      	cmp	r6, #0
   869a2:	d0dc      	beq.n	8695e <__register_exitproc+0x4a>
   869a4:	e7cc      	b.n	86940 <__register_exitproc+0x2c>
   869a6:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   869aa:	4301      	orrs	r1, r0
   869ac:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   869b0:	e7d5      	b.n	8695e <__register_exitproc+0x4a>
   869b2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   869b6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   869ba:	e7bb      	b.n	86934 <__register_exitproc+0x20>
   869bc:	6828      	ldr	r0, [r5, #0]
   869be:	f7ff f927 	bl	85c10 <__retarget_lock_release_recursive>
   869c2:	f04f 30ff 	mov.w	r0, #4294967295
   869c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   869ca:	bf00      	nop
   869cc:	200705d0 	.word	0x200705d0
   869d0:	00087ef4 	.word	0x00087ef4
   869d4:	00000000 	.word	0x00000000

000869d8 <_calloc_r>:
   869d8:	b510      	push	{r4, lr}
   869da:	fb02 f101 	mul.w	r1, r2, r1
   869de:	f7ff f919 	bl	85c14 <_malloc_r>
   869e2:	4604      	mov	r4, r0
   869e4:	b1d8      	cbz	r0, 86a1e <_calloc_r+0x46>
   869e6:	f850 2c04 	ldr.w	r2, [r0, #-4]
   869ea:	f022 0203 	bic.w	r2, r2, #3
   869ee:	3a04      	subs	r2, #4
   869f0:	2a24      	cmp	r2, #36	; 0x24
   869f2:	d818      	bhi.n	86a26 <_calloc_r+0x4e>
   869f4:	2a13      	cmp	r2, #19
   869f6:	d914      	bls.n	86a22 <_calloc_r+0x4a>
   869f8:	2300      	movs	r3, #0
   869fa:	2a1b      	cmp	r2, #27
   869fc:	6003      	str	r3, [r0, #0]
   869fe:	6043      	str	r3, [r0, #4]
   86a00:	d916      	bls.n	86a30 <_calloc_r+0x58>
   86a02:	2a24      	cmp	r2, #36	; 0x24
   86a04:	6083      	str	r3, [r0, #8]
   86a06:	60c3      	str	r3, [r0, #12]
   86a08:	bf11      	iteee	ne
   86a0a:	f100 0210 	addne.w	r2, r0, #16
   86a0e:	6103      	streq	r3, [r0, #16]
   86a10:	6143      	streq	r3, [r0, #20]
   86a12:	f100 0218 	addeq.w	r2, r0, #24
   86a16:	2300      	movs	r3, #0
   86a18:	6013      	str	r3, [r2, #0]
   86a1a:	6053      	str	r3, [r2, #4]
   86a1c:	6093      	str	r3, [r2, #8]
   86a1e:	4620      	mov	r0, r4
   86a20:	bd10      	pop	{r4, pc}
   86a22:	4602      	mov	r2, r0
   86a24:	e7f7      	b.n	86a16 <_calloc_r+0x3e>
   86a26:	2100      	movs	r1, #0
   86a28:	f7fc fde0 	bl	835ec <memset>
   86a2c:	4620      	mov	r0, r4
   86a2e:	bd10      	pop	{r4, pc}
   86a30:	f100 0208 	add.w	r2, r0, #8
   86a34:	e7ef      	b.n	86a16 <_calloc_r+0x3e>
   86a36:	bf00      	nop

00086a38 <_malloc_trim_r>:
   86a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86a3a:	460c      	mov	r4, r1
   86a3c:	4f23      	ldr	r7, [pc, #140]	; (86acc <_malloc_trim_r+0x94>)
   86a3e:	4606      	mov	r6, r0
   86a40:	f7ff fbd0 	bl	861e4 <__malloc_lock>
   86a44:	68bb      	ldr	r3, [r7, #8]
   86a46:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   86a4a:	685d      	ldr	r5, [r3, #4]
   86a4c:	310f      	adds	r1, #15
   86a4e:	f025 0503 	bic.w	r5, r5, #3
   86a52:	4429      	add	r1, r5
   86a54:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   86a58:	f021 010f 	bic.w	r1, r1, #15
   86a5c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   86a60:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   86a64:	db07      	blt.n	86a76 <_malloc_trim_r+0x3e>
   86a66:	2100      	movs	r1, #0
   86a68:	4630      	mov	r0, r6
   86a6a:	f7ff fec3 	bl	867f4 <_sbrk_r>
   86a6e:	68bb      	ldr	r3, [r7, #8]
   86a70:	442b      	add	r3, r5
   86a72:	4298      	cmp	r0, r3
   86a74:	d004      	beq.n	86a80 <_malloc_trim_r+0x48>
   86a76:	4630      	mov	r0, r6
   86a78:	f7ff fbba 	bl	861f0 <__malloc_unlock>
   86a7c:	2000      	movs	r0, #0
   86a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86a80:	4261      	negs	r1, r4
   86a82:	4630      	mov	r0, r6
   86a84:	f7ff feb6 	bl	867f4 <_sbrk_r>
   86a88:	3001      	adds	r0, #1
   86a8a:	d00d      	beq.n	86aa8 <_malloc_trim_r+0x70>
   86a8c:	4b10      	ldr	r3, [pc, #64]	; (86ad0 <_malloc_trim_r+0x98>)
   86a8e:	68ba      	ldr	r2, [r7, #8]
   86a90:	6819      	ldr	r1, [r3, #0]
   86a92:	1b2d      	subs	r5, r5, r4
   86a94:	f045 0501 	orr.w	r5, r5, #1
   86a98:	4630      	mov	r0, r6
   86a9a:	1b09      	subs	r1, r1, r4
   86a9c:	6055      	str	r5, [r2, #4]
   86a9e:	6019      	str	r1, [r3, #0]
   86aa0:	f7ff fba6 	bl	861f0 <__malloc_unlock>
   86aa4:	2001      	movs	r0, #1
   86aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86aa8:	2100      	movs	r1, #0
   86aaa:	4630      	mov	r0, r6
   86aac:	f7ff fea2 	bl	867f4 <_sbrk_r>
   86ab0:	68ba      	ldr	r2, [r7, #8]
   86ab2:	1a83      	subs	r3, r0, r2
   86ab4:	2b0f      	cmp	r3, #15
   86ab6:	ddde      	ble.n	86a76 <_malloc_trim_r+0x3e>
   86ab8:	4c06      	ldr	r4, [pc, #24]	; (86ad4 <_malloc_trim_r+0x9c>)
   86aba:	4905      	ldr	r1, [pc, #20]	; (86ad0 <_malloc_trim_r+0x98>)
   86abc:	6824      	ldr	r4, [r4, #0]
   86abe:	f043 0301 	orr.w	r3, r3, #1
   86ac2:	1b00      	subs	r0, r0, r4
   86ac4:	6053      	str	r3, [r2, #4]
   86ac6:	6008      	str	r0, [r1, #0]
   86ac8:	e7d5      	b.n	86a76 <_malloc_trim_r+0x3e>
   86aca:	bf00      	nop
   86acc:	200705d4 	.word	0x200705d4
   86ad0:	20070fb4 	.word	0x20070fb4
   86ad4:	200709dc 	.word	0x200709dc

00086ad8 <_free_r>:
   86ad8:	2900      	cmp	r1, #0
   86ada:	d044      	beq.n	86b66 <_free_r+0x8e>
   86adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86ae0:	460d      	mov	r5, r1
   86ae2:	4680      	mov	r8, r0
   86ae4:	f7ff fb7e 	bl	861e4 <__malloc_lock>
   86ae8:	f855 7c04 	ldr.w	r7, [r5, #-4]
   86aec:	4969      	ldr	r1, [pc, #420]	; (86c94 <_free_r+0x1bc>)
   86aee:	f1a5 0408 	sub.w	r4, r5, #8
   86af2:	f027 0301 	bic.w	r3, r7, #1
   86af6:	18e2      	adds	r2, r4, r3
   86af8:	688e      	ldr	r6, [r1, #8]
   86afa:	6850      	ldr	r0, [r2, #4]
   86afc:	42b2      	cmp	r2, r6
   86afe:	f020 0003 	bic.w	r0, r0, #3
   86b02:	d05e      	beq.n	86bc2 <_free_r+0xea>
   86b04:	07fe      	lsls	r6, r7, #31
   86b06:	6050      	str	r0, [r2, #4]
   86b08:	d40b      	bmi.n	86b22 <_free_r+0x4a>
   86b0a:	f855 7c08 	ldr.w	r7, [r5, #-8]
   86b0e:	f101 0e08 	add.w	lr, r1, #8
   86b12:	1be4      	subs	r4, r4, r7
   86b14:	68a5      	ldr	r5, [r4, #8]
   86b16:	443b      	add	r3, r7
   86b18:	4575      	cmp	r5, lr
   86b1a:	d06d      	beq.n	86bf8 <_free_r+0x120>
   86b1c:	68e7      	ldr	r7, [r4, #12]
   86b1e:	60ef      	str	r7, [r5, #12]
   86b20:	60bd      	str	r5, [r7, #8]
   86b22:	1815      	adds	r5, r2, r0
   86b24:	686d      	ldr	r5, [r5, #4]
   86b26:	07ed      	lsls	r5, r5, #31
   86b28:	d53e      	bpl.n	86ba8 <_free_r+0xd0>
   86b2a:	f043 0201 	orr.w	r2, r3, #1
   86b2e:	6062      	str	r2, [r4, #4]
   86b30:	50e3      	str	r3, [r4, r3]
   86b32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   86b36:	d217      	bcs.n	86b68 <_free_r+0x90>
   86b38:	2201      	movs	r2, #1
   86b3a:	08db      	lsrs	r3, r3, #3
   86b3c:	1098      	asrs	r0, r3, #2
   86b3e:	684d      	ldr	r5, [r1, #4]
   86b40:	4413      	add	r3, r2
   86b42:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   86b46:	4082      	lsls	r2, r0
   86b48:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   86b4c:	432a      	orrs	r2, r5
   86b4e:	3808      	subs	r0, #8
   86b50:	60e0      	str	r0, [r4, #12]
   86b52:	60a7      	str	r7, [r4, #8]
   86b54:	604a      	str	r2, [r1, #4]
   86b56:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   86b5a:	60fc      	str	r4, [r7, #12]
   86b5c:	4640      	mov	r0, r8
   86b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86b62:	f7ff bb45 	b.w	861f0 <__malloc_unlock>
   86b66:	4770      	bx	lr
   86b68:	0a5a      	lsrs	r2, r3, #9
   86b6a:	2a04      	cmp	r2, #4
   86b6c:	d852      	bhi.n	86c14 <_free_r+0x13c>
   86b6e:	099a      	lsrs	r2, r3, #6
   86b70:	f102 0739 	add.w	r7, r2, #57	; 0x39
   86b74:	00ff      	lsls	r7, r7, #3
   86b76:	f102 0538 	add.w	r5, r2, #56	; 0x38
   86b7a:	19c8      	adds	r0, r1, r7
   86b7c:	59ca      	ldr	r2, [r1, r7]
   86b7e:	3808      	subs	r0, #8
   86b80:	4290      	cmp	r0, r2
   86b82:	d04f      	beq.n	86c24 <_free_r+0x14c>
   86b84:	6851      	ldr	r1, [r2, #4]
   86b86:	f021 0103 	bic.w	r1, r1, #3
   86b8a:	428b      	cmp	r3, r1
   86b8c:	d232      	bcs.n	86bf4 <_free_r+0x11c>
   86b8e:	6892      	ldr	r2, [r2, #8]
   86b90:	4290      	cmp	r0, r2
   86b92:	d1f7      	bne.n	86b84 <_free_r+0xac>
   86b94:	68c3      	ldr	r3, [r0, #12]
   86b96:	60a0      	str	r0, [r4, #8]
   86b98:	60e3      	str	r3, [r4, #12]
   86b9a:	609c      	str	r4, [r3, #8]
   86b9c:	60c4      	str	r4, [r0, #12]
   86b9e:	4640      	mov	r0, r8
   86ba0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86ba4:	f7ff bb24 	b.w	861f0 <__malloc_unlock>
   86ba8:	6895      	ldr	r5, [r2, #8]
   86baa:	4f3b      	ldr	r7, [pc, #236]	; (86c98 <_free_r+0x1c0>)
   86bac:	4403      	add	r3, r0
   86bae:	42bd      	cmp	r5, r7
   86bb0:	d040      	beq.n	86c34 <_free_r+0x15c>
   86bb2:	68d0      	ldr	r0, [r2, #12]
   86bb4:	f043 0201 	orr.w	r2, r3, #1
   86bb8:	60e8      	str	r0, [r5, #12]
   86bba:	6085      	str	r5, [r0, #8]
   86bbc:	6062      	str	r2, [r4, #4]
   86bbe:	50e3      	str	r3, [r4, r3]
   86bc0:	e7b7      	b.n	86b32 <_free_r+0x5a>
   86bc2:	07ff      	lsls	r7, r7, #31
   86bc4:	4403      	add	r3, r0
   86bc6:	d407      	bmi.n	86bd8 <_free_r+0x100>
   86bc8:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86bcc:	1b64      	subs	r4, r4, r5
   86bce:	68e2      	ldr	r2, [r4, #12]
   86bd0:	68a0      	ldr	r0, [r4, #8]
   86bd2:	442b      	add	r3, r5
   86bd4:	60c2      	str	r2, [r0, #12]
   86bd6:	6090      	str	r0, [r2, #8]
   86bd8:	4a30      	ldr	r2, [pc, #192]	; (86c9c <_free_r+0x1c4>)
   86bda:	f043 0001 	orr.w	r0, r3, #1
   86bde:	6812      	ldr	r2, [r2, #0]
   86be0:	6060      	str	r0, [r4, #4]
   86be2:	4293      	cmp	r3, r2
   86be4:	608c      	str	r4, [r1, #8]
   86be6:	d3b9      	bcc.n	86b5c <_free_r+0x84>
   86be8:	4b2d      	ldr	r3, [pc, #180]	; (86ca0 <_free_r+0x1c8>)
   86bea:	4640      	mov	r0, r8
   86bec:	6819      	ldr	r1, [r3, #0]
   86bee:	f7ff ff23 	bl	86a38 <_malloc_trim_r>
   86bf2:	e7b3      	b.n	86b5c <_free_r+0x84>
   86bf4:	4610      	mov	r0, r2
   86bf6:	e7cd      	b.n	86b94 <_free_r+0xbc>
   86bf8:	1811      	adds	r1, r2, r0
   86bfa:	6849      	ldr	r1, [r1, #4]
   86bfc:	07c9      	lsls	r1, r1, #31
   86bfe:	d444      	bmi.n	86c8a <_free_r+0x1b2>
   86c00:	6891      	ldr	r1, [r2, #8]
   86c02:	4403      	add	r3, r0
   86c04:	68d2      	ldr	r2, [r2, #12]
   86c06:	f043 0001 	orr.w	r0, r3, #1
   86c0a:	60ca      	str	r2, [r1, #12]
   86c0c:	6091      	str	r1, [r2, #8]
   86c0e:	6060      	str	r0, [r4, #4]
   86c10:	50e3      	str	r3, [r4, r3]
   86c12:	e7a3      	b.n	86b5c <_free_r+0x84>
   86c14:	2a14      	cmp	r2, #20
   86c16:	d816      	bhi.n	86c46 <_free_r+0x16e>
   86c18:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   86c1c:	00ff      	lsls	r7, r7, #3
   86c1e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   86c22:	e7aa      	b.n	86b7a <_free_r+0xa2>
   86c24:	2301      	movs	r3, #1
   86c26:	10aa      	asrs	r2, r5, #2
   86c28:	684d      	ldr	r5, [r1, #4]
   86c2a:	4093      	lsls	r3, r2
   86c2c:	432b      	orrs	r3, r5
   86c2e:	604b      	str	r3, [r1, #4]
   86c30:	4603      	mov	r3, r0
   86c32:	e7b0      	b.n	86b96 <_free_r+0xbe>
   86c34:	f043 0201 	orr.w	r2, r3, #1
   86c38:	614c      	str	r4, [r1, #20]
   86c3a:	610c      	str	r4, [r1, #16]
   86c3c:	60e5      	str	r5, [r4, #12]
   86c3e:	60a5      	str	r5, [r4, #8]
   86c40:	6062      	str	r2, [r4, #4]
   86c42:	50e3      	str	r3, [r4, r3]
   86c44:	e78a      	b.n	86b5c <_free_r+0x84>
   86c46:	2a54      	cmp	r2, #84	; 0x54
   86c48:	d806      	bhi.n	86c58 <_free_r+0x180>
   86c4a:	0b1a      	lsrs	r2, r3, #12
   86c4c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   86c50:	00ff      	lsls	r7, r7, #3
   86c52:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   86c56:	e790      	b.n	86b7a <_free_r+0xa2>
   86c58:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86c5c:	d806      	bhi.n	86c6c <_free_r+0x194>
   86c5e:	0bda      	lsrs	r2, r3, #15
   86c60:	f102 0778 	add.w	r7, r2, #120	; 0x78
   86c64:	00ff      	lsls	r7, r7, #3
   86c66:	f102 0577 	add.w	r5, r2, #119	; 0x77
   86c6a:	e786      	b.n	86b7a <_free_r+0xa2>
   86c6c:	f240 5054 	movw	r0, #1364	; 0x554
   86c70:	4282      	cmp	r2, r0
   86c72:	d806      	bhi.n	86c82 <_free_r+0x1aa>
   86c74:	0c9a      	lsrs	r2, r3, #18
   86c76:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   86c7a:	00ff      	lsls	r7, r7, #3
   86c7c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   86c80:	e77b      	b.n	86b7a <_free_r+0xa2>
   86c82:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   86c86:	257e      	movs	r5, #126	; 0x7e
   86c88:	e777      	b.n	86b7a <_free_r+0xa2>
   86c8a:	f043 0101 	orr.w	r1, r3, #1
   86c8e:	6061      	str	r1, [r4, #4]
   86c90:	6013      	str	r3, [r2, #0]
   86c92:	e763      	b.n	86b5c <_free_r+0x84>
   86c94:	200705d4 	.word	0x200705d4
   86c98:	200705dc 	.word	0x200705dc
   86c9c:	200709e0 	.word	0x200709e0
   86ca0:	20070fe4 	.word	0x20070fe4

00086ca4 <__ascii_mbtowc>:
   86ca4:	b082      	sub	sp, #8
   86ca6:	b149      	cbz	r1, 86cbc <__ascii_mbtowc+0x18>
   86ca8:	b15a      	cbz	r2, 86cc2 <__ascii_mbtowc+0x1e>
   86caa:	b16b      	cbz	r3, 86cc8 <__ascii_mbtowc+0x24>
   86cac:	7813      	ldrb	r3, [r2, #0]
   86cae:	600b      	str	r3, [r1, #0]
   86cb0:	7812      	ldrb	r2, [r2, #0]
   86cb2:	1c10      	adds	r0, r2, #0
   86cb4:	bf18      	it	ne
   86cb6:	2001      	movne	r0, #1
   86cb8:	b002      	add	sp, #8
   86cba:	4770      	bx	lr
   86cbc:	a901      	add	r1, sp, #4
   86cbe:	2a00      	cmp	r2, #0
   86cc0:	d1f3      	bne.n	86caa <__ascii_mbtowc+0x6>
   86cc2:	4610      	mov	r0, r2
   86cc4:	b002      	add	sp, #8
   86cc6:	4770      	bx	lr
   86cc8:	f06f 0001 	mvn.w	r0, #1
   86ccc:	e7f4      	b.n	86cb8 <__ascii_mbtowc+0x14>
   86cce:	bf00      	nop

00086cd0 <memmove>:
   86cd0:	4288      	cmp	r0, r1
   86cd2:	b5f0      	push	{r4, r5, r6, r7, lr}
   86cd4:	d90d      	bls.n	86cf2 <memmove+0x22>
   86cd6:	188b      	adds	r3, r1, r2
   86cd8:	4298      	cmp	r0, r3
   86cda:	d20a      	bcs.n	86cf2 <memmove+0x22>
   86cdc:	1884      	adds	r4, r0, r2
   86cde:	2a00      	cmp	r2, #0
   86ce0:	d051      	beq.n	86d86 <memmove+0xb6>
   86ce2:	4622      	mov	r2, r4
   86ce4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   86ce8:	4299      	cmp	r1, r3
   86cea:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86cee:	d1f9      	bne.n	86ce4 <memmove+0x14>
   86cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86cf2:	2a0f      	cmp	r2, #15
   86cf4:	d948      	bls.n	86d88 <memmove+0xb8>
   86cf6:	ea41 0300 	orr.w	r3, r1, r0
   86cfa:	079b      	lsls	r3, r3, #30
   86cfc:	d146      	bne.n	86d8c <memmove+0xbc>
   86cfe:	4615      	mov	r5, r2
   86d00:	f100 0410 	add.w	r4, r0, #16
   86d04:	f101 0310 	add.w	r3, r1, #16
   86d08:	f853 6c10 	ldr.w	r6, [r3, #-16]
   86d0c:	3d10      	subs	r5, #16
   86d0e:	f844 6c10 	str.w	r6, [r4, #-16]
   86d12:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   86d16:	2d0f      	cmp	r5, #15
   86d18:	f844 6c0c 	str.w	r6, [r4, #-12]
   86d1c:	f853 6c08 	ldr.w	r6, [r3, #-8]
   86d20:	f104 0410 	add.w	r4, r4, #16
   86d24:	f844 6c18 	str.w	r6, [r4, #-24]
   86d28:	f853 6c04 	ldr.w	r6, [r3, #-4]
   86d2c:	f103 0310 	add.w	r3, r3, #16
   86d30:	f844 6c14 	str.w	r6, [r4, #-20]
   86d34:	d8e8      	bhi.n	86d08 <memmove+0x38>
   86d36:	f1a2 0310 	sub.w	r3, r2, #16
   86d3a:	f023 030f 	bic.w	r3, r3, #15
   86d3e:	f002 0e0f 	and.w	lr, r2, #15
   86d42:	3310      	adds	r3, #16
   86d44:	f1be 0f03 	cmp.w	lr, #3
   86d48:	4419      	add	r1, r3
   86d4a:	4403      	add	r3, r0
   86d4c:	d921      	bls.n	86d92 <memmove+0xc2>
   86d4e:	460e      	mov	r6, r1
   86d50:	4674      	mov	r4, lr
   86d52:	1f1d      	subs	r5, r3, #4
   86d54:	f856 7b04 	ldr.w	r7, [r6], #4
   86d58:	3c04      	subs	r4, #4
   86d5a:	2c03      	cmp	r4, #3
   86d5c:	f845 7f04 	str.w	r7, [r5, #4]!
   86d60:	d8f8      	bhi.n	86d54 <memmove+0x84>
   86d62:	f1ae 0404 	sub.w	r4, lr, #4
   86d66:	f024 0403 	bic.w	r4, r4, #3
   86d6a:	3404      	adds	r4, #4
   86d6c:	4421      	add	r1, r4
   86d6e:	4423      	add	r3, r4
   86d70:	f002 0203 	and.w	r2, r2, #3
   86d74:	b162      	cbz	r2, 86d90 <memmove+0xc0>
   86d76:	3b01      	subs	r3, #1
   86d78:	440a      	add	r2, r1
   86d7a:	f811 4b01 	ldrb.w	r4, [r1], #1
   86d7e:	428a      	cmp	r2, r1
   86d80:	f803 4f01 	strb.w	r4, [r3, #1]!
   86d84:	d1f9      	bne.n	86d7a <memmove+0xaa>
   86d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86d88:	4603      	mov	r3, r0
   86d8a:	e7f3      	b.n	86d74 <memmove+0xa4>
   86d8c:	4603      	mov	r3, r0
   86d8e:	e7f2      	b.n	86d76 <memmove+0xa6>
   86d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86d92:	4672      	mov	r2, lr
   86d94:	e7ee      	b.n	86d74 <memmove+0xa4>
   86d96:	bf00      	nop

00086d98 <_realloc_r>:
   86d98:	2900      	cmp	r1, #0
   86d9a:	f000 8094 	beq.w	86ec6 <_realloc_r+0x12e>
   86d9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86da2:	460c      	mov	r4, r1
   86da4:	4615      	mov	r5, r2
   86da6:	b083      	sub	sp, #12
   86da8:	4680      	mov	r8, r0
   86daa:	f105 060b 	add.w	r6, r5, #11
   86dae:	f7ff fa19 	bl	861e4 <__malloc_lock>
   86db2:	f854 ec04 	ldr.w	lr, [r4, #-4]
   86db6:	2e16      	cmp	r6, #22
   86db8:	f02e 0703 	bic.w	r7, lr, #3
   86dbc:	f1a4 0908 	sub.w	r9, r4, #8
   86dc0:	d83c      	bhi.n	86e3c <_realloc_r+0xa4>
   86dc2:	2210      	movs	r2, #16
   86dc4:	4616      	mov	r6, r2
   86dc6:	42b5      	cmp	r5, r6
   86dc8:	d83d      	bhi.n	86e46 <_realloc_r+0xae>
   86dca:	4297      	cmp	r7, r2
   86dcc:	da43      	bge.n	86e56 <_realloc_r+0xbe>
   86dce:	4bc6      	ldr	r3, [pc, #792]	; (870e8 <_realloc_r+0x350>)
   86dd0:	eb09 0007 	add.w	r0, r9, r7
   86dd4:	6899      	ldr	r1, [r3, #8]
   86dd6:	4288      	cmp	r0, r1
   86dd8:	f000 80c3 	beq.w	86f62 <_realloc_r+0x1ca>
   86ddc:	6843      	ldr	r3, [r0, #4]
   86dde:	f023 0101 	bic.w	r1, r3, #1
   86de2:	4401      	add	r1, r0
   86de4:	6849      	ldr	r1, [r1, #4]
   86de6:	07c9      	lsls	r1, r1, #31
   86de8:	d54d      	bpl.n	86e86 <_realloc_r+0xee>
   86dea:	f01e 0f01 	tst.w	lr, #1
   86dee:	f000 809b 	beq.w	86f28 <_realloc_r+0x190>
   86df2:	4629      	mov	r1, r5
   86df4:	4640      	mov	r0, r8
   86df6:	f7fe ff0d 	bl	85c14 <_malloc_r>
   86dfa:	4605      	mov	r5, r0
   86dfc:	2800      	cmp	r0, #0
   86dfe:	d03b      	beq.n	86e78 <_realloc_r+0xe0>
   86e00:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86e04:	f1a0 0208 	sub.w	r2, r0, #8
   86e08:	f023 0301 	bic.w	r3, r3, #1
   86e0c:	444b      	add	r3, r9
   86e0e:	429a      	cmp	r2, r3
   86e10:	f000 812b 	beq.w	8706a <_realloc_r+0x2d2>
   86e14:	1f3a      	subs	r2, r7, #4
   86e16:	2a24      	cmp	r2, #36	; 0x24
   86e18:	f200 8118 	bhi.w	8704c <_realloc_r+0x2b4>
   86e1c:	2a13      	cmp	r2, #19
   86e1e:	f200 80eb 	bhi.w	86ff8 <_realloc_r+0x260>
   86e22:	4603      	mov	r3, r0
   86e24:	4622      	mov	r2, r4
   86e26:	6811      	ldr	r1, [r2, #0]
   86e28:	6019      	str	r1, [r3, #0]
   86e2a:	6851      	ldr	r1, [r2, #4]
   86e2c:	6059      	str	r1, [r3, #4]
   86e2e:	6892      	ldr	r2, [r2, #8]
   86e30:	609a      	str	r2, [r3, #8]
   86e32:	4621      	mov	r1, r4
   86e34:	4640      	mov	r0, r8
   86e36:	f7ff fe4f 	bl	86ad8 <_free_r>
   86e3a:	e01d      	b.n	86e78 <_realloc_r+0xe0>
   86e3c:	f026 0607 	bic.w	r6, r6, #7
   86e40:	2e00      	cmp	r6, #0
   86e42:	4632      	mov	r2, r6
   86e44:	dabf      	bge.n	86dc6 <_realloc_r+0x2e>
   86e46:	2500      	movs	r5, #0
   86e48:	230c      	movs	r3, #12
   86e4a:	4628      	mov	r0, r5
   86e4c:	f8c8 3000 	str.w	r3, [r8]
   86e50:	b003      	add	sp, #12
   86e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86e56:	4625      	mov	r5, r4
   86e58:	1bbb      	subs	r3, r7, r6
   86e5a:	2b0f      	cmp	r3, #15
   86e5c:	f8d9 2004 	ldr.w	r2, [r9, #4]
   86e60:	d81d      	bhi.n	86e9e <_realloc_r+0x106>
   86e62:	f002 0201 	and.w	r2, r2, #1
   86e66:	433a      	orrs	r2, r7
   86e68:	eb09 0107 	add.w	r1, r9, r7
   86e6c:	f8c9 2004 	str.w	r2, [r9, #4]
   86e70:	684b      	ldr	r3, [r1, #4]
   86e72:	f043 0301 	orr.w	r3, r3, #1
   86e76:	604b      	str	r3, [r1, #4]
   86e78:	4640      	mov	r0, r8
   86e7a:	f7ff f9b9 	bl	861f0 <__malloc_unlock>
   86e7e:	4628      	mov	r0, r5
   86e80:	b003      	add	sp, #12
   86e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86e86:	f023 0303 	bic.w	r3, r3, #3
   86e8a:	18f9      	adds	r1, r7, r3
   86e8c:	4291      	cmp	r1, r2
   86e8e:	db1d      	blt.n	86ecc <_realloc_r+0x134>
   86e90:	68c3      	ldr	r3, [r0, #12]
   86e92:	6882      	ldr	r2, [r0, #8]
   86e94:	4625      	mov	r5, r4
   86e96:	60d3      	str	r3, [r2, #12]
   86e98:	460f      	mov	r7, r1
   86e9a:	609a      	str	r2, [r3, #8]
   86e9c:	e7dc      	b.n	86e58 <_realloc_r+0xc0>
   86e9e:	f002 0201 	and.w	r2, r2, #1
   86ea2:	eb09 0106 	add.w	r1, r9, r6
   86ea6:	f043 0301 	orr.w	r3, r3, #1
   86eaa:	4332      	orrs	r2, r6
   86eac:	f8c9 2004 	str.w	r2, [r9, #4]
   86eb0:	444f      	add	r7, r9
   86eb2:	604b      	str	r3, [r1, #4]
   86eb4:	687b      	ldr	r3, [r7, #4]
   86eb6:	3108      	adds	r1, #8
   86eb8:	f043 0301 	orr.w	r3, r3, #1
   86ebc:	607b      	str	r3, [r7, #4]
   86ebe:	4640      	mov	r0, r8
   86ec0:	f7ff fe0a 	bl	86ad8 <_free_r>
   86ec4:	e7d8      	b.n	86e78 <_realloc_r+0xe0>
   86ec6:	4611      	mov	r1, r2
   86ec8:	f7fe bea4 	b.w	85c14 <_malloc_r>
   86ecc:	f01e 0f01 	tst.w	lr, #1
   86ed0:	d18f      	bne.n	86df2 <_realloc_r+0x5a>
   86ed2:	f854 1c08 	ldr.w	r1, [r4, #-8]
   86ed6:	eba9 0a01 	sub.w	sl, r9, r1
   86eda:	f8da 1004 	ldr.w	r1, [sl, #4]
   86ede:	f021 0103 	bic.w	r1, r1, #3
   86ee2:	440b      	add	r3, r1
   86ee4:	443b      	add	r3, r7
   86ee6:	4293      	cmp	r3, r2
   86ee8:	db26      	blt.n	86f38 <_realloc_r+0x1a0>
   86eea:	4655      	mov	r5, sl
   86eec:	68c1      	ldr	r1, [r0, #12]
   86eee:	6880      	ldr	r0, [r0, #8]
   86ef0:	1f3a      	subs	r2, r7, #4
   86ef2:	60c1      	str	r1, [r0, #12]
   86ef4:	6088      	str	r0, [r1, #8]
   86ef6:	f855 0f08 	ldr.w	r0, [r5, #8]!
   86efa:	f8da 100c 	ldr.w	r1, [sl, #12]
   86efe:	2a24      	cmp	r2, #36	; 0x24
   86f00:	60c1      	str	r1, [r0, #12]
   86f02:	6088      	str	r0, [r1, #8]
   86f04:	d826      	bhi.n	86f54 <_realloc_r+0x1bc>
   86f06:	2a13      	cmp	r2, #19
   86f08:	f240 8081 	bls.w	8700e <_realloc_r+0x276>
   86f0c:	6821      	ldr	r1, [r4, #0]
   86f0e:	2a1b      	cmp	r2, #27
   86f10:	f8ca 1008 	str.w	r1, [sl, #8]
   86f14:	6861      	ldr	r1, [r4, #4]
   86f16:	f8ca 100c 	str.w	r1, [sl, #12]
   86f1a:	f200 80ad 	bhi.w	87078 <_realloc_r+0x2e0>
   86f1e:	f104 0008 	add.w	r0, r4, #8
   86f22:	f10a 0210 	add.w	r2, sl, #16
   86f26:	e074      	b.n	87012 <_realloc_r+0x27a>
   86f28:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86f2c:	eba9 0a03 	sub.w	sl, r9, r3
   86f30:	f8da 1004 	ldr.w	r1, [sl, #4]
   86f34:	f021 0103 	bic.w	r1, r1, #3
   86f38:	187b      	adds	r3, r7, r1
   86f3a:	4293      	cmp	r3, r2
   86f3c:	f6ff af59 	blt.w	86df2 <_realloc_r+0x5a>
   86f40:	4655      	mov	r5, sl
   86f42:	f8da 100c 	ldr.w	r1, [sl, #12]
   86f46:	f855 0f08 	ldr.w	r0, [r5, #8]!
   86f4a:	1f3a      	subs	r2, r7, #4
   86f4c:	2a24      	cmp	r2, #36	; 0x24
   86f4e:	60c1      	str	r1, [r0, #12]
   86f50:	6088      	str	r0, [r1, #8]
   86f52:	d9d8      	bls.n	86f06 <_realloc_r+0x16e>
   86f54:	4621      	mov	r1, r4
   86f56:	4628      	mov	r0, r5
   86f58:	461f      	mov	r7, r3
   86f5a:	46d1      	mov	r9, sl
   86f5c:	f7ff feb8 	bl	86cd0 <memmove>
   86f60:	e77a      	b.n	86e58 <_realloc_r+0xc0>
   86f62:	6841      	ldr	r1, [r0, #4]
   86f64:	f106 0010 	add.w	r0, r6, #16
   86f68:	f021 0b03 	bic.w	fp, r1, #3
   86f6c:	44bb      	add	fp, r7
   86f6e:	4583      	cmp	fp, r0
   86f70:	da58      	bge.n	87024 <_realloc_r+0x28c>
   86f72:	f01e 0f01 	tst.w	lr, #1
   86f76:	f47f af3c 	bne.w	86df2 <_realloc_r+0x5a>
   86f7a:	f854 1c08 	ldr.w	r1, [r4, #-8]
   86f7e:	eba9 0a01 	sub.w	sl, r9, r1
   86f82:	f8da 1004 	ldr.w	r1, [sl, #4]
   86f86:	f021 0103 	bic.w	r1, r1, #3
   86f8a:	448b      	add	fp, r1
   86f8c:	4558      	cmp	r0, fp
   86f8e:	dcd3      	bgt.n	86f38 <_realloc_r+0x1a0>
   86f90:	4655      	mov	r5, sl
   86f92:	f8da 100c 	ldr.w	r1, [sl, #12]
   86f96:	f855 0f08 	ldr.w	r0, [r5, #8]!
   86f9a:	1f3a      	subs	r2, r7, #4
   86f9c:	2a24      	cmp	r2, #36	; 0x24
   86f9e:	60c1      	str	r1, [r0, #12]
   86fa0:	6088      	str	r0, [r1, #8]
   86fa2:	f200 808d 	bhi.w	870c0 <_realloc_r+0x328>
   86fa6:	2a13      	cmp	r2, #19
   86fa8:	f240 8087 	bls.w	870ba <_realloc_r+0x322>
   86fac:	6821      	ldr	r1, [r4, #0]
   86fae:	2a1b      	cmp	r2, #27
   86fb0:	f8ca 1008 	str.w	r1, [sl, #8]
   86fb4:	6861      	ldr	r1, [r4, #4]
   86fb6:	f8ca 100c 	str.w	r1, [sl, #12]
   86fba:	f200 8088 	bhi.w	870ce <_realloc_r+0x336>
   86fbe:	f104 0108 	add.w	r1, r4, #8
   86fc2:	f10a 0210 	add.w	r2, sl, #16
   86fc6:	6808      	ldr	r0, [r1, #0]
   86fc8:	6010      	str	r0, [r2, #0]
   86fca:	6848      	ldr	r0, [r1, #4]
   86fcc:	6050      	str	r0, [r2, #4]
   86fce:	6889      	ldr	r1, [r1, #8]
   86fd0:	6091      	str	r1, [r2, #8]
   86fd2:	ebab 0206 	sub.w	r2, fp, r6
   86fd6:	eb0a 0106 	add.w	r1, sl, r6
   86fda:	f042 0201 	orr.w	r2, r2, #1
   86fde:	6099      	str	r1, [r3, #8]
   86fe0:	604a      	str	r2, [r1, #4]
   86fe2:	f8da 3004 	ldr.w	r3, [sl, #4]
   86fe6:	4640      	mov	r0, r8
   86fe8:	f003 0301 	and.w	r3, r3, #1
   86fec:	431e      	orrs	r6, r3
   86fee:	f8ca 6004 	str.w	r6, [sl, #4]
   86ff2:	f7ff f8fd 	bl	861f0 <__malloc_unlock>
   86ff6:	e742      	b.n	86e7e <_realloc_r+0xe6>
   86ff8:	6823      	ldr	r3, [r4, #0]
   86ffa:	2a1b      	cmp	r2, #27
   86ffc:	6003      	str	r3, [r0, #0]
   86ffe:	6863      	ldr	r3, [r4, #4]
   87000:	6043      	str	r3, [r0, #4]
   87002:	d827      	bhi.n	87054 <_realloc_r+0x2bc>
   87004:	f100 0308 	add.w	r3, r0, #8
   87008:	f104 0208 	add.w	r2, r4, #8
   8700c:	e70b      	b.n	86e26 <_realloc_r+0x8e>
   8700e:	4620      	mov	r0, r4
   87010:	462a      	mov	r2, r5
   87012:	6801      	ldr	r1, [r0, #0]
   87014:	461f      	mov	r7, r3
   87016:	6011      	str	r1, [r2, #0]
   87018:	6841      	ldr	r1, [r0, #4]
   8701a:	46d1      	mov	r9, sl
   8701c:	6051      	str	r1, [r2, #4]
   8701e:	6883      	ldr	r3, [r0, #8]
   87020:	6093      	str	r3, [r2, #8]
   87022:	e719      	b.n	86e58 <_realloc_r+0xc0>
   87024:	ebab 0b06 	sub.w	fp, fp, r6
   87028:	eb09 0106 	add.w	r1, r9, r6
   8702c:	f04b 0201 	orr.w	r2, fp, #1
   87030:	6099      	str	r1, [r3, #8]
   87032:	604a      	str	r2, [r1, #4]
   87034:	f854 3c04 	ldr.w	r3, [r4, #-4]
   87038:	4640      	mov	r0, r8
   8703a:	f003 0301 	and.w	r3, r3, #1
   8703e:	431e      	orrs	r6, r3
   87040:	f844 6c04 	str.w	r6, [r4, #-4]
   87044:	f7ff f8d4 	bl	861f0 <__malloc_unlock>
   87048:	4625      	mov	r5, r4
   8704a:	e718      	b.n	86e7e <_realloc_r+0xe6>
   8704c:	4621      	mov	r1, r4
   8704e:	f7ff fe3f 	bl	86cd0 <memmove>
   87052:	e6ee      	b.n	86e32 <_realloc_r+0x9a>
   87054:	68a3      	ldr	r3, [r4, #8]
   87056:	2a24      	cmp	r2, #36	; 0x24
   87058:	6083      	str	r3, [r0, #8]
   8705a:	68e3      	ldr	r3, [r4, #12]
   8705c:	60c3      	str	r3, [r0, #12]
   8705e:	d018      	beq.n	87092 <_realloc_r+0x2fa>
   87060:	f100 0310 	add.w	r3, r0, #16
   87064:	f104 0210 	add.w	r2, r4, #16
   87068:	e6dd      	b.n	86e26 <_realloc_r+0x8e>
   8706a:	f850 3c04 	ldr.w	r3, [r0, #-4]
   8706e:	4625      	mov	r5, r4
   87070:	f023 0303 	bic.w	r3, r3, #3
   87074:	441f      	add	r7, r3
   87076:	e6ef      	b.n	86e58 <_realloc_r+0xc0>
   87078:	68a1      	ldr	r1, [r4, #8]
   8707a:	2a24      	cmp	r2, #36	; 0x24
   8707c:	f8ca 1010 	str.w	r1, [sl, #16]
   87080:	68e1      	ldr	r1, [r4, #12]
   87082:	f8ca 1014 	str.w	r1, [sl, #20]
   87086:	d00d      	beq.n	870a4 <_realloc_r+0x30c>
   87088:	f104 0010 	add.w	r0, r4, #16
   8708c:	f10a 0218 	add.w	r2, sl, #24
   87090:	e7bf      	b.n	87012 <_realloc_r+0x27a>
   87092:	6922      	ldr	r2, [r4, #16]
   87094:	f100 0318 	add.w	r3, r0, #24
   87098:	6102      	str	r2, [r0, #16]
   8709a:	6961      	ldr	r1, [r4, #20]
   8709c:	f104 0218 	add.w	r2, r4, #24
   870a0:	6141      	str	r1, [r0, #20]
   870a2:	e6c0      	b.n	86e26 <_realloc_r+0x8e>
   870a4:	6922      	ldr	r2, [r4, #16]
   870a6:	f104 0018 	add.w	r0, r4, #24
   870aa:	f8ca 2018 	str.w	r2, [sl, #24]
   870ae:	6961      	ldr	r1, [r4, #20]
   870b0:	f10a 0220 	add.w	r2, sl, #32
   870b4:	f8ca 101c 	str.w	r1, [sl, #28]
   870b8:	e7ab      	b.n	87012 <_realloc_r+0x27a>
   870ba:	4621      	mov	r1, r4
   870bc:	462a      	mov	r2, r5
   870be:	e782      	b.n	86fc6 <_realloc_r+0x22e>
   870c0:	4621      	mov	r1, r4
   870c2:	4628      	mov	r0, r5
   870c4:	9301      	str	r3, [sp, #4]
   870c6:	f7ff fe03 	bl	86cd0 <memmove>
   870ca:	9b01      	ldr	r3, [sp, #4]
   870cc:	e781      	b.n	86fd2 <_realloc_r+0x23a>
   870ce:	68a1      	ldr	r1, [r4, #8]
   870d0:	2a24      	cmp	r2, #36	; 0x24
   870d2:	f8ca 1010 	str.w	r1, [sl, #16]
   870d6:	68e1      	ldr	r1, [r4, #12]
   870d8:	f8ca 1014 	str.w	r1, [sl, #20]
   870dc:	d006      	beq.n	870ec <_realloc_r+0x354>
   870de:	f104 0110 	add.w	r1, r4, #16
   870e2:	f10a 0218 	add.w	r2, sl, #24
   870e6:	e76e      	b.n	86fc6 <_realloc_r+0x22e>
   870e8:	200705d4 	.word	0x200705d4
   870ec:	6922      	ldr	r2, [r4, #16]
   870ee:	f104 0118 	add.w	r1, r4, #24
   870f2:	f8ca 2018 	str.w	r2, [sl, #24]
   870f6:	6960      	ldr	r0, [r4, #20]
   870f8:	f10a 0220 	add.w	r2, sl, #32
   870fc:	f8ca 001c 	str.w	r0, [sl, #28]
   87100:	e761      	b.n	86fc6 <_realloc_r+0x22e>
   87102:	bf00      	nop

00087104 <__ascii_wctomb>:
   87104:	b119      	cbz	r1, 8710e <__ascii_wctomb+0xa>
   87106:	2aff      	cmp	r2, #255	; 0xff
   87108:	d803      	bhi.n	87112 <__ascii_wctomb+0xe>
   8710a:	700a      	strb	r2, [r1, #0]
   8710c:	2101      	movs	r1, #1
   8710e:	4608      	mov	r0, r1
   87110:	4770      	bx	lr
   87112:	238a      	movs	r3, #138	; 0x8a
   87114:	f04f 31ff 	mov.w	r1, #4294967295
   87118:	6003      	str	r3, [r0, #0]
   8711a:	e7f8      	b.n	8710e <__ascii_wctomb+0xa>

0008711c <__aeabi_drsub>:
   8711c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   87120:	e002      	b.n	87128 <__adddf3>
   87122:	bf00      	nop

00087124 <__aeabi_dsub>:
   87124:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00087128 <__adddf3>:
   87128:	b530      	push	{r4, r5, lr}
   8712a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8712e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   87132:	ea94 0f05 	teq	r4, r5
   87136:	bf08      	it	eq
   87138:	ea90 0f02 	teqeq	r0, r2
   8713c:	bf1f      	itttt	ne
   8713e:	ea54 0c00 	orrsne.w	ip, r4, r0
   87142:	ea55 0c02 	orrsne.w	ip, r5, r2
   87146:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8714a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8714e:	f000 80e2 	beq.w	87316 <__adddf3+0x1ee>
   87152:	ea4f 5454 	mov.w	r4, r4, lsr #21
   87156:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8715a:	bfb8      	it	lt
   8715c:	426d      	neglt	r5, r5
   8715e:	dd0c      	ble.n	8717a <__adddf3+0x52>
   87160:	442c      	add	r4, r5
   87162:	ea80 0202 	eor.w	r2, r0, r2
   87166:	ea81 0303 	eor.w	r3, r1, r3
   8716a:	ea82 0000 	eor.w	r0, r2, r0
   8716e:	ea83 0101 	eor.w	r1, r3, r1
   87172:	ea80 0202 	eor.w	r2, r0, r2
   87176:	ea81 0303 	eor.w	r3, r1, r3
   8717a:	2d36      	cmp	r5, #54	; 0x36
   8717c:	bf88      	it	hi
   8717e:	bd30      	pophi	{r4, r5, pc}
   87180:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   87184:	ea4f 3101 	mov.w	r1, r1, lsl #12
   87188:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   8718c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   87190:	d002      	beq.n	87198 <__adddf3+0x70>
   87192:	4240      	negs	r0, r0
   87194:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87198:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   8719c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   871a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   871a4:	d002      	beq.n	871ac <__adddf3+0x84>
   871a6:	4252      	negs	r2, r2
   871a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   871ac:	ea94 0f05 	teq	r4, r5
   871b0:	f000 80a7 	beq.w	87302 <__adddf3+0x1da>
   871b4:	f1a4 0401 	sub.w	r4, r4, #1
   871b8:	f1d5 0e20 	rsbs	lr, r5, #32
   871bc:	db0d      	blt.n	871da <__adddf3+0xb2>
   871be:	fa02 fc0e 	lsl.w	ip, r2, lr
   871c2:	fa22 f205 	lsr.w	r2, r2, r5
   871c6:	1880      	adds	r0, r0, r2
   871c8:	f141 0100 	adc.w	r1, r1, #0
   871cc:	fa03 f20e 	lsl.w	r2, r3, lr
   871d0:	1880      	adds	r0, r0, r2
   871d2:	fa43 f305 	asr.w	r3, r3, r5
   871d6:	4159      	adcs	r1, r3
   871d8:	e00e      	b.n	871f8 <__adddf3+0xd0>
   871da:	f1a5 0520 	sub.w	r5, r5, #32
   871de:	f10e 0e20 	add.w	lr, lr, #32
   871e2:	2a01      	cmp	r2, #1
   871e4:	fa03 fc0e 	lsl.w	ip, r3, lr
   871e8:	bf28      	it	cs
   871ea:	f04c 0c02 	orrcs.w	ip, ip, #2
   871ee:	fa43 f305 	asr.w	r3, r3, r5
   871f2:	18c0      	adds	r0, r0, r3
   871f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   871f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   871fc:	d507      	bpl.n	8720e <__adddf3+0xe6>
   871fe:	f04f 0e00 	mov.w	lr, #0
   87202:	f1dc 0c00 	rsbs	ip, ip, #0
   87206:	eb7e 0000 	sbcs.w	r0, lr, r0
   8720a:	eb6e 0101 	sbc.w	r1, lr, r1
   8720e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   87212:	d31b      	bcc.n	8724c <__adddf3+0x124>
   87214:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   87218:	d30c      	bcc.n	87234 <__adddf3+0x10c>
   8721a:	0849      	lsrs	r1, r1, #1
   8721c:	ea5f 0030 	movs.w	r0, r0, rrx
   87220:	ea4f 0c3c 	mov.w	ip, ip, rrx
   87224:	f104 0401 	add.w	r4, r4, #1
   87228:	ea4f 5244 	mov.w	r2, r4, lsl #21
   8722c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   87230:	f080 809a 	bcs.w	87368 <__adddf3+0x240>
   87234:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   87238:	bf08      	it	eq
   8723a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8723e:	f150 0000 	adcs.w	r0, r0, #0
   87242:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   87246:	ea41 0105 	orr.w	r1, r1, r5
   8724a:	bd30      	pop	{r4, r5, pc}
   8724c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   87250:	4140      	adcs	r0, r0
   87252:	eb41 0101 	adc.w	r1, r1, r1
   87256:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8725a:	f1a4 0401 	sub.w	r4, r4, #1
   8725e:	d1e9      	bne.n	87234 <__adddf3+0x10c>
   87260:	f091 0f00 	teq	r1, #0
   87264:	bf04      	itt	eq
   87266:	4601      	moveq	r1, r0
   87268:	2000      	moveq	r0, #0
   8726a:	fab1 f381 	clz	r3, r1
   8726e:	bf08      	it	eq
   87270:	3320      	addeq	r3, #32
   87272:	f1a3 030b 	sub.w	r3, r3, #11
   87276:	f1b3 0220 	subs.w	r2, r3, #32
   8727a:	da0c      	bge.n	87296 <__adddf3+0x16e>
   8727c:	320c      	adds	r2, #12
   8727e:	dd08      	ble.n	87292 <__adddf3+0x16a>
   87280:	f102 0c14 	add.w	ip, r2, #20
   87284:	f1c2 020c 	rsb	r2, r2, #12
   87288:	fa01 f00c 	lsl.w	r0, r1, ip
   8728c:	fa21 f102 	lsr.w	r1, r1, r2
   87290:	e00c      	b.n	872ac <__adddf3+0x184>
   87292:	f102 0214 	add.w	r2, r2, #20
   87296:	bfd8      	it	le
   87298:	f1c2 0c20 	rsble	ip, r2, #32
   8729c:	fa01 f102 	lsl.w	r1, r1, r2
   872a0:	fa20 fc0c 	lsr.w	ip, r0, ip
   872a4:	bfdc      	itt	le
   872a6:	ea41 010c 	orrle.w	r1, r1, ip
   872aa:	4090      	lslle	r0, r2
   872ac:	1ae4      	subs	r4, r4, r3
   872ae:	bfa2      	ittt	ge
   872b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   872b4:	4329      	orrge	r1, r5
   872b6:	bd30      	popge	{r4, r5, pc}
   872b8:	ea6f 0404 	mvn.w	r4, r4
   872bc:	3c1f      	subs	r4, #31
   872be:	da1c      	bge.n	872fa <__adddf3+0x1d2>
   872c0:	340c      	adds	r4, #12
   872c2:	dc0e      	bgt.n	872e2 <__adddf3+0x1ba>
   872c4:	f104 0414 	add.w	r4, r4, #20
   872c8:	f1c4 0220 	rsb	r2, r4, #32
   872cc:	fa20 f004 	lsr.w	r0, r0, r4
   872d0:	fa01 f302 	lsl.w	r3, r1, r2
   872d4:	ea40 0003 	orr.w	r0, r0, r3
   872d8:	fa21 f304 	lsr.w	r3, r1, r4
   872dc:	ea45 0103 	orr.w	r1, r5, r3
   872e0:	bd30      	pop	{r4, r5, pc}
   872e2:	f1c4 040c 	rsb	r4, r4, #12
   872e6:	f1c4 0220 	rsb	r2, r4, #32
   872ea:	fa20 f002 	lsr.w	r0, r0, r2
   872ee:	fa01 f304 	lsl.w	r3, r1, r4
   872f2:	ea40 0003 	orr.w	r0, r0, r3
   872f6:	4629      	mov	r1, r5
   872f8:	bd30      	pop	{r4, r5, pc}
   872fa:	fa21 f004 	lsr.w	r0, r1, r4
   872fe:	4629      	mov	r1, r5
   87300:	bd30      	pop	{r4, r5, pc}
   87302:	f094 0f00 	teq	r4, #0
   87306:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8730a:	bf06      	itte	eq
   8730c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   87310:	3401      	addeq	r4, #1
   87312:	3d01      	subne	r5, #1
   87314:	e74e      	b.n	871b4 <__adddf3+0x8c>
   87316:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8731a:	bf18      	it	ne
   8731c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   87320:	d029      	beq.n	87376 <__adddf3+0x24e>
   87322:	ea94 0f05 	teq	r4, r5
   87326:	bf08      	it	eq
   87328:	ea90 0f02 	teqeq	r0, r2
   8732c:	d005      	beq.n	8733a <__adddf3+0x212>
   8732e:	ea54 0c00 	orrs.w	ip, r4, r0
   87332:	bf04      	itt	eq
   87334:	4619      	moveq	r1, r3
   87336:	4610      	moveq	r0, r2
   87338:	bd30      	pop	{r4, r5, pc}
   8733a:	ea91 0f03 	teq	r1, r3
   8733e:	bf1e      	ittt	ne
   87340:	2100      	movne	r1, #0
   87342:	2000      	movne	r0, #0
   87344:	bd30      	popne	{r4, r5, pc}
   87346:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8734a:	d105      	bne.n	87358 <__adddf3+0x230>
   8734c:	0040      	lsls	r0, r0, #1
   8734e:	4149      	adcs	r1, r1
   87350:	bf28      	it	cs
   87352:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   87356:	bd30      	pop	{r4, r5, pc}
   87358:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8735c:	bf3c      	itt	cc
   8735e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   87362:	bd30      	popcc	{r4, r5, pc}
   87364:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   87368:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8736c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   87370:	f04f 0000 	mov.w	r0, #0
   87374:	bd30      	pop	{r4, r5, pc}
   87376:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8737a:	bf1a      	itte	ne
   8737c:	4619      	movne	r1, r3
   8737e:	4610      	movne	r0, r2
   87380:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   87384:	bf1c      	itt	ne
   87386:	460b      	movne	r3, r1
   87388:	4602      	movne	r2, r0
   8738a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8738e:	bf06      	itte	eq
   87390:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   87394:	ea91 0f03 	teqeq	r1, r3
   87398:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8739c:	bd30      	pop	{r4, r5, pc}
   8739e:	bf00      	nop

000873a0 <__aeabi_ui2d>:
   873a0:	f090 0f00 	teq	r0, #0
   873a4:	bf04      	itt	eq
   873a6:	2100      	moveq	r1, #0
   873a8:	4770      	bxeq	lr
   873aa:	b530      	push	{r4, r5, lr}
   873ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
   873b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   873b4:	f04f 0500 	mov.w	r5, #0
   873b8:	f04f 0100 	mov.w	r1, #0
   873bc:	e750      	b.n	87260 <__adddf3+0x138>
   873be:	bf00      	nop

000873c0 <__aeabi_i2d>:
   873c0:	f090 0f00 	teq	r0, #0
   873c4:	bf04      	itt	eq
   873c6:	2100      	moveq	r1, #0
   873c8:	4770      	bxeq	lr
   873ca:	b530      	push	{r4, r5, lr}
   873cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   873d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   873d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   873d8:	bf48      	it	mi
   873da:	4240      	negmi	r0, r0
   873dc:	f04f 0100 	mov.w	r1, #0
   873e0:	e73e      	b.n	87260 <__adddf3+0x138>
   873e2:	bf00      	nop

000873e4 <__aeabi_f2d>:
   873e4:	0042      	lsls	r2, r0, #1
   873e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
   873ea:	ea4f 0131 	mov.w	r1, r1, rrx
   873ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
   873f2:	bf1f      	itttt	ne
   873f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   873f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   873fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   87400:	4770      	bxne	lr
   87402:	f092 0f00 	teq	r2, #0
   87406:	bf14      	ite	ne
   87408:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8740c:	4770      	bxeq	lr
   8740e:	b530      	push	{r4, r5, lr}
   87410:	f44f 7460 	mov.w	r4, #896	; 0x380
   87414:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   87418:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8741c:	e720      	b.n	87260 <__adddf3+0x138>
   8741e:	bf00      	nop

00087420 <__aeabi_ul2d>:
   87420:	ea50 0201 	orrs.w	r2, r0, r1
   87424:	bf08      	it	eq
   87426:	4770      	bxeq	lr
   87428:	b530      	push	{r4, r5, lr}
   8742a:	f04f 0500 	mov.w	r5, #0
   8742e:	e00a      	b.n	87446 <__aeabi_l2d+0x16>

00087430 <__aeabi_l2d>:
   87430:	ea50 0201 	orrs.w	r2, r0, r1
   87434:	bf08      	it	eq
   87436:	4770      	bxeq	lr
   87438:	b530      	push	{r4, r5, lr}
   8743a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8743e:	d502      	bpl.n	87446 <__aeabi_l2d+0x16>
   87440:	4240      	negs	r0, r0
   87442:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87446:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8744a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8744e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   87452:	f43f aedc 	beq.w	8720e <__adddf3+0xe6>
   87456:	f04f 0203 	mov.w	r2, #3
   8745a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8745e:	bf18      	it	ne
   87460:	3203      	addne	r2, #3
   87462:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   87466:	bf18      	it	ne
   87468:	3203      	addne	r2, #3
   8746a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8746e:	f1c2 0320 	rsb	r3, r2, #32
   87472:	fa00 fc03 	lsl.w	ip, r0, r3
   87476:	fa20 f002 	lsr.w	r0, r0, r2
   8747a:	fa01 fe03 	lsl.w	lr, r1, r3
   8747e:	ea40 000e 	orr.w	r0, r0, lr
   87482:	fa21 f102 	lsr.w	r1, r1, r2
   87486:	4414      	add	r4, r2
   87488:	e6c1      	b.n	8720e <__adddf3+0xe6>
   8748a:	bf00      	nop

0008748c <__aeabi_dmul>:
   8748c:	b570      	push	{r4, r5, r6, lr}
   8748e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   87492:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   87496:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8749a:	bf1d      	ittte	ne
   8749c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   874a0:	ea94 0f0c 	teqne	r4, ip
   874a4:	ea95 0f0c 	teqne	r5, ip
   874a8:	f000 f8de 	bleq	87668 <__aeabi_dmul+0x1dc>
   874ac:	442c      	add	r4, r5
   874ae:	ea81 0603 	eor.w	r6, r1, r3
   874b2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   874b6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   874ba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   874be:	bf18      	it	ne
   874c0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   874c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   874c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   874cc:	d038      	beq.n	87540 <__aeabi_dmul+0xb4>
   874ce:	fba0 ce02 	umull	ip, lr, r0, r2
   874d2:	f04f 0500 	mov.w	r5, #0
   874d6:	fbe1 e502 	umlal	lr, r5, r1, r2
   874da:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   874de:	fbe0 e503 	umlal	lr, r5, r0, r3
   874e2:	f04f 0600 	mov.w	r6, #0
   874e6:	fbe1 5603 	umlal	r5, r6, r1, r3
   874ea:	f09c 0f00 	teq	ip, #0
   874ee:	bf18      	it	ne
   874f0:	f04e 0e01 	orrne.w	lr, lr, #1
   874f4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   874f8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   874fc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   87500:	d204      	bcs.n	8750c <__aeabi_dmul+0x80>
   87502:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   87506:	416d      	adcs	r5, r5
   87508:	eb46 0606 	adc.w	r6, r6, r6
   8750c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   87510:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   87514:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   87518:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   8751c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   87520:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   87524:	bf88      	it	hi
   87526:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8752a:	d81e      	bhi.n	8756a <__aeabi_dmul+0xde>
   8752c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   87530:	bf08      	it	eq
   87532:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   87536:	f150 0000 	adcs.w	r0, r0, #0
   8753a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8753e:	bd70      	pop	{r4, r5, r6, pc}
   87540:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   87544:	ea46 0101 	orr.w	r1, r6, r1
   87548:	ea40 0002 	orr.w	r0, r0, r2
   8754c:	ea81 0103 	eor.w	r1, r1, r3
   87550:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   87554:	bfc2      	ittt	gt
   87556:	ebd4 050c 	rsbsgt	r5, r4, ip
   8755a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8755e:	bd70      	popgt	{r4, r5, r6, pc}
   87560:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   87564:	f04f 0e00 	mov.w	lr, #0
   87568:	3c01      	subs	r4, #1
   8756a:	f300 80ab 	bgt.w	876c4 <__aeabi_dmul+0x238>
   8756e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   87572:	bfde      	ittt	le
   87574:	2000      	movle	r0, #0
   87576:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8757a:	bd70      	pople	{r4, r5, r6, pc}
   8757c:	f1c4 0400 	rsb	r4, r4, #0
   87580:	3c20      	subs	r4, #32
   87582:	da35      	bge.n	875f0 <__aeabi_dmul+0x164>
   87584:	340c      	adds	r4, #12
   87586:	dc1b      	bgt.n	875c0 <__aeabi_dmul+0x134>
   87588:	f104 0414 	add.w	r4, r4, #20
   8758c:	f1c4 0520 	rsb	r5, r4, #32
   87590:	fa00 f305 	lsl.w	r3, r0, r5
   87594:	fa20 f004 	lsr.w	r0, r0, r4
   87598:	fa01 f205 	lsl.w	r2, r1, r5
   8759c:	ea40 0002 	orr.w	r0, r0, r2
   875a0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   875a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   875a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   875ac:	fa21 f604 	lsr.w	r6, r1, r4
   875b0:	eb42 0106 	adc.w	r1, r2, r6
   875b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   875b8:	bf08      	it	eq
   875ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   875be:	bd70      	pop	{r4, r5, r6, pc}
   875c0:	f1c4 040c 	rsb	r4, r4, #12
   875c4:	f1c4 0520 	rsb	r5, r4, #32
   875c8:	fa00 f304 	lsl.w	r3, r0, r4
   875cc:	fa20 f005 	lsr.w	r0, r0, r5
   875d0:	fa01 f204 	lsl.w	r2, r1, r4
   875d4:	ea40 0002 	orr.w	r0, r0, r2
   875d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   875dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   875e0:	f141 0100 	adc.w	r1, r1, #0
   875e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   875e8:	bf08      	it	eq
   875ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   875ee:	bd70      	pop	{r4, r5, r6, pc}
   875f0:	f1c4 0520 	rsb	r5, r4, #32
   875f4:	fa00 f205 	lsl.w	r2, r0, r5
   875f8:	ea4e 0e02 	orr.w	lr, lr, r2
   875fc:	fa20 f304 	lsr.w	r3, r0, r4
   87600:	fa01 f205 	lsl.w	r2, r1, r5
   87604:	ea43 0302 	orr.w	r3, r3, r2
   87608:	fa21 f004 	lsr.w	r0, r1, r4
   8760c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   87610:	fa21 f204 	lsr.w	r2, r1, r4
   87614:	ea20 0002 	bic.w	r0, r0, r2
   87618:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   8761c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   87620:	bf08      	it	eq
   87622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   87626:	bd70      	pop	{r4, r5, r6, pc}
   87628:	f094 0f00 	teq	r4, #0
   8762c:	d10f      	bne.n	8764e <__aeabi_dmul+0x1c2>
   8762e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   87632:	0040      	lsls	r0, r0, #1
   87634:	eb41 0101 	adc.w	r1, r1, r1
   87638:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8763c:	bf08      	it	eq
   8763e:	3c01      	subeq	r4, #1
   87640:	d0f7      	beq.n	87632 <__aeabi_dmul+0x1a6>
   87642:	ea41 0106 	orr.w	r1, r1, r6
   87646:	f095 0f00 	teq	r5, #0
   8764a:	bf18      	it	ne
   8764c:	4770      	bxne	lr
   8764e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   87652:	0052      	lsls	r2, r2, #1
   87654:	eb43 0303 	adc.w	r3, r3, r3
   87658:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8765c:	bf08      	it	eq
   8765e:	3d01      	subeq	r5, #1
   87660:	d0f7      	beq.n	87652 <__aeabi_dmul+0x1c6>
   87662:	ea43 0306 	orr.w	r3, r3, r6
   87666:	4770      	bx	lr
   87668:	ea94 0f0c 	teq	r4, ip
   8766c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   87670:	bf18      	it	ne
   87672:	ea95 0f0c 	teqne	r5, ip
   87676:	d00c      	beq.n	87692 <__aeabi_dmul+0x206>
   87678:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8767c:	bf18      	it	ne
   8767e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   87682:	d1d1      	bne.n	87628 <__aeabi_dmul+0x19c>
   87684:	ea81 0103 	eor.w	r1, r1, r3
   87688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8768c:	f04f 0000 	mov.w	r0, #0
   87690:	bd70      	pop	{r4, r5, r6, pc}
   87692:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   87696:	bf06      	itte	eq
   87698:	4610      	moveq	r0, r2
   8769a:	4619      	moveq	r1, r3
   8769c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   876a0:	d019      	beq.n	876d6 <__aeabi_dmul+0x24a>
   876a2:	ea94 0f0c 	teq	r4, ip
   876a6:	d102      	bne.n	876ae <__aeabi_dmul+0x222>
   876a8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   876ac:	d113      	bne.n	876d6 <__aeabi_dmul+0x24a>
   876ae:	ea95 0f0c 	teq	r5, ip
   876b2:	d105      	bne.n	876c0 <__aeabi_dmul+0x234>
   876b4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   876b8:	bf1c      	itt	ne
   876ba:	4610      	movne	r0, r2
   876bc:	4619      	movne	r1, r3
   876be:	d10a      	bne.n	876d6 <__aeabi_dmul+0x24a>
   876c0:	ea81 0103 	eor.w	r1, r1, r3
   876c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   876c8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   876cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   876d0:	f04f 0000 	mov.w	r0, #0
   876d4:	bd70      	pop	{r4, r5, r6, pc}
   876d6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   876da:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   876de:	bd70      	pop	{r4, r5, r6, pc}

000876e0 <__aeabi_ddiv>:
   876e0:	b570      	push	{r4, r5, r6, lr}
   876e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   876e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   876ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   876ee:	bf1d      	ittte	ne
   876f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   876f4:	ea94 0f0c 	teqne	r4, ip
   876f8:	ea95 0f0c 	teqne	r5, ip
   876fc:	f000 f8a7 	bleq	8784e <__aeabi_ddiv+0x16e>
   87700:	eba4 0405 	sub.w	r4, r4, r5
   87704:	ea81 0e03 	eor.w	lr, r1, r3
   87708:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8770c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   87710:	f000 8088 	beq.w	87824 <__aeabi_ddiv+0x144>
   87714:	ea4f 3303 	mov.w	r3, r3, lsl #12
   87718:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   8771c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   87720:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   87724:	ea4f 2202 	mov.w	r2, r2, lsl #8
   87728:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   8772c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   87730:	ea4f 2600 	mov.w	r6, r0, lsl #8
   87734:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   87738:	429d      	cmp	r5, r3
   8773a:	bf08      	it	eq
   8773c:	4296      	cmpeq	r6, r2
   8773e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   87742:	f504 7440 	add.w	r4, r4, #768	; 0x300
   87746:	d202      	bcs.n	8774e <__aeabi_ddiv+0x6e>
   87748:	085b      	lsrs	r3, r3, #1
   8774a:	ea4f 0232 	mov.w	r2, r2, rrx
   8774e:	1ab6      	subs	r6, r6, r2
   87750:	eb65 0503 	sbc.w	r5, r5, r3
   87754:	085b      	lsrs	r3, r3, #1
   87756:	ea4f 0232 	mov.w	r2, r2, rrx
   8775a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8775e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   87762:	ebb6 0e02 	subs.w	lr, r6, r2
   87766:	eb75 0e03 	sbcs.w	lr, r5, r3
   8776a:	bf22      	ittt	cs
   8776c:	1ab6      	subcs	r6, r6, r2
   8776e:	4675      	movcs	r5, lr
   87770:	ea40 000c 	orrcs.w	r0, r0, ip
   87774:	085b      	lsrs	r3, r3, #1
   87776:	ea4f 0232 	mov.w	r2, r2, rrx
   8777a:	ebb6 0e02 	subs.w	lr, r6, r2
   8777e:	eb75 0e03 	sbcs.w	lr, r5, r3
   87782:	bf22      	ittt	cs
   87784:	1ab6      	subcs	r6, r6, r2
   87786:	4675      	movcs	r5, lr
   87788:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8778c:	085b      	lsrs	r3, r3, #1
   8778e:	ea4f 0232 	mov.w	r2, r2, rrx
   87792:	ebb6 0e02 	subs.w	lr, r6, r2
   87796:	eb75 0e03 	sbcs.w	lr, r5, r3
   8779a:	bf22      	ittt	cs
   8779c:	1ab6      	subcs	r6, r6, r2
   8779e:	4675      	movcs	r5, lr
   877a0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   877a4:	085b      	lsrs	r3, r3, #1
   877a6:	ea4f 0232 	mov.w	r2, r2, rrx
   877aa:	ebb6 0e02 	subs.w	lr, r6, r2
   877ae:	eb75 0e03 	sbcs.w	lr, r5, r3
   877b2:	bf22      	ittt	cs
   877b4:	1ab6      	subcs	r6, r6, r2
   877b6:	4675      	movcs	r5, lr
   877b8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   877bc:	ea55 0e06 	orrs.w	lr, r5, r6
   877c0:	d018      	beq.n	877f4 <__aeabi_ddiv+0x114>
   877c2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   877c6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   877ca:	ea4f 1606 	mov.w	r6, r6, lsl #4
   877ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   877d2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   877d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   877da:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   877de:	d1c0      	bne.n	87762 <__aeabi_ddiv+0x82>
   877e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   877e4:	d10b      	bne.n	877fe <__aeabi_ddiv+0x11e>
   877e6:	ea41 0100 	orr.w	r1, r1, r0
   877ea:	f04f 0000 	mov.w	r0, #0
   877ee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   877f2:	e7b6      	b.n	87762 <__aeabi_ddiv+0x82>
   877f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   877f8:	bf04      	itt	eq
   877fa:	4301      	orreq	r1, r0
   877fc:	2000      	moveq	r0, #0
   877fe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   87802:	bf88      	it	hi
   87804:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   87808:	f63f aeaf 	bhi.w	8756a <__aeabi_dmul+0xde>
   8780c:	ebb5 0c03 	subs.w	ip, r5, r3
   87810:	bf04      	itt	eq
   87812:	ebb6 0c02 	subseq.w	ip, r6, r2
   87816:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8781a:	f150 0000 	adcs.w	r0, r0, #0
   8781e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   87822:	bd70      	pop	{r4, r5, r6, pc}
   87824:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   87828:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   8782c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   87830:	bfc2      	ittt	gt
   87832:	ebd4 050c 	rsbsgt	r5, r4, ip
   87836:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8783a:	bd70      	popgt	{r4, r5, r6, pc}
   8783c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   87840:	f04f 0e00 	mov.w	lr, #0
   87844:	3c01      	subs	r4, #1
   87846:	e690      	b.n	8756a <__aeabi_dmul+0xde>
   87848:	ea45 0e06 	orr.w	lr, r5, r6
   8784c:	e68d      	b.n	8756a <__aeabi_dmul+0xde>
   8784e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   87852:	ea94 0f0c 	teq	r4, ip
   87856:	bf08      	it	eq
   87858:	ea95 0f0c 	teqeq	r5, ip
   8785c:	f43f af3b 	beq.w	876d6 <__aeabi_dmul+0x24a>
   87860:	ea94 0f0c 	teq	r4, ip
   87864:	d10a      	bne.n	8787c <__aeabi_ddiv+0x19c>
   87866:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8786a:	f47f af34 	bne.w	876d6 <__aeabi_dmul+0x24a>
   8786e:	ea95 0f0c 	teq	r5, ip
   87872:	f47f af25 	bne.w	876c0 <__aeabi_dmul+0x234>
   87876:	4610      	mov	r0, r2
   87878:	4619      	mov	r1, r3
   8787a:	e72c      	b.n	876d6 <__aeabi_dmul+0x24a>
   8787c:	ea95 0f0c 	teq	r5, ip
   87880:	d106      	bne.n	87890 <__aeabi_ddiv+0x1b0>
   87882:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   87886:	f43f aefd 	beq.w	87684 <__aeabi_dmul+0x1f8>
   8788a:	4610      	mov	r0, r2
   8788c:	4619      	mov	r1, r3
   8788e:	e722      	b.n	876d6 <__aeabi_dmul+0x24a>
   87890:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   87894:	bf18      	it	ne
   87896:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8789a:	f47f aec5 	bne.w	87628 <__aeabi_dmul+0x19c>
   8789e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   878a2:	f47f af0d 	bne.w	876c0 <__aeabi_dmul+0x234>
   878a6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   878aa:	f47f aeeb 	bne.w	87684 <__aeabi_dmul+0x1f8>
   878ae:	e712      	b.n	876d6 <__aeabi_dmul+0x24a>

000878b0 <__gedf2>:
   878b0:	f04f 3cff 	mov.w	ip, #4294967295
   878b4:	e006      	b.n	878c4 <__cmpdf2+0x4>
   878b6:	bf00      	nop

000878b8 <__ledf2>:
   878b8:	f04f 0c01 	mov.w	ip, #1
   878bc:	e002      	b.n	878c4 <__cmpdf2+0x4>
   878be:	bf00      	nop

000878c0 <__cmpdf2>:
   878c0:	f04f 0c01 	mov.w	ip, #1
   878c4:	f84d cd04 	str.w	ip, [sp, #-4]!
   878c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   878cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   878d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   878d4:	bf18      	it	ne
   878d6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   878da:	d01b      	beq.n	87914 <__cmpdf2+0x54>
   878dc:	b001      	add	sp, #4
   878de:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   878e2:	bf0c      	ite	eq
   878e4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   878e8:	ea91 0f03 	teqne	r1, r3
   878ec:	bf02      	ittt	eq
   878ee:	ea90 0f02 	teqeq	r0, r2
   878f2:	2000      	moveq	r0, #0
   878f4:	4770      	bxeq	lr
   878f6:	f110 0f00 	cmn.w	r0, #0
   878fa:	ea91 0f03 	teq	r1, r3
   878fe:	bf58      	it	pl
   87900:	4299      	cmppl	r1, r3
   87902:	bf08      	it	eq
   87904:	4290      	cmpeq	r0, r2
   87906:	bf2c      	ite	cs
   87908:	17d8      	asrcs	r0, r3, #31
   8790a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   8790e:	f040 0001 	orr.w	r0, r0, #1
   87912:	4770      	bx	lr
   87914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   87918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8791c:	d102      	bne.n	87924 <__cmpdf2+0x64>
   8791e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   87922:	d107      	bne.n	87934 <__cmpdf2+0x74>
   87924:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   87928:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   8792c:	d1d6      	bne.n	878dc <__cmpdf2+0x1c>
   8792e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   87932:	d0d3      	beq.n	878dc <__cmpdf2+0x1c>
   87934:	f85d 0b04 	ldr.w	r0, [sp], #4
   87938:	4770      	bx	lr
   8793a:	bf00      	nop

0008793c <__aeabi_cdrcmple>:
   8793c:	4684      	mov	ip, r0
   8793e:	4610      	mov	r0, r2
   87940:	4662      	mov	r2, ip
   87942:	468c      	mov	ip, r1
   87944:	4619      	mov	r1, r3
   87946:	4663      	mov	r3, ip
   87948:	e000      	b.n	8794c <__aeabi_cdcmpeq>
   8794a:	bf00      	nop

0008794c <__aeabi_cdcmpeq>:
   8794c:	b501      	push	{r0, lr}
   8794e:	f7ff ffb7 	bl	878c0 <__cmpdf2>
   87952:	2800      	cmp	r0, #0
   87954:	bf48      	it	mi
   87956:	f110 0f00 	cmnmi.w	r0, #0
   8795a:	bd01      	pop	{r0, pc}

0008795c <__aeabi_dcmpeq>:
   8795c:	f84d ed08 	str.w	lr, [sp, #-8]!
   87960:	f7ff fff4 	bl	8794c <__aeabi_cdcmpeq>
   87964:	bf0c      	ite	eq
   87966:	2001      	moveq	r0, #1
   87968:	2000      	movne	r0, #0
   8796a:	f85d fb08 	ldr.w	pc, [sp], #8
   8796e:	bf00      	nop

00087970 <__aeabi_dcmplt>:
   87970:	f84d ed08 	str.w	lr, [sp, #-8]!
   87974:	f7ff ffea 	bl	8794c <__aeabi_cdcmpeq>
   87978:	bf34      	ite	cc
   8797a:	2001      	movcc	r0, #1
   8797c:	2000      	movcs	r0, #0
   8797e:	f85d fb08 	ldr.w	pc, [sp], #8
   87982:	bf00      	nop

00087984 <__aeabi_dcmple>:
   87984:	f84d ed08 	str.w	lr, [sp, #-8]!
   87988:	f7ff ffe0 	bl	8794c <__aeabi_cdcmpeq>
   8798c:	bf94      	ite	ls
   8798e:	2001      	movls	r0, #1
   87990:	2000      	movhi	r0, #0
   87992:	f85d fb08 	ldr.w	pc, [sp], #8
   87996:	bf00      	nop

00087998 <__aeabi_dcmpge>:
   87998:	f84d ed08 	str.w	lr, [sp, #-8]!
   8799c:	f7ff ffce 	bl	8793c <__aeabi_cdrcmple>
   879a0:	bf94      	ite	ls
   879a2:	2001      	movls	r0, #1
   879a4:	2000      	movhi	r0, #0
   879a6:	f85d fb08 	ldr.w	pc, [sp], #8
   879aa:	bf00      	nop

000879ac <__aeabi_dcmpgt>:
   879ac:	f84d ed08 	str.w	lr, [sp, #-8]!
   879b0:	f7ff ffc4 	bl	8793c <__aeabi_cdrcmple>
   879b4:	bf34      	ite	cc
   879b6:	2001      	movcc	r0, #1
   879b8:	2000      	movcs	r0, #0
   879ba:	f85d fb08 	ldr.w	pc, [sp], #8
   879be:	bf00      	nop

000879c0 <__aeabi_dcmpun>:
   879c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   879c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   879c8:	d102      	bne.n	879d0 <__aeabi_dcmpun+0x10>
   879ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   879ce:	d10a      	bne.n	879e6 <__aeabi_dcmpun+0x26>
   879d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   879d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   879d8:	d102      	bne.n	879e0 <__aeabi_dcmpun+0x20>
   879da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   879de:	d102      	bne.n	879e6 <__aeabi_dcmpun+0x26>
   879e0:	f04f 0000 	mov.w	r0, #0
   879e4:	4770      	bx	lr
   879e6:	f04f 0001 	mov.w	r0, #1
   879ea:	4770      	bx	lr

000879ec <__aeabi_d2iz>:
   879ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
   879f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   879f4:	d215      	bcs.n	87a22 <__aeabi_d2iz+0x36>
   879f6:	d511      	bpl.n	87a1c <__aeabi_d2iz+0x30>
   879f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   879fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   87a00:	d912      	bls.n	87a28 <__aeabi_d2iz+0x3c>
   87a02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   87a06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   87a0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   87a0e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   87a12:	fa23 f002 	lsr.w	r0, r3, r2
   87a16:	bf18      	it	ne
   87a18:	4240      	negne	r0, r0
   87a1a:	4770      	bx	lr
   87a1c:	f04f 0000 	mov.w	r0, #0
   87a20:	4770      	bx	lr
   87a22:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   87a26:	d105      	bne.n	87a34 <__aeabi_d2iz+0x48>
   87a28:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   87a2c:	bf08      	it	eq
   87a2e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   87a32:	4770      	bx	lr
   87a34:	f04f 0000 	mov.w	r0, #0
   87a38:	4770      	bx	lr
   87a3a:	bf00      	nop

00087a3c <__aeabi_uldivmod>:
   87a3c:	b953      	cbnz	r3, 87a54 <__aeabi_uldivmod+0x18>
   87a3e:	b94a      	cbnz	r2, 87a54 <__aeabi_uldivmod+0x18>
   87a40:	2900      	cmp	r1, #0
   87a42:	bf08      	it	eq
   87a44:	2800      	cmpeq	r0, #0
   87a46:	bf1c      	itt	ne
   87a48:	f04f 31ff 	movne.w	r1, #4294967295
   87a4c:	f04f 30ff 	movne.w	r0, #4294967295
   87a50:	f000 b97a 	b.w	87d48 <__aeabi_idiv0>
   87a54:	f1ad 0c08 	sub.w	ip, sp, #8
   87a58:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   87a5c:	f000 f806 	bl	87a6c <__udivmoddi4>
   87a60:	f8dd e004 	ldr.w	lr, [sp, #4]
   87a64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87a68:	b004      	add	sp, #16
   87a6a:	4770      	bx	lr

00087a6c <__udivmoddi4>:
   87a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   87a70:	468c      	mov	ip, r1
   87a72:	460e      	mov	r6, r1
   87a74:	4604      	mov	r4, r0
   87a76:	9d08      	ldr	r5, [sp, #32]
   87a78:	2b00      	cmp	r3, #0
   87a7a:	d150      	bne.n	87b1e <__udivmoddi4+0xb2>
   87a7c:	428a      	cmp	r2, r1
   87a7e:	4617      	mov	r7, r2
   87a80:	d96c      	bls.n	87b5c <__udivmoddi4+0xf0>
   87a82:	fab2 fe82 	clz	lr, r2
   87a86:	f1be 0f00 	cmp.w	lr, #0
   87a8a:	d00b      	beq.n	87aa4 <__udivmoddi4+0x38>
   87a8c:	f1ce 0c20 	rsb	ip, lr, #32
   87a90:	fa01 f60e 	lsl.w	r6, r1, lr
   87a94:	fa20 fc0c 	lsr.w	ip, r0, ip
   87a98:	fa02 f70e 	lsl.w	r7, r2, lr
   87a9c:	ea4c 0c06 	orr.w	ip, ip, r6
   87aa0:	fa00 f40e 	lsl.w	r4, r0, lr
   87aa4:	0c3a      	lsrs	r2, r7, #16
   87aa6:	fbbc f9f2 	udiv	r9, ip, r2
   87aaa:	b2bb      	uxth	r3, r7
   87aac:	fb02 cc19 	mls	ip, r2, r9, ip
   87ab0:	fb09 fa03 	mul.w	sl, r9, r3
   87ab4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   87ab8:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   87abc:	45b2      	cmp	sl, r6
   87abe:	d90a      	bls.n	87ad6 <__udivmoddi4+0x6a>
   87ac0:	19f6      	adds	r6, r6, r7
   87ac2:	f109 31ff 	add.w	r1, r9, #4294967295
   87ac6:	f080 8125 	bcs.w	87d14 <__udivmoddi4+0x2a8>
   87aca:	45b2      	cmp	sl, r6
   87acc:	f240 8122 	bls.w	87d14 <__udivmoddi4+0x2a8>
   87ad0:	f1a9 0902 	sub.w	r9, r9, #2
   87ad4:	443e      	add	r6, r7
   87ad6:	eba6 060a 	sub.w	r6, r6, sl
   87ada:	fbb6 f0f2 	udiv	r0, r6, r2
   87ade:	fb02 6610 	mls	r6, r2, r0, r6
   87ae2:	fb00 f303 	mul.w	r3, r0, r3
   87ae6:	b2a4      	uxth	r4, r4
   87ae8:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   87aec:	42a3      	cmp	r3, r4
   87aee:	d909      	bls.n	87b04 <__udivmoddi4+0x98>
   87af0:	19e4      	adds	r4, r4, r7
   87af2:	f100 32ff 	add.w	r2, r0, #4294967295
   87af6:	f080 810b 	bcs.w	87d10 <__udivmoddi4+0x2a4>
   87afa:	42a3      	cmp	r3, r4
   87afc:	f240 8108 	bls.w	87d10 <__udivmoddi4+0x2a4>
   87b00:	3802      	subs	r0, #2
   87b02:	443c      	add	r4, r7
   87b04:	2100      	movs	r1, #0
   87b06:	1ae4      	subs	r4, r4, r3
   87b08:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87b0c:	2d00      	cmp	r5, #0
   87b0e:	d062      	beq.n	87bd6 <__udivmoddi4+0x16a>
   87b10:	2300      	movs	r3, #0
   87b12:	fa24 f40e 	lsr.w	r4, r4, lr
   87b16:	602c      	str	r4, [r5, #0]
   87b18:	606b      	str	r3, [r5, #4]
   87b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87b1e:	428b      	cmp	r3, r1
   87b20:	d907      	bls.n	87b32 <__udivmoddi4+0xc6>
   87b22:	2d00      	cmp	r5, #0
   87b24:	d055      	beq.n	87bd2 <__udivmoddi4+0x166>
   87b26:	2100      	movs	r1, #0
   87b28:	e885 0041 	stmia.w	r5, {r0, r6}
   87b2c:	4608      	mov	r0, r1
   87b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87b32:	fab3 f183 	clz	r1, r3
   87b36:	2900      	cmp	r1, #0
   87b38:	f040 808f 	bne.w	87c5a <__udivmoddi4+0x1ee>
   87b3c:	42b3      	cmp	r3, r6
   87b3e:	d302      	bcc.n	87b46 <__udivmoddi4+0xda>
   87b40:	4282      	cmp	r2, r0
   87b42:	f200 80fc 	bhi.w	87d3e <__udivmoddi4+0x2d2>
   87b46:	1a84      	subs	r4, r0, r2
   87b48:	eb66 0603 	sbc.w	r6, r6, r3
   87b4c:	2001      	movs	r0, #1
   87b4e:	46b4      	mov	ip, r6
   87b50:	2d00      	cmp	r5, #0
   87b52:	d040      	beq.n	87bd6 <__udivmoddi4+0x16a>
   87b54:	e885 1010 	stmia.w	r5, {r4, ip}
   87b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87b5c:	b912      	cbnz	r2, 87b64 <__udivmoddi4+0xf8>
   87b5e:	2701      	movs	r7, #1
   87b60:	fbb7 f7f2 	udiv	r7, r7, r2
   87b64:	fab7 fe87 	clz	lr, r7
   87b68:	f1be 0f00 	cmp.w	lr, #0
   87b6c:	d135      	bne.n	87bda <__udivmoddi4+0x16e>
   87b6e:	2101      	movs	r1, #1
   87b70:	1bf6      	subs	r6, r6, r7
   87b72:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   87b76:	fa1f f887 	uxth.w	r8, r7
   87b7a:	fbb6 f2fc 	udiv	r2, r6, ip
   87b7e:	fb0c 6612 	mls	r6, ip, r2, r6
   87b82:	fb08 f002 	mul.w	r0, r8, r2
   87b86:	0c23      	lsrs	r3, r4, #16
   87b88:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   87b8c:	42b0      	cmp	r0, r6
   87b8e:	d907      	bls.n	87ba0 <__udivmoddi4+0x134>
   87b90:	19f6      	adds	r6, r6, r7
   87b92:	f102 33ff 	add.w	r3, r2, #4294967295
   87b96:	d202      	bcs.n	87b9e <__udivmoddi4+0x132>
   87b98:	42b0      	cmp	r0, r6
   87b9a:	f200 80d2 	bhi.w	87d42 <__udivmoddi4+0x2d6>
   87b9e:	461a      	mov	r2, r3
   87ba0:	1a36      	subs	r6, r6, r0
   87ba2:	fbb6 f0fc 	udiv	r0, r6, ip
   87ba6:	fb0c 6610 	mls	r6, ip, r0, r6
   87baa:	fb08 f800 	mul.w	r8, r8, r0
   87bae:	b2a3      	uxth	r3, r4
   87bb0:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   87bb4:	45a0      	cmp	r8, r4
   87bb6:	d907      	bls.n	87bc8 <__udivmoddi4+0x15c>
   87bb8:	19e4      	adds	r4, r4, r7
   87bba:	f100 33ff 	add.w	r3, r0, #4294967295
   87bbe:	d202      	bcs.n	87bc6 <__udivmoddi4+0x15a>
   87bc0:	45a0      	cmp	r8, r4
   87bc2:	f200 80b9 	bhi.w	87d38 <__udivmoddi4+0x2cc>
   87bc6:	4618      	mov	r0, r3
   87bc8:	eba4 0408 	sub.w	r4, r4, r8
   87bcc:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   87bd0:	e79c      	b.n	87b0c <__udivmoddi4+0xa0>
   87bd2:	4629      	mov	r1, r5
   87bd4:	4628      	mov	r0, r5
   87bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87bda:	fa07 f70e 	lsl.w	r7, r7, lr
   87bde:	f1ce 0320 	rsb	r3, lr, #32
   87be2:	fa26 f203 	lsr.w	r2, r6, r3
   87be6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   87bea:	fbb2 f1fc 	udiv	r1, r2, ip
   87bee:	fa1f f887 	uxth.w	r8, r7
   87bf2:	fb0c 2211 	mls	r2, ip, r1, r2
   87bf6:	fa06 f60e 	lsl.w	r6, r6, lr
   87bfa:	fa20 f303 	lsr.w	r3, r0, r3
   87bfe:	fb01 f908 	mul.w	r9, r1, r8
   87c02:	4333      	orrs	r3, r6
   87c04:	0c1e      	lsrs	r6, r3, #16
   87c06:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   87c0a:	45b1      	cmp	r9, r6
   87c0c:	fa00 f40e 	lsl.w	r4, r0, lr
   87c10:	d909      	bls.n	87c26 <__udivmoddi4+0x1ba>
   87c12:	19f6      	adds	r6, r6, r7
   87c14:	f101 32ff 	add.w	r2, r1, #4294967295
   87c18:	f080 808c 	bcs.w	87d34 <__udivmoddi4+0x2c8>
   87c1c:	45b1      	cmp	r9, r6
   87c1e:	f240 8089 	bls.w	87d34 <__udivmoddi4+0x2c8>
   87c22:	3902      	subs	r1, #2
   87c24:	443e      	add	r6, r7
   87c26:	eba6 0609 	sub.w	r6, r6, r9
   87c2a:	fbb6 f0fc 	udiv	r0, r6, ip
   87c2e:	fb0c 6210 	mls	r2, ip, r0, r6
   87c32:	fb00 f908 	mul.w	r9, r0, r8
   87c36:	b29e      	uxth	r6, r3
   87c38:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   87c3c:	45b1      	cmp	r9, r6
   87c3e:	d907      	bls.n	87c50 <__udivmoddi4+0x1e4>
   87c40:	19f6      	adds	r6, r6, r7
   87c42:	f100 33ff 	add.w	r3, r0, #4294967295
   87c46:	d271      	bcs.n	87d2c <__udivmoddi4+0x2c0>
   87c48:	45b1      	cmp	r9, r6
   87c4a:	d96f      	bls.n	87d2c <__udivmoddi4+0x2c0>
   87c4c:	3802      	subs	r0, #2
   87c4e:	443e      	add	r6, r7
   87c50:	eba6 0609 	sub.w	r6, r6, r9
   87c54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   87c58:	e78f      	b.n	87b7a <__udivmoddi4+0x10e>
   87c5a:	f1c1 0720 	rsb	r7, r1, #32
   87c5e:	fa22 f807 	lsr.w	r8, r2, r7
   87c62:	408b      	lsls	r3, r1
   87c64:	ea48 0303 	orr.w	r3, r8, r3
   87c68:	fa26 f407 	lsr.w	r4, r6, r7
   87c6c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   87c70:	fbb4 f9fe 	udiv	r9, r4, lr
   87c74:	fa1f fc83 	uxth.w	ip, r3
   87c78:	fb0e 4419 	mls	r4, lr, r9, r4
   87c7c:	408e      	lsls	r6, r1
   87c7e:	fa20 f807 	lsr.w	r8, r0, r7
   87c82:	fb09 fa0c 	mul.w	sl, r9, ip
   87c86:	ea48 0806 	orr.w	r8, r8, r6
   87c8a:	ea4f 4618 	mov.w	r6, r8, lsr #16
   87c8e:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   87c92:	45a2      	cmp	sl, r4
   87c94:	fa02 f201 	lsl.w	r2, r2, r1
   87c98:	fa00 f601 	lsl.w	r6, r0, r1
   87c9c:	d908      	bls.n	87cb0 <__udivmoddi4+0x244>
   87c9e:	18e4      	adds	r4, r4, r3
   87ca0:	f109 30ff 	add.w	r0, r9, #4294967295
   87ca4:	d244      	bcs.n	87d30 <__udivmoddi4+0x2c4>
   87ca6:	45a2      	cmp	sl, r4
   87ca8:	d942      	bls.n	87d30 <__udivmoddi4+0x2c4>
   87caa:	f1a9 0902 	sub.w	r9, r9, #2
   87cae:	441c      	add	r4, r3
   87cb0:	eba4 040a 	sub.w	r4, r4, sl
   87cb4:	fbb4 f0fe 	udiv	r0, r4, lr
   87cb8:	fb0e 4410 	mls	r4, lr, r0, r4
   87cbc:	fb00 fc0c 	mul.w	ip, r0, ip
   87cc0:	fa1f f888 	uxth.w	r8, r8
   87cc4:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   87cc8:	45a4      	cmp	ip, r4
   87cca:	d907      	bls.n	87cdc <__udivmoddi4+0x270>
   87ccc:	18e4      	adds	r4, r4, r3
   87cce:	f100 3eff 	add.w	lr, r0, #4294967295
   87cd2:	d229      	bcs.n	87d28 <__udivmoddi4+0x2bc>
   87cd4:	45a4      	cmp	ip, r4
   87cd6:	d927      	bls.n	87d28 <__udivmoddi4+0x2bc>
   87cd8:	3802      	subs	r0, #2
   87cda:	441c      	add	r4, r3
   87cdc:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   87ce0:	fba0 8902 	umull	r8, r9, r0, r2
   87ce4:	eba4 0c0c 	sub.w	ip, r4, ip
   87ce8:	45cc      	cmp	ip, r9
   87cea:	46c2      	mov	sl, r8
   87cec:	46ce      	mov	lr, r9
   87cee:	d315      	bcc.n	87d1c <__udivmoddi4+0x2b0>
   87cf0:	d012      	beq.n	87d18 <__udivmoddi4+0x2ac>
   87cf2:	b155      	cbz	r5, 87d0a <__udivmoddi4+0x29e>
   87cf4:	ebb6 030a 	subs.w	r3, r6, sl
   87cf8:	eb6c 060e 	sbc.w	r6, ip, lr
   87cfc:	fa06 f707 	lsl.w	r7, r6, r7
   87d00:	40cb      	lsrs	r3, r1
   87d02:	431f      	orrs	r7, r3
   87d04:	40ce      	lsrs	r6, r1
   87d06:	602f      	str	r7, [r5, #0]
   87d08:	606e      	str	r6, [r5, #4]
   87d0a:	2100      	movs	r1, #0
   87d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87d10:	4610      	mov	r0, r2
   87d12:	e6f7      	b.n	87b04 <__udivmoddi4+0x98>
   87d14:	4689      	mov	r9, r1
   87d16:	e6de      	b.n	87ad6 <__udivmoddi4+0x6a>
   87d18:	4546      	cmp	r6, r8
   87d1a:	d2ea      	bcs.n	87cf2 <__udivmoddi4+0x286>
   87d1c:	ebb8 0a02 	subs.w	sl, r8, r2
   87d20:	eb69 0e03 	sbc.w	lr, r9, r3
   87d24:	3801      	subs	r0, #1
   87d26:	e7e4      	b.n	87cf2 <__udivmoddi4+0x286>
   87d28:	4670      	mov	r0, lr
   87d2a:	e7d7      	b.n	87cdc <__udivmoddi4+0x270>
   87d2c:	4618      	mov	r0, r3
   87d2e:	e78f      	b.n	87c50 <__udivmoddi4+0x1e4>
   87d30:	4681      	mov	r9, r0
   87d32:	e7bd      	b.n	87cb0 <__udivmoddi4+0x244>
   87d34:	4611      	mov	r1, r2
   87d36:	e776      	b.n	87c26 <__udivmoddi4+0x1ba>
   87d38:	3802      	subs	r0, #2
   87d3a:	443c      	add	r4, r7
   87d3c:	e744      	b.n	87bc8 <__udivmoddi4+0x15c>
   87d3e:	4608      	mov	r0, r1
   87d40:	e706      	b.n	87b50 <__udivmoddi4+0xe4>
   87d42:	3a02      	subs	r2, #2
   87d44:	443e      	add	r6, r7
   87d46:	e72b      	b.n	87ba0 <__udivmoddi4+0x134>

00087d48 <__aeabi_idiv0>:
   87d48:	4770      	bx	lr
   87d4a:	bf00      	nop
   87d4c:	000f4240 	.word	0x000f4240
   87d50:	000000c0 	.word	0x000000c0
	...
   87d5c:	00643125 	.word	0x00643125
   87d60:	00643225 	.word	0x00643225
   87d64:	53202020 	.word	0x53202020
   87d68:	69747465 	.word	0x69747465
   87d6c:	2073676e 	.word	0x2073676e
   87d70:	00000020 	.word	0x00000020
   87d74:	626f5220 	.word	0x626f5220
   87d78:	4920746f 	.word	0x4920746f
   87d7c:	00003a44 	.word	0x00003a44
   87d80:	65705320 	.word	0x65705320
   87d84:	003a6465 	.word	0x003a6465
   87d88:	46495720 	.word	0x46495720
   87d8c:	00003a49 	.word	0x00003a49
   87d90:	6c614320 	.word	0x6c614320
   87d94:	61726269 	.word	0x61726269
   87d98:	00006574 	.word	0x00006574
   87d9c:	74655320 	.word	0x74655320
   87da0:	65696620 	.word	0x65696620
   87da4:	7320646c 	.word	0x7320646c
   87da8:	20657a69 	.word	0x20657a69
   87dac:	00666572 	.word	0x00666572
   87db0:	00000000 	.word	0x00000000
   87db4:	20202020 	.word	0x20202020
   87db8:	74614d20 	.word	0x74614d20
   87dbc:	20206863 	.word	0x20206863
   87dc0:	00000000 	.word	0x00000000
   87dc4:	61745320 	.word	0x61745320
   87dc8:	6d207472 	.word	0x6d207472
   87dcc:	68637461 	.word	0x68637461
   87dd0:	00000000 	.word	0x00000000
   87dd4:	6e655320 	.word	0x6e655320
   87dd8:	20726f73 	.word	0x20726f73
   87ddc:	756c6176 	.word	0x756c6176
   87de0:	00007365 	.word	0x00007365
   87de4:	69724420 	.word	0x69724420
   87de8:	61206576 	.word	0x61206576
   87dec:	656c676e 	.word	0x656c676e
   87df0:	64697020 	.word	0x64697020
   87df4:	00000000 	.word	0x00000000
   87df8:	20202020 	.word	0x20202020
   87dfc:	73655420 	.word	0x73655420
   87e00:	00007374 	.word	0x00007374
   87e04:	72755420 	.word	0x72755420
   87e08:	6f74206e 	.word	0x6f74206e
   87e0c:	61747320 	.word	0x61747320
   87e10:	00007472 	.word	0x00007472
   87e14:	766f4d20 	.word	0x766f4d20
   87e18:	6f742065 	.word	0x6f742065
   87e1c:	64696d20 	.word	0x64696d20
   87e20:	00656c64 	.word	0x00656c64
   87e24:	766f4d20 	.word	0x766f4d20
   87e28:	6f742065 	.word	0x6f742065
   87e2c:	6c616220 	.word	0x6c616220
   87e30:	0000006c 	.word	0x0000006c
   87e34:	49505220 	.word	0x49505220
   87e38:	00000000 	.word	0x00000000
   87e3c:	6f745320 	.word	0x6f745320
   87e40:	6e6f2070 	.word	0x6e6f2070
   87e44:	6e696c20 	.word	0x6e696c20
   87e48:	00000065 	.word	0x00000065
   87e4c:	636e4520 	.word	0x636e4520
   87e50:	7265646f 	.word	0x7265646f
   87e54:	73657420 	.word	0x73657420
   87e58:	00000074 	.word	0x00000074
   87e5c:	00087d64 	.word	0x00087d64
   87e60:	00087d74 	.word	0x00087d74
   87e64:	00087d80 	.word	0x00087d80
   87e68:	00087d88 	.word	0x00087d88
   87e6c:	00087d90 	.word	0x00087d90
   87e70:	00087d9c 	.word	0x00087d9c
   87e74:	00087db0 	.word	0x00087db0
   87e78:	00087db0 	.word	0x00087db0
   87e7c:	00087db4 	.word	0x00087db4
   87e80:	00087dc4 	.word	0x00087dc4
   87e84:	00087dd4 	.word	0x00087dd4
   87e88:	00087de4 	.word	0x00087de4
   87e8c:	00087db0 	.word	0x00087db0
   87e90:	00087db0 	.word	0x00087db0
   87e94:	00087db0 	.word	0x00087db0
   87e98:	00087db0 	.word	0x00087db0
   87e9c:	00087df8 	.word	0x00087df8
   87ea0:	00087e04 	.word	0x00087e04
   87ea4:	00087e14 	.word	0x00087e14
   87ea8:	00087e24 	.word	0x00087e24
   87eac:	00087e34 	.word	0x00087e34
   87eb0:	00087e3c 	.word	0x00087e3c
   87eb4:	00087e4c 	.word	0x00087e4c
   87eb8:	00087db0 	.word	0x00087db0
   87ebc:	0000003e 	.word	0x0000003e
   87ec0:	00000020 	.word	0x00000020
   87ec4:	0000003c 	.word	0x0000003c
   87ec8:	25753325 	.word	0x25753325
   87ecc:	00000025 	.word	0x00000025
   87ed0:	25753225 	.word	0x25753225
   87ed4:	00000025 	.word	0x00000025
   87ed8:	25753125 	.word	0x25753125
   87edc:	00000025 	.word	0x00000025
   87ee0:	746f6f62 	.word	0x746f6f62
   87ee4:	20676e69 	.word	0x20676e69
   87ee8:	534f6f6e 	.word	0x534f6f6e
   87eec:	00202020 	.word	0x00202020
   87ef0:	0000002e 	.word	0x0000002e

00087ef4 <_global_impure_ptr>:
   87ef4:	200701a8 00464e49 00666e69 004e414e     ... INF.inf.NAN.
   87f04:	006e616e 33323130 37363534 42413938     nan.0123456789AB
   87f14:	46454443 00000000 33323130 37363534     CDEF....01234567
   87f24:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   87f34:	0000296c 00000030                       l)..0...

00087f3c <blanks.7223>:
   87f3c:	20202020 20202020 20202020 20202020                     

00087f4c <zeroes.7224>:
   87f4c:	30303030 30303030 30303030 30303030     0000000000000000
   87f5c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   87f6c:	00000000                                ....

00087f70 <__mprec_bigtens>:
   87f70:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   87f80:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   87f90:	7f73bf3c 75154fdd                       <.s..O.u

00087f98 <__mprec_tens>:
   87f98:	00000000 3ff00000 00000000 40240000     .......?......$@
   87fa8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   87fb8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   87fc8:	00000000 412e8480 00000000 416312d0     .......A......cA
   87fd8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   87fe8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   87ff8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   88008:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   88018:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   88028:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   88038:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   88048:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   88058:	79d99db4 44ea7843                       ...yCx.D

00088060 <p05.6055>:
   88060:	00000005 00000019 0000007d 00000043     ........}...C...
   88070:	49534f50 00000058 0000002e              POSIX.......

0008807c <_ctype_>:
   8807c:	20202000 20202020 28282020 20282828     .         ((((( 
   8808c:	20202020 20202020 20202020 20202020                     
   8809c:	10108820 10101010 10101010 10101010      ...............
   880ac:	04040410 04040404 10040404 10101010     ................
   880bc:	41411010 41414141 01010101 01010101     ..AAAAAA........
   880cc:	01010101 01010101 01010101 10101010     ................
   880dc:	42421010 42424242 02020202 02020202     ..BBBBBB........
   880ec:	02020202 02020202 02020202 10101010     ................
   880fc:	00000020 00000000 00000000 00000000      ...............
	...

00088180 <_init>:
   88180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88182:	bf00      	nop
   88184:	bcf8      	pop	{r3, r4, r5, r6, r7}
   88186:	bc08      	pop	{r3}
   88188:	469e      	mov	lr, r3
   8818a:	4770      	bx	lr

0008818c <__init_array_start>:
   8818c:	00084c31 	.word	0x00084c31

00088190 <__frame_dummy_init_array_entry>:
   88190:	00080119                                ....

00088194 <_fini>:
   88194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88196:	bf00      	nop
   88198:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8819a:	bc08      	pop	{r3}
   8819c:	469e      	mov	lr, r3
   8819e:	4770      	bx	lr

000881a0 <__fini_array_start>:
   881a0:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
{
20070000:	b480      	push	{r7}
20070002:	af00      	add	r7, sp, #0
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070004:	4b2a      	ldr	r3, [pc, #168]	; (200700b0 <SystemInit+0xb0>)
20070006:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007000a:	601a      	str	r2, [r3, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	4b29      	ldr	r3, [pc, #164]	; (200700b4 <SystemInit+0xb4>)
2007000e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20070014:	4b28      	ldr	r3, [pc, #160]	; (200700b8 <SystemInit+0xb8>)
20070016:	6a1b      	ldr	r3, [r3, #32]
20070018:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2007001c:	2b00      	cmp	r3, #0
2007001e:	d109      	bne.n	20070034 <SystemInit+0x34>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070020:	4b25      	ldr	r3, [pc, #148]	; (200700b8 <SystemInit+0xb8>)
20070022:	4a26      	ldr	r2, [pc, #152]	; (200700bc <SystemInit+0xbc>)
20070024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20070026:	bf00      	nop
20070028:	4b23      	ldr	r3, [pc, #140]	; (200700b8 <SystemInit+0xb8>)
2007002a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007002c:	f003 0301 	and.w	r3, r3, #1
20070030:	2b00      	cmp	r3, #0
20070032:	d0f9      	beq.n	20070028 <SystemInit+0x28>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4b20      	ldr	r3, [pc, #128]	; (200700b8 <SystemInit+0xb8>)
20070036:	4a22      	ldr	r2, [pc, #136]	; (200700c0 <SystemInit+0xc0>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	bf00      	nop
2007003c:	4b1e      	ldr	r3, [pc, #120]	; (200700b8 <SystemInit+0xb8>)
2007003e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
20070044:	2b00      	cmp	r3, #0
20070046:	d0f9      	beq.n	2007003c <SystemInit+0x3c>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070048:	4a1b      	ldr	r2, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004a:	4b1b      	ldr	r3, [pc, #108]	; (200700b8 <SystemInit+0xb8>)
2007004c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2007004e:	f023 0303 	bic.w	r3, r3, #3
20070052:	f043 0301 	orr.w	r3, r3, #1
20070056:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070058:	bf00      	nop
2007005a:	4b17      	ldr	r3, [pc, #92]	; (200700b8 <SystemInit+0xb8>)
2007005c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007005e:	f003 0308 	and.w	r3, r3, #8
20070062:	2b00      	cmp	r3, #0
20070064:	d0f9      	beq.n	2007005a <SystemInit+0x5a>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070066:	4b14      	ldr	r3, [pc, #80]	; (200700b8 <SystemInit+0xb8>)
20070068:	4a16      	ldr	r2, [pc, #88]	; (200700c4 <SystemInit+0xc4>)
2007006a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2007006c:	bf00      	nop
2007006e:	4b12      	ldr	r3, [pc, #72]	; (200700b8 <SystemInit+0xb8>)
20070070:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070072:	f003 0302 	and.w	r3, r3, #2
20070076:	2b00      	cmp	r3, #0
20070078:	d0f9      	beq.n	2007006e <SystemInit+0x6e>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007007a:	4b0f      	ldr	r3, [pc, #60]	; (200700b8 <SystemInit+0xb8>)
2007007c:	2211      	movs	r2, #17
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	bf00      	nop
20070082:	4b0d      	ldr	r3, [pc, #52]	; (200700b8 <SystemInit+0xb8>)
20070084:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20070086:	f003 0308 	and.w	r3, r3, #8
2007008a:	2b00      	cmp	r3, #0
2007008c:	d0f9      	beq.n	20070082 <SystemInit+0x82>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007008e:	4b0a      	ldr	r3, [pc, #40]	; (200700b8 <SystemInit+0xb8>)
20070090:	2212      	movs	r2, #18
20070092:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070094:	bf00      	nop
20070096:	4b08      	ldr	r3, [pc, #32]	; (200700b8 <SystemInit+0xb8>)
20070098:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2007009a:	f003 0308 	and.w	r3, r3, #8
2007009e:	2b00      	cmp	r3, #0
200700a0:	d0f9      	beq.n	20070096 <SystemInit+0x96>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
200700a2:	4b09      	ldr	r3, [pc, #36]	; (200700c8 <SystemInit+0xc8>)
200700a4:	4a09      	ldr	r2, [pc, #36]	; (200700cc <SystemInit+0xcc>)
200700a6:	601a      	str	r2, [r3, #0]
}
200700a8:	bf00      	nop
200700aa:	46bd      	mov	sp, r7
200700ac:	bc80      	pop	{r7}
200700ae:	4770      	bx	lr
200700b0:	400e0a00 	.word	0x400e0a00
200700b4:	400e0c00 	.word	0x400e0c00
200700b8:	400e0600 	.word	0x400e0600
200700bc:	00370809 	.word	0x00370809
200700c0:	01370809 	.word	0x01370809
200700c4:	200d3f01 	.word	0x200d3f01
200700c8:	20070198 	.word	0x20070198
200700cc:	0501bd00 	.word	0x0501bd00

200700d0 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200700d0:	b480      	push	{r7}
200700d2:	b083      	sub	sp, #12
200700d4:	af00      	add	r7, sp, #0
200700d6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700d8:	687b      	ldr	r3, [r7, #4]
200700da:	4a25      	ldr	r2, [pc, #148]	; (20070170 <system_init_flash+0xa0>)
200700dc:	4293      	cmp	r3, r2
200700de:	d806      	bhi.n	200700ee <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e0:	4b24      	ldr	r3, [pc, #144]	; (20070174 <system_init_flash+0xa4>)
200700e2:	2200      	movs	r2, #0
200700e4:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e6:	4b24      	ldr	r3, [pc, #144]	; (20070178 <system_init_flash+0xa8>)
200700e8:	2200      	movs	r2, #0
200700ea:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
200700ec:	e03b      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700ee:	687b      	ldr	r3, [r7, #4]
200700f0:	4a22      	ldr	r2, [pc, #136]	; (2007017c <system_init_flash+0xac>)
200700f2:	4293      	cmp	r3, r2
200700f4:	d808      	bhi.n	20070108 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f6:	4b1f      	ldr	r3, [pc, #124]	; (20070174 <system_init_flash+0xa4>)
200700f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200700fc:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700fe:	4b1e      	ldr	r3, [pc, #120]	; (20070178 <system_init_flash+0xa8>)
20070100:	f44f 7280 	mov.w	r2, #256	; 0x100
20070104:	601a      	str	r2, [r3, #0]
}
20070106:	e02e      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
20070108:	687b      	ldr	r3, [r7, #4]
2007010a:	4a1d      	ldr	r2, [pc, #116]	; (20070180 <system_init_flash+0xb0>)
2007010c:	4293      	cmp	r3, r2
2007010e:	d808      	bhi.n	20070122 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070110:	4b18      	ldr	r3, [pc, #96]	; (20070174 <system_init_flash+0xa4>)
20070112:	f44f 7200 	mov.w	r2, #512	; 0x200
20070116:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070118:	4b17      	ldr	r3, [pc, #92]	; (20070178 <system_init_flash+0xa8>)
2007011a:	f44f 7200 	mov.w	r2, #512	; 0x200
2007011e:	601a      	str	r2, [r3, #0]
}
20070120:	e021      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
20070122:	687b      	ldr	r3, [r7, #4]
20070124:	4a17      	ldr	r2, [pc, #92]	; (20070184 <system_init_flash+0xb4>)
20070126:	4293      	cmp	r3, r2
20070128:	d808      	bhi.n	2007013c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
2007012a:	4b12      	ldr	r3, [pc, #72]	; (20070174 <system_init_flash+0xa4>)
2007012c:	f44f 7240 	mov.w	r2, #768	; 0x300
20070130:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070132:	4b11      	ldr	r3, [pc, #68]	; (20070178 <system_init_flash+0xa8>)
20070134:	f44f 7240 	mov.w	r2, #768	; 0x300
20070138:	601a      	str	r2, [r3, #0]
}
2007013a:	e014      	b.n	20070166 <system_init_flash+0x96>
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
2007013c:	687b      	ldr	r3, [r7, #4]
2007013e:	4a12      	ldr	r2, [pc, #72]	; (20070188 <system_init_flash+0xb8>)
20070140:	4293      	cmp	r3, r2
20070142:	d808      	bhi.n	20070156 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070144:	4b0b      	ldr	r3, [pc, #44]	; (20070174 <system_init_flash+0xa4>)
20070146:	f44f 6280 	mov.w	r2, #1024	; 0x400
2007014a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
2007014c:	4b0a      	ldr	r3, [pc, #40]	; (20070178 <system_init_flash+0xa8>)
2007014e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20070152:	601a      	str	r2, [r3, #0]
}
20070154:	e007      	b.n	20070166 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070156:	4b07      	ldr	r3, [pc, #28]	; (20070174 <system_init_flash+0xa4>)
20070158:	f44f 62a0 	mov.w	r2, #1280	; 0x500
2007015c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007015e:	4b06      	ldr	r3, [pc, #24]	; (20070178 <system_init_flash+0xa8>)
20070160:	f44f 62a0 	mov.w	r2, #1280	; 0x500
20070164:	601a      	str	r2, [r3, #0]
}
20070166:	bf00      	nop
20070168:	370c      	adds	r7, #12
2007016a:	46bd      	mov	sp, r7
2007016c:	bc80      	pop	{r7}
2007016e:	4770      	bx	lr
20070170:	0121eabf 	.word	0x0121eabf
20070174:	400e0a00 	.word	0x400e0a00
20070178:	400e0c00 	.word	0x400e0c00
2007017c:	02faf07f 	.word	0x02faf07f
20070180:	03d08fff 	.word	0x03d08fff
20070184:	04c4b3ff 	.word	0x04c4b3ff
20070188:	055d4a7f 	.word	0x055d4a7f

2007018c <print_menu>:
2007018c:	01010101                                         .

2007018d <rbt_id>:
2007018d:	01010101                                         .

2007018e <act_cursor_line_on_lcd>:
2007018e:	01010101                                         .

2007018f <prev_cursor_line_on_lcd>:
2007018f:	01010101                                         .

20070190 <act_cursor_line>:
20070190:	08010101                                         .

20070191 <prev_cursor_line>:
20070191:	01080101                                         .

20070192 <min_cursor_line>:
20070192:	00010801                                         .

20070193 <max_cursor_line>:
20070193:	00000108                                         .

20070194 <menu_main_column>:
20070194:	00000001                                ....

20070198 <SystemCoreClock>:
20070198:	003d0900                                ..=.

2007019c <update_dots>:
2007019c:	00000001                                ....

200701a0 <_impure_ptr>:
200701a0:	200701a8 00000000                       ... ....

200701a8 <impure_data>:
200701a8:	00000000 20070494 200704fc 20070564     ....... ... d.. 
	...
20070250:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070260:	0005deec 0000000b 00000000 00000000     ................
	...

200705d0 <__atexit_recursive_mutex>:
200705d0:	20071038                                8.. 

200705d4 <__malloc_av_>:
	...
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 
2007099c:	20070994 20070994 2007099c 2007099c     ... ... ... ... 
200709ac:	200709a4 200709a4 200709ac 200709ac     ... ... ... ... 
200709bc:	200709b4 200709b4 200709bc 200709bc     ... ... ... ... 
200709cc:	200709c4 200709c4 200709cc 200709cc     ... ... ... ... 

200709dc <__malloc_sbrk_base>:
200709dc:	ffffffff                                ....

200709e0 <__malloc_trim_threshold>:
200709e0:	00020000                                ....

200709e4 <__global_locale>:
200709e4:	00000043 00000000 00000000 00000000     C...............
	...
20070a04:	00000043 00000000 00000000 00000000     C...............
	...
20070a24:	00000043 00000000 00000000 00000000     C...............
	...
20070a44:	00000043 00000000 00000000 00000000     C...............
	...
20070a64:	00000043 00000000 00000000 00000000     C...............
	...
20070a84:	00000043 00000000 00000000 00000000     C...............
	...
20070aa4:	00000043 00000000 00000000 00000000     C...............
	...
20070ac4:	00087105 00086ca5 00000000 0008807c     .q...l......|...
20070ad4:	00088078 00087f18 00087f18 00087f18     x...............
20070ae4:	00087f18 00087f18 00087f18 00087f18     ................
20070af4:	00087f18 00087f18 ffffffff ffffffff     ................
20070b04:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20070b2c:	53410000 00494943 00000000 00000000     ..ASCII.........
	...
