

================================================================
== Vitis HLS Report for 'conn_table'
================================================================
* Date:           Tue Aug 15 18:30:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.602 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.60>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i384 %tx_connTable2ibh_rsp, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %tx_ibhconnTable_req, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i184 %s_axis_qp_conn_interface, void @empty_7, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:32]   --->   Operation 12 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %tx_ibhconnTable_req, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:45]   --->   Operation 13 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:45]   --->   Operation 14 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i_267 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i184P128A, i184 %s_axis_qp_conn_interface, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:51]   --->   Operation 15 'nbreadreq' 'tmp_i_267' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp_i_267, void %if.end.i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:51]   --->   Operation 16 'br' 'br_ln51' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_axis_qp_conn_interface_read = read i184 @_ssdm_op_Read.axis.volatile.i184P128A, i184 %s_axis_qp_conn_interface" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:53]   --->   Operation 17 'read' 's_axis_qp_conn_interface_read' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ifRequest_qpn_V = trunc i184 %s_axis_qp_conn_interface_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:53]   --->   Operation 18 'trunc' 'ifRequest_qpn_V' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ifRequest_remote_ip_address_V = partselect i128 @_ssdm_op_PartSelect.i128.i184.i32.i32, i184 %s_axis_qp_conn_interface_read, i32 40, i32 167" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:53]   --->   Operation 19 'partselect' 'ifRequest_remote_ip_address_V' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ifRequest_remote_udp_port_V = partselect i16 @_ssdm_op_PartSelect.i16.i184.i32.i32, i184 %s_axis_qp_conn_interface_read, i32 168, i32 183" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:53]   --->   Operation 20 'partselect' 'ifRequest_remote_udp_port_V' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ifRequest_remote_qpn_V = partselect i24 @_ssdm_op_PartSelect.i24.i184.i32.i32, i184 %s_axis_qp_conn_interface_read, i32 16, i32 39" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:53]   --->   Operation 21 'partselect' 'ifRequest_remote_qpn_V' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln541_7 = zext i16 %ifRequest_qpn_V"   --->   Operation 22 'zext' 'zext_ln541_7' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conn_table_remote_qpn_V_addr_1 = getelementptr i24 %conn_table_remote_qpn_V, i64 0, i64 %zext_ln541_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:55]   --->   Operation 23 'getelementptr' 'conn_table_remote_qpn_V_addr_1' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.26ns)   --->   "%store_ln55 = store i24 %ifRequest_remote_qpn_V, i9 %conn_table_remote_qpn_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:55]   --->   Operation 24 'store' 'store_ln55' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conn_table_remote_ip_address_V_addr_1 = getelementptr i128 %conn_table_remote_ip_address_V, i64 0, i64 %zext_ln541_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:56]   --->   Operation 25 'getelementptr' 'conn_table_remote_ip_address_V_addr_1' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.26ns)   --->   "%store_ln56 = store i128 %ifRequest_remote_ip_address_V, i9 %conn_table_remote_ip_address_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:56]   --->   Operation 26 'store' 'store_ln56' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 500> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conn_table_remote_udp_port_V_addr_1 = getelementptr i16 %conn_table_remote_udp_port_V, i64 0, i64 %zext_ln541_7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:57]   --->   Operation 27 'getelementptr' 'conn_table_remote_udp_port_V_addr_1' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%store_ln57 = store i16 %ifRequest_remote_udp_port_V, i9 %conn_table_remote_udp_port_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:57]   --->   Operation 28 'store' 'store_ln57' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln58 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:58]   --->   Operation 29 'br' 'br_ln58' <Predicate = (!tmp_i & tmp_i_267)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %conn_table.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.33ns)   --->   "%txRequest_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %tx_ibhconnTable_req" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:47]   --->   Operation 31 'read' 'txRequest_V' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %txRequest_V"   --->   Operation 32 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conn_table_remote_qpn_V_addr = getelementptr i24 %conn_table_remote_qpn_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 33 'getelementptr' 'conn_table_remote_qpn_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conn_table_remote_ip_address_V_addr = getelementptr i128 %conn_table_remote_ip_address_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 34 'getelementptr' 'conn_table_remote_ip_address_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conn_table_remote_udp_port_V_addr = getelementptr i16 %conn_table_remote_udp_port_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 35 'getelementptr' 'conn_table_remote_udp_port_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.26ns)   --->   "%conn_table_remote_qpn_V_load = load i9 %conn_table_remote_qpn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 36 'load' 'conn_table_remote_qpn_V_load' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_1 : Operation 37 [2/2] (2.26ns)   --->   "%conn_table_remote_ip_address_V_load = load i9 %conn_table_remote_ip_address_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 37 'load' 'conn_table_remote_ip_address_V_load' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 500> <RAM>
ST_1 : Operation 38 [2/2] (2.26ns)   --->   "%conn_table_remote_udp_port_V_load = load i9 %conn_table_remote_udp_port_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 38 'load' 'conn_table_remote_udp_port_V_load' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 39 [1/2] (2.26ns)   --->   "%conn_table_remote_qpn_V_load = load i9 %conn_table_remote_qpn_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 39 'load' 'conn_table_remote_qpn_V_load' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 500> <RAM>
ST_2 : Operation 40 [1/2] (2.26ns)   --->   "%conn_table_remote_ip_address_V_load = load i9 %conn_table_remote_ip_address_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 40 'load' 'conn_table_remote_ip_address_V_load' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 500> <RAM>
ST_2 : Operation 41 [1/2] (2.26ns)   --->   "%conn_table_remote_udp_port_V_load = load i9 %conn_table_remote_udp_port_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 41 'load' 'conn_table_remote_udp_port_V_load' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_268_i = bitconcatenate i272 @_ssdm_op_BitConcatenate.i272.i16.i128.i104.i24, i16 %conn_table_remote_udp_port_V_load, i128 %conn_table_remote_ip_address_V_load, i104 0, i24 %conn_table_remote_qpn_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 42 'bitconcatenate' 'tmp_268_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i272 %tmp_268_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 43 'zext' 'zext_ln49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.33ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i384P0A, i384 %tx_connTable2ibh_rsp, i384 %zext_ln49" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49]   --->   Operation 44 'write' 'write_ln49' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 384> <Depth = 8> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln50 = br void %conn_table.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:50]   --->   Operation 45 'br' 'br_ln50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 4.6ns
The critical path consists of the following:
	fifo read operation ('txRequest.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:47) on port 'tx_ibhconnTable_req' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:47) [39]  (2.34 ns)
	'getelementptr' operation ('conn_table_remote_qpn_V_addr', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49) [41]  (0 ns)
	'load' operation ('conn_table_remote_qpn_V_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49) on array 'conn_table_remote_qpn_V' [44]  (2.27 ns)

 <State 2>: 4.6ns
The critical path consists of the following:
	'load' operation ('conn_table_remote_qpn_V_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49) on array 'conn_table_remote_qpn_V' [44]  (2.27 ns)
	fifo write operation ('write_ln49', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49) on port 'tx_connTable2ibh_rsp' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/conn_table.cpp:49) [49]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
