// Seed: 1653873166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  final begin
    id_7 = 1 ^ id_5;
  end
  wire id_11, id_12;
  assign id_5 = 1;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
