0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/21252/Downloads/lab5_demo/lab5_demo/lab5_demo1.v,1760491825,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab5_demo1_tb.v,,lab5_demo1,,,,,,,,
D:/25fall_digital_logic/lab1/lab1_sw_led_8.v,1757731761,verilog,,D:/25fall_digital_logic/lab1/lab1_sw_led_8_sim.v,,lab1_sw_led_8,,,,,,,,
D:/25fall_digital_logic/lab1/lab1_sw_led_8_sim.v,1757731517,verilog,,,,lab1_sw_led_8_sim,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/Dff_neg_tb1.v,1762327929,verilog,,,,Dff_neg_tb1,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/Dff_neg_tb2.v,1762328471,verilog,,,,Dff_neg_tb2,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab2_hw_sim.v,1758092992,verilog,,,,lab2_hw_sim,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab2_sim.v,1758096812,verilog,,,,lab2_sim,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab4_p1_tb.v,1760506657,verilog,,,,lab4_p1_tb,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab4_p2_tb.v,1760512055,verilog,,,,lab4_p2_tb,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab5_demo1_tb.v,1761114799,verilog,,,,lab5_demo1_tb,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab8_p3_tb.v,1762931872,verilog,,,,lab8_p3_tb,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/D_Latch.v,1762328138,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/Dff_negedge.v,,D_Latch,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/Dff_negedge.v,1762327834,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/Dff_neg_tb1.v,,Dff_negedge,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/Dff_negedge_2.v,1762328296,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/Dff_neg_tb2.v,,Dff_negedge_2,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/lab2_hw.v,1758092187,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab2_hw_sim.v,,lab2_hw,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/lab2_test.v,1760160703,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab2_sim.v,,lab2_test,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/lab4_p1.v,1760511733,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab4_p1_tb.v,,lab4_p1,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/lab4_p2.v,1760511193,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab4_p2_tb.v,,lab4_p2,,,,,,,,
D:/25fall_digital_logic/project_1/project_1.srcs/sources_1/new/lab8_p3.v,1762930884,verilog,,D:/25fall_digital_logic/project_1/project_1.srcs/sim_1/new/lab8_p3_tb.v,,lab8_p3,,,,,,,,
