<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Oct 20 18:58:44 2020" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="BCD_modulo_3" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="A0" SIGIS="undef" SIGNAME="External_Ports_A0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_4" PORT="Op1"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_8" PORT="Op1"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_17" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A1" SIGIS="undef" SIGNAME="External_Ports_A1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_1" PORT="Op1"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_8" PORT="Op2"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_13" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A2" SIGIS="undef" SIGNAME="External_Ports_A2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_2" PORT="Op1"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_7" PORT="Op1"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_9" PORT="Op2"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_18" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A3" SIGIS="undef" SIGNAME="External_Ports_A3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_3" PORT="Op1"/>
        <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_20" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A4" SIGIS="undef" SIGNAME="External_Ports_A4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_4" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_8" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_17" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A5" SIGIS="undef" SIGNAME="External_Ports_A5">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_1" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_8" PORT="Op2"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_13" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A6" SIGIS="undef" SIGNAME="External_Ports_A6">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_2" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_7" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_9" PORT="Op2"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_18" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A7" SIGIS="undef" SIGNAME="External_Ports_A7">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_3" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_20" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A8" SIGIS="undef" SIGNAME="External_Ports_A8">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_4" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_8" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_17" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A9" SIGIS="undef" SIGNAME="External_Ports_A9">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_1" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_8" PORT="Op2"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_13" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A10" SIGIS="undef" SIGNAME="External_Ports_A10">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_2" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_7" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_9" PORT="Op2"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_18" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A11" SIGIS="undef" SIGNAME="External_Ports_A11">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_3" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_20" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A12" SIGIS="undef" SIGNAME="External_Ports_A12">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_4" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_8" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_17" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A13" SIGIS="undef" SIGNAME="External_Ports_A13">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_1" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_8" PORT="Op2"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_13" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A14" SIGIS="undef" SIGNAME="External_Ports_A14">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_2" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_7" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_9" PORT="Op2"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_18" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="A15" SIGIS="undef" SIGNAME="External_Ports_A15">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_3" PORT="Op1"/>
        <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_20" PORT="Op2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="is_mul_of_3" RIGHT="0" SIGIS="undef" SIGNAME="final_check_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="final_check" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_0" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_6" PORT="Op1"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_13" PORT="Op1"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_21" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_1" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_7" PORT="Op2"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_17" PORT="Op2"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_21" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_10" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_10_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_11" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_11" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_10_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_12" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_12_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_7" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_13" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_14" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_15" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_15" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_16" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_22" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_17" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_16" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_18" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_16" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_19" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_23" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_2" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_14" PORT="Op1"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_20" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_20" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_19" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_21" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_19" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_22" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_22_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_23" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_23" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_22_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_23" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_3" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_12" PORT="Op2"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_14" PORT="Op2"/>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_18" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_4" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_5" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_10" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_6" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_10" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_7" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_8" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_3_for_one_digit_0/util_vector_logic_9" HWVERSION="2.0" INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_11" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/final_check" HWVERSION="2.0" INSTANCE="final_check" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_17"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="not_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="not_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="final_check_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="is_mul_of_3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_0" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_6" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_13" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_21" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_1" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_7" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_17" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_21" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_10" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_10_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_11" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_11" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_11_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_12" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_12_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_2" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_8" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_19" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_13" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_14" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_15" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_15" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_16" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_16_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_22" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_17" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_17_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_16" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_18" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_18_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_16" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_19" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_19_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_23" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_2" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_14" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_20" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_20" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_20_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_19" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_21" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_21_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_19" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_22" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_22_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_23" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_23" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_23_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_3" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_11" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_22" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_3" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_3_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_12" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_14" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_18" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_4" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_5" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_5_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_10" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_6" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_6_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_10" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_7" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_7_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_8" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_8_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_1/util_vector_logic_9" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_1_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_9_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_11" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_0" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_11"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_6" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_13" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_21" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_1" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_1_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_7" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_17" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_21" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_10" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_10_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_11" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_11" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_11_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_12" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_12_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_7" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_13" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_10"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_14" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_15" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_15" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_16" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_16_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_22" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_17" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_17_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_16" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_18" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_18_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_16" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_19" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_19_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_23" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_2" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_2_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_14" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_20" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_20" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_20_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_19" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_21" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_21_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_19" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_22" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_22_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_23" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_23" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_23_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_23" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_3" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_3_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_12" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_14" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_18" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_4" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_18"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_5" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_5_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_10" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_6" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_6_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_10" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_7" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_7_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_8" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_8_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_2/util_vector_logic_9" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_2_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_9_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_11" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_0" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_12"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_6" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_13" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_21" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_1" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_1_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_7" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_17" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_21" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_10" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_10_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_11" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_11" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_11_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_12" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_12_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_2" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_8" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_19" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_13" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_11"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_14" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_15" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_15" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_16" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_16_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_22" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_17" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_17_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_16" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_18" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_18_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_16" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_19" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_19_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_23" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_2" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_2_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_14" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_20" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_20" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_20_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_19" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_21" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_21_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_19" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_22" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_22_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_23" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_23" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_23_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_3" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_11" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_22" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_3" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_3_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_12" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_14" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_18" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_4" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_19"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_5" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_5" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_5_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_10" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_6" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_6_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_10" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_7" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_7_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_8" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_8_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_for_one_digit_3/util_vector_logic_9" HWVERSION="2.0" INSTANCE="mode_3_for_one_digit_3_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_9_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_11" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_0" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_5" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_10" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_20" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_23" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_1" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_8"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_7" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_10" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_15" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_20" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_10" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_14"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_11" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_15"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_12" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_12" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_16"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_14" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_13" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_14" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_14" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_8"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_23" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_15" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_17"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_17" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_16" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_5_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_17" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_17" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_7_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_25" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_18" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_25" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_19" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_16_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_18" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_2" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_9"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_4" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_16" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_20" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_17_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_18" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_21" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_24" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_22" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_16_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_21" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_23" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_17_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_21" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_24" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_9"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_25" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_7" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_15" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_25" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_24" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_3" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_10"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_8" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_11" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_16" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_19" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_4" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_8"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_5" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_9"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_6" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_10"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_13" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_7" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_11"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="Mode_3_for_one_digit_0_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_3_for_one_digit_0_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_8" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_12"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_1_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_1_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_9" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_0/util_vector_logic_9" HWVERSION="2.0" INSTANCE="mode_3_of_sum_0_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_13"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_13" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_0" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_13"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_5" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_10" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_20" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_23" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_1" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_1_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_7" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_10" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_15" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_20" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_10" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_10_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_11" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_11_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_12" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_12" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_12_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_14" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_13" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_12"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_14" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_14" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_3" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_11" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_22" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_15" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_17" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_16" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_16_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_17" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_17" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_17_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_25" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_18" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_18_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_25" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_19" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_19_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_18" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_2" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_2_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_4" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_16" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_20" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_20_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_18" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_21" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_21_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_24" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_22" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_22_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_21" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_23" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_23_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_21" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_24" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_24_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_25" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_2" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_8" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_19" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_25" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_25_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_24" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_3" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_3_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_8" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_11" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_16" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_19" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_4" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_20"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_5" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_5_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_6" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_6_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_13" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_7" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_7_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_2_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_2_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_8" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_8_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_for_one_digit_3_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_for_one_digit_3_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_9" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_1/util_vector_logic_9" HWVERSION="2.0" INSTANCE="mode_3_of_sum_1_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_9_3"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_13" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_0" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_14"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_5" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_10" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_20" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_23" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_1" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_1_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_7" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_10" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_15" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_20" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_10" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_10_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_12" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_11" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_11_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_12" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_12" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_12_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_11_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_11" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_14" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_13" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_13" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_13_13"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_14" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_14" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_14_7"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_13_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_13" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_12_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_12" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_15" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_15_8"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_17" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_16" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_16" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_16_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_17" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_17" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_17" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_17_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_15_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_15" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_16_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_16" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_25" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_18" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_18" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_18_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_20" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_19" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_25" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_19" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_19" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_19_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_19_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_18" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_2" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_2_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_4" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_16" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_22" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_20" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_20_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_20_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_18" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_21" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_21" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_21_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_23" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_22" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_24" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_22" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_22" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_22_6"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_22_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_21" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_23" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_23" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_23_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_23_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_21" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_24" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_24" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_24_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_25" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_21_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_21" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="not_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_25" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_25_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_17_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_17" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_18_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_18" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_25_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_24" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_3" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_3_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_4" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_8" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_11" PORT="Op1"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_16" PORT="Op2"/>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_19" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_4" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_4_21"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_5" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_5_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_6" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_6_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_13" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_7" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_7_5"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_0_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_0_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_8" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_8_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_1_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_1_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_9" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mode_3_of_sum_2/util_vector_logic_9" HWVERSION="2.0" INSTANCE="mode_3_of_sum_2_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_9_4"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_13" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/not_0" HWVERSION="2.0" INSTANCE="not_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_15"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_14_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_14" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="not_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="final_check" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/not_1" HWVERSION="2.0" INSTANCE="not_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="BCD_modulo_3_util_vector_logic_0_16"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="mode_3_of_sum_2_util_vector_logic_24_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mode_3_of_sum_2_util_vector_logic_24" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="not_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="final_check" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
