Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9578
gpu_sim_insn = 6008832
gpu_ipc =     627.3577
gpu_tot_sim_cycle = 9578
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     627.3577
gpu_tot_issued_cta = 256
gpu_occupancy = 84.9538% 
gpu_tot_occupancy = 84.9538% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2986
partiton_level_parallism_total  =       2.2986
partiton_level_parallism_util =      10.3556
partiton_level_parallism_util_total  =      10.3556
L2_BW  =      88.2663 GB/Sec
L2_BW_total  =      88.2663 GB/Sec
gpu_total_sim_rate=2002944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 401
	L1D_cache_core[1]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 446
	L1D_cache_core[2]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 314
	L1D_cache_core[3]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 463
	L1D_cache_core[4]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 368
	L1D_cache_core[5]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 433
	L1D_cache_core[6]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 474
	L1D_cache_core[7]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 494
	L1D_cache_core[8]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 402
	L1D_cache_core[9]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 540
	L1D_cache_core[10]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 345
	L1D_cache_core[11]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 452
	L1D_cache_core[12]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 410
	L1D_cache_core[13]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 435
	L1D_cache_core[14]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 379
	L1D_cache_core[15]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 440
	L1D_cache_core[16]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 414
	L1D_cache_core[17]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 553
	L1D_cache_core[18]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 367
	L1D_cache_core[19]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 407
	L1D_cache_core[20]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 385
	L1D_cache_core[21]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 508
	L1D_cache_core[22]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 433
	L1D_cache_core[23]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 368
	L1D_cache_core[24]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 391
	L1D_cache_core[25]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 367
	L1D_cache_core[26]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 255
	L1D_cache_core[27]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 475
	L1D_cache_core[28]: Access = 686, Miss = 322, Miss_rate = 0.469, Pending_hits = 84, Reservation_fails = 452
	L1D_cache_core[29]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 440
	L1D_cache_core[30]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 358
	L1D_cache_core[31]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 418
	L1D_cache_core[32]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 321
	L1D_cache_core[33]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 408
	L1D_cache_core[34]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 442
	L1D_cache_core[35]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 416
	L1D_cache_core[36]: Access = 588, Miss = 276, Miss_rate = 0.469, Pending_hits = 72, Reservation_fails = 396
	L1D_cache_core[37]: Access = 784, Miss = 368, Miss_rate = 0.469, Pending_hits = 96, Reservation_fails = 472
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 11776
	L1D_total_cache_miss_rate = 0.4694
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 15842
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.062
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 6254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9588
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 6254
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4863
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 777
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4086
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208251	W0_Idle:46472	W0_Scoreboard:155185	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1149 
max_icnt2mem_latency = 325 
maxmrqlatency = 73 
max_icnt2sh_latency = 67 
averagemflatency = 516 
avg_icnt2mem_latency = 101 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 6 
mrq_lat_table:3906 	550 	751 	1190 	1852 	946 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6041 	6249 	8023 	1703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9009 	6872 	5610 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11647 	5316 	3238 	1462 	338 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5234      5234      5945      5947      6006      6004      6319      6074      6359      6352         0         0         0         0         0         0 
dram[1]:      5234      5234      5954      5943      6002      5999      6085      6068      6338      6384         0         0         0         0         0         0 
dram[2]:      5234      5234      5955      5951      6025      6014      6085      6289      6380      6355         0         0         0         0         0         0 
dram[3]:      5234      5234      5944      5936      6009      6020      6285      6297      6339      6342         0         0         0         0         0         0 
dram[4]:      5234      5234      5944      5942      6002      6009      6316      6318      6349      6367         0         0         0         0         0         0 
dram[5]:      5234      5234      5941      5940      6019      6002      6291      6304      6356      6364         0         0         0         0         0         0 
dram[6]:      5227      5227      5954      5955      5995      6026      6295      6304      6391      6394         0         0         0         0         0         0 
dram[7]:      5227      5231      5950      5967      5982      5981      6298      6079      6398      6366         0         0         0         0         0         0 
dram[8]:      5227      5227      5959      5962      6028      6015      6078      6079      8545      8553         0         0         0         0         0         0 
dram[9]:      5227      5227      5941      5973      6032      6038      6095      6093      8549      8554         0         0         0         0         0         0 
dram[10]:      5227      5227      5949      5945      6014      6020      6097      6091      6398      6398         0         0         0         0         0         0 
dram[11]:      5227      5227      5936      5946      6035      6042      6294      6309      6404      8540         0         0         0         0         0         0 
dram[12]:      5227      5227      5945      5938      6013      6012      6091      6097      6375      6373         0         0         0         0         0         0 
dram[13]:      5227      5227      5946      5946      6016      6013      6090      6081      6387      6365         0         0         0         0         0         0 
dram[14]:      5227      5227      5953      5958      6028      6034      6078      6075      6353      6357         0         0         0         0         0         0 
dram[15]:      5227      5227      5951      5951      6006      6004      6078      6080      6357      6401         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 35.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9218/160 = 57.612499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        981       971      1088      1125      1302      1266      1452      1429      1561      1568    none      none      none      none      none      none  
dram[1]:        984       985      1066      1110      1277      1273      1411      1415      1542      1524    none      none      none      none      none      none  
dram[2]:        962      1014      1051      1078      1281      1271      1433      1431      1655      1614    none      none      none      none      none      none  
dram[3]:        965       979      1045      1079      1265      1252      1435      1433      1640      1620    none      none      none      none      none      none  
dram[4]:        952      1004      1072      1073      1269      1270      1428      1445      1539      1521    none      none      none      none      none      none  
dram[5]:        949       995      1122      1093      1275      1262      1425      1435      1560      1559    none      none      none      none      none      none  
dram[6]:        954      1011      1079      1084      1285      1287      1400      1418      1562      1678    none      none      none      none      none      none  
dram[7]:        962      1014      1042      1057      1309      1298      1420      1429      1555      1642    none      none      none      none      none      none  
dram[8]:        992       984      1122      1076      1238      1257      1388      1395      1452      1486    none      none      none      none      none      none  
dram[9]:        980       984      1097      1074      1217      1242      1417      1408      1472      1488    none      none      none      none      none      none  
dram[10]:       1000       959      1084      1031      1246      1278      1434      1432      1655      1695    none      none      none      none      none      none  
dram[11]:        965       966      1057      1032      1260      1271      1415      1418      1652      1640    none      none      none      none      none      none  
dram[12]:       1018       951      1059      1067      1268      1277      1393      1396      1496      1501    none      none      none      none      none      none  
dram[13]:       1023       955      1078      1072      1237      1292      1379      1381      1483      1456    none      none      none      none      none      none  
dram[14]:        990       954      1077      1085      1275      1264      1432      1403      1419      1344    none      none      none      none      none      none  
dram[15]:        985       957      1084      1070      1283      1241      1450      1419      1381      1331    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        739       748      1124       937      1104      1117      1124      1116      1017      1027         0         0         0         0         0         0
dram[1]:        734       739      1127      1075      1117      1118      1110      1109      1018      1038         0         0         0         0         0         0
dram[2]:        738       731      1093      1078      1124      1116      1121      1115      1096      1019         0         0         0         0         0         0
dram[3]:        738       724      1104      1116      1107      1105      1123      1114      1003      1020         0         0         0         0         0         0
dram[4]:        751       750      1074      1051      1104      1100      1134      1121      1068      1074         0         0         0         0         0         0
dram[5]:        748       743      1108      1037      1107      1090      1135      1119      1051      1062         0         0         0         0         0         0
dram[6]:        733       737      1125      1071      1124      1106      1142      1111      1080      1080         0         0         0         0         0         0
dram[7]:        738       732       992      1115      1107      1120      1119      1130      1077      1075         0         0         0         0         0         0
dram[8]:        740       745      1137      1122      1129      1127      1126      1121       661       669         0         0         0         0         0         0
dram[9]:        734       729      1114      1144      1137      1143      1123      1117       673       671         0         0         0         0         0         0
dram[10]:        753       743       819      1027      1143      1149      1114      1124      1069      1055         0         0         0         0         0         0
dram[11]:        728       749       793      1050      1110      1112      1119      1115      1036       656         0         0         0         0         0         0
dram[12]:        741       731      1046      1085      1105      1120      1118      1116      1053      1045         0         0         0         0         0         0
dram[13]:        720       726      1097      1085      1106      1097      1119      1110      1047      1047         0         0         0         0         0         0
dram[14]:        742       738      1041      1116      1118      1124      1125      1112      1015      1027         0         0         0         0         0         0
dram[15]:        726       743      1121      1102      1098      1120      1122      1112      1052      1053         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55290 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=4994 dram_eff=0.1153
bk0: 64a 55032i bk1: 64a 55032i bk2: 64a 54948i bk3: 64a 54872i bk4: 64a 55265i bk5: 64a 55203i bk6: 64a 54823i bk7: 64a 55057i bk8: 32a 55501i bk9: 32a 55490i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.456891
Bank_Level_Parallism_Col = 2.435469
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.297905 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2718 
Wasted_Row = 0 
Idle = 52580 

BW Util Bottlenecks: 
RCDc_limit = 843 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5778 
rwq = 0 
CCDLc_limit_alone = 5778 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55290 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010452 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003425 
queue_avg = 0.870029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.870029
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55290 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=4956 dram_eff=0.1162
bk0: 64a 55072i bk1: 64a 55009i bk2: 64a 54930i bk3: 64a 54925i bk4: 64a 55355i bk5: 64a 55402i bk6: 64a 54976i bk7: 64a 54901i bk8: 32a 55597i bk9: 32a 55453i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.553417
Bank_Level_Parallism_Col = 2.538845
Bank_Level_Parallism_Ready = 1.060764
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.333997 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2438 
Wasted_Row = 0 
Idle = 52860 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5477 
rwq = 0 
CCDLc_limit_alone = 5477 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55290 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010452 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003425 
queue_avg = 0.707037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.707037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55288 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=4567 dram_eff=0.1261
bk0: 64a 55061i bk1: 64a 55016i bk2: 64a 54872i bk3: 64a 54916i bk4: 64a 55251i bk5: 64a 55428i bk6: 64a 54976i bk7: 64a 54992i bk8: 32a 55472i bk9: 32a 55518i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.557774
Bank_Level_Parallism_Col = 2.545038
Bank_Level_Parallism_Ready = 1.057292
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.412709 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2479 
Wasted_Row = 0 
Idle = 52819 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5474 
rwq = 0 
CCDLc_limit_alone = 5474 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55288 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.706518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.706518
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55288 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=4616 dram_eff=0.1248
bk0: 64a 55125i bk1: 64a 55058i bk2: 64a 54906i bk3: 64a 54966i bk4: 64a 55315i bk5: 64a 55242i bk6: 64a 54904i bk7: 64a 54911i bk8: 32a 55522i bk9: 32a 55540i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.493469
Bank_Level_Parallism_Col = 2.480230
Bank_Level_Parallism_Ready = 1.048611
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.386161 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2563 
Wasted_Row = 0 
Idle = 52735 

BW Util Bottlenecks: 
RCDc_limit = 870 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5413 
rwq = 0 
CCDLc_limit_alone = 5413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55288 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.618499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.618499
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55289 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=4380 dram_eff=0.1315
bk0: 64a 55037i bk1: 64a 54962i bk2: 64a 54910i bk3: 64a 54935i bk4: 64a 55262i bk5: 64a 55331i bk6: 64a 54907i bk7: 64a 54872i bk8: 32a 55479i bk9: 32a 55477i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.576400
Bank_Level_Parallism_Col = 2.554922
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.449826 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2585 
Wasted_Row = 0 
Idle = 52713 

BW Util Bottlenecks: 
RCDc_limit = 854 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5781 
rwq = 0 
CCDLc_limit_alone = 5781 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55289 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010470 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001709 
queue_avg = 0.688513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.688513
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55290 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=4974 dram_eff=0.1158
bk0: 64a 55034i bk1: 64a 54997i bk2: 64a 54873i bk3: 64a 54940i bk4: 64a 55323i bk5: 64a 55303i bk6: 64a 54891i bk7: 64a 54947i bk8: 32a 55559i bk9: 32a 55584i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.464745
Bank_Level_Parallism_Col = 2.447162
Bank_Level_Parallism_Ready = 1.043403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.342741 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2615 
Wasted_Row = 0 
Idle = 52683 

BW Util Bottlenecks: 
RCDc_limit = 851 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5557 
rwq = 0 
CCDLc_limit_alone = 5557 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55290 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010452 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003425 
queue_avg = 0.782887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.782887
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55288 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=5152 dram_eff=0.1118
bk0: 64a 55012i bk1: 64a 55043i bk2: 64a 54929i bk3: 64a 54849i bk4: 64a 55304i bk5: 64a 55213i bk6: 64a 55062i bk7: 64a 54985i bk8: 32a 55505i bk9: 32a 55524i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.309043
Bank_Level_Parallism_Col = 2.287471
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.205503 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2841 
Wasted_Row = 0 
Idle = 52457 

BW Util Bottlenecks: 
RCDc_limit = 861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5562 
rwq = 0 
CCDLc_limit_alone = 5562 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55288 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.797437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.797437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55289 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01031
n_activity=4979 dram_eff=0.1157
bk0: 64a 55012i bk1: 64a 54974i bk2: 64a 54907i bk3: 64a 54920i bk4: 64a 55194i bk5: 64a 55079i bk6: 64a 55016i bk7: 64a 55023i bk8: 32a 55500i bk9: 32a 55522i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.548830
Bank_Level_Parallism_Col = 2.539351
Bank_Level_Parallism_Ready = 1.074653
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.247033 

BW Util details:
bwutil = 0.010309 
total_CMD = 55874 
util_bw = 576 
Wasted_Col = 2629 
Wasted_Row = 0 
Idle = 52669 

BW Util Bottlenecks: 
RCDc_limit = 836 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5923 
rwq = 0 
CCDLc_limit_alone = 5923 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55289 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010309 
Either_Row_CoL_Bus_Util = 0.010470 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001709 
queue_avg = 0.822315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.822315
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55293 n_act=10 n_pre=0 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01022
n_activity=4782 dram_eff=0.1194
bk0: 60a 55063i bk1: 60a 55034i bk2: 64a 54865i bk3: 64a 54902i bk4: 64a 55312i bk5: 64a 55313i bk6: 64a 54941i bk7: 64a 54881i bk8: 35a 55524i bk9: 32a 55511i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982487
Row_Buffer_Locality_read = 0.982487
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.466708
Bank_Level_Parallism_Col = 2.446545
Bank_Level_Parallism_Ready = 1.075307
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.261233 

BW Util details:
bwutil = 0.010219 
total_CMD = 55874 
util_bw = 571 
Wasted_Col = 2658 
Wasted_Row = 0 
Idle = 52645 

BW Util Bottlenecks: 
RCDc_limit = 869 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5599 
rwq = 0 
CCDLc_limit_alone = 5599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55293 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 571 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010219 
Either_Row_CoL_Bus_Util = 0.010398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.680531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.680531
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55297 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01017
n_activity=4920 dram_eff=0.1154
bk0: 60a 55090i bk1: 60a 55095i bk2: 64a 55032i bk3: 64a 54909i bk4: 64a 55445i bk5: 64a 55321i bk6: 64a 54939i bk7: 64a 54921i bk8: 32a 55535i bk9: 32a 55524i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.303934
Bank_Level_Parallism_Col = 2.287823
Bank_Level_Parallism_Ready = 1.054577
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.169127 

BW Util details:
bwutil = 0.010166 
total_CMD = 55874 
util_bw = 568 
Wasted_Col = 2686 
Wasted_Row = 0 
Idle = 52620 

BW Util Bottlenecks: 
RCDc_limit = 879 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5245 
rwq = 0 
CCDLc_limit_alone = 5245 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55297 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010166 
Either_Row_CoL_Bus_Util = 0.010327 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001733 
queue_avg = 0.495866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.495866
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55296 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01017
n_activity=4382 dram_eff=0.1296
bk0: 60a 55125i bk1: 60a 55100i bk2: 64a 54871i bk3: 64a 54860i bk4: 64a 55405i bk5: 64a 55433i bk6: 64a 55079i bk7: 64a 55165i bk8: 32a 55515i bk9: 32a 55402i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.373467
Bank_Level_Parallism_Col = 2.350985
Bank_Level_Parallism_Ready = 1.052817
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.206975 

BW Util details:
bwutil = 0.010166 
total_CMD = 55874 
util_bw = 568 
Wasted_Col = 2530 
Wasted_Row = 0 
Idle = 52776 

BW Util Bottlenecks: 
RCDc_limit = 845 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5244 
rwq = 0 
CCDLc_limit_alone = 5244 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55296 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010166 
Either_Row_CoL_Bus_Util = 0.010345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.562623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.562623
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55297 n_act=10 n_pre=0 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01018
n_activity=4776 dram_eff=0.1191
bk0: 61a 55074i bk1: 60a 55030i bk2: 64a 54893i bk3: 64a 54924i bk4: 64a 55184i bk5: 64a 55336i bk6: 64a 55135i bk7: 64a 54900i bk8: 32a 55593i bk9: 32a 55502i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982425
Row_Buffer_Locality_read = 0.982425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.371437
Bank_Level_Parallism_Col = 2.361963
Bank_Level_Parallism_Ready = 1.012302
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.356749 

BW Util details:
bwutil = 0.010184 
total_CMD = 55874 
util_bw = 569 
Wasted_Col = 2694 
Wasted_Row = 0 
Idle = 52611 

BW Util Bottlenecks: 
RCDc_limit = 889 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5288 
rwq = 0 
CCDLc_limit_alone = 5288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55297 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 569 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010184 
Either_Row_CoL_Bus_Util = 0.010327 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003466 
queue_avg = 0.701113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.701113
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55281 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01045
n_activity=4515 dram_eff=0.1293
bk0: 64a 55048i bk1: 64a 54960i bk2: 64a 54933i bk3: 64a 55041i bk4: 64a 55327i bk5: 64a 55400i bk6: 64a 54926i bk7: 64a 54951i bk8: 36a 55484i bk9: 36a 55500i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.440667
Bank_Level_Parallism_Col = 2.416247
Bank_Level_Parallism_Ready = 1.049658
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.343829 

BW Util details:
bwutil = 0.010452 
total_CMD = 55874 
util_bw = 584 
Wasted_Col = 2593 
Wasted_Row = 0 
Idle = 52697 

BW Util Bottlenecks: 
RCDc_limit = 851 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5445 
rwq = 0 
CCDLc_limit_alone = 5445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55281 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010452 
Either_Row_CoL_Bus_Util = 0.010613 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001686 
queue_avg = 0.405860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.40586
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55280 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01045
n_activity=4568 dram_eff=0.1278
bk0: 64a 55030i bk1: 64a 54983i bk2: 64a 54916i bk3: 64a 54939i bk4: 64a 55275i bk5: 64a 55414i bk6: 64a 54931i bk7: 64a 54947i bk8: 36a 55441i bk9: 36a 55466i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.507697
Bank_Level_Parallism_Col = 2.483972
Bank_Level_Parallism_Ready = 1.053082
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.350094 

BW Util details:
bwutil = 0.010452 
total_CMD = 55874 
util_bw = 584 
Wasted_Col = 2599 
Wasted_Row = 0 
Idle = 52691 

BW Util Bottlenecks: 
RCDc_limit = 848 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5688 
rwq = 0 
CCDLc_limit_alone = 5688 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55280 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010452 
Either_Row_CoL_Bus_Util = 0.010631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.586266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.586266
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55281 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01045
n_activity=4566 dram_eff=0.1279
bk0: 64a 55031i bk1: 64a 54984i bk2: 64a 54964i bk3: 64a 54950i bk4: 64a 55220i bk5: 64a 55171i bk6: 64a 55231i bk7: 64a 54939i bk8: 36a 55460i bk9: 36a 55392i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.510063
Bank_Level_Parallism_Col = 2.494336
Bank_Level_Parallism_Ready = 1.058219
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.337319 

BW Util details:
bwutil = 0.010452 
total_CMD = 55874 
util_bw = 584 
Wasted_Col = 2596 
Wasted_Row = 0 
Idle = 52694 

BW Util Bottlenecks: 
RCDc_limit = 845 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5665 
rwq = 0 
CCDLc_limit_alone = 5665 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55281 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010452 
Either_Row_CoL_Bus_Util = 0.010613 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001686 
queue_avg = 0.629130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.62913
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=55874 n_nop=55283 n_act=10 n_pre=0 n_ref_event=0 n_req=582 n_rd=582 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01042
n_activity=4483 dram_eff=0.1298
bk0: 62a 55104i bk1: 64a 55020i bk2: 64a 54924i bk3: 64a 54905i bk4: 64a 55387i bk5: 64a 55252i bk6: 64a 55065i bk7: 64a 54870i bk8: 36a 55413i bk9: 36a 55545i bk10: 0a 55874i bk11: 0a 55874i bk12: 0a 55874i bk13: 0a 55874i bk14: 0a 55874i bk15: 0a 55874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982818
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.442955
Bank_Level_Parallism_Col = 2.412664
Bank_Level_Parallism_Ready = 1.039519
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.241422 

BW Util details:
bwutil = 0.010416 
total_CMD = 55874 
util_bw = 582 
Wasted_Col = 2626 
Wasted_Row = 0 
Idle = 52666 

BW Util Bottlenecks: 
RCDc_limit = 835 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5716 
rwq = 0 
CCDLc_limit_alone = 5716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55874 
n_nop = 55283 
Read = 582 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 582 
total_req = 582 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 582 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.010416 
Either_Row_CoL_Bus_Util = 0.010577 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001692 
queue_avg = 0.593246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.593246

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 19, Reservation_fails = 172
L2_cache_bank[2]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 304, Miss_rate = 0.436, Pending_hits = 20, Reservation_fails = 161
L2_cache_bank[4]: Access = 686, Miss = 304, Miss_rate = 0.443, Pending_hits = 14, Reservation_fails = 30
L2_cache_bank[5]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 19, Reservation_fails = 157
L2_cache_bank[6]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 28
L2_cache_bank[7]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 159
L2_cache_bank[8]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 165
L2_cache_bank[10]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[11]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 15, Reservation_fails = 150
L2_cache_bank[12]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 16, Reservation_fails = 169
L2_cache_bank[14]: Access = 691, Miss = 304, Miss_rate = 0.440, Pending_hits = 17, Reservation_fails = 168
L2_cache_bank[15]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 300, Miss_rate = 0.441, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 303, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 162
L2_cache_bank[18]: Access = 683, Miss = 300, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 155
L2_cache_bank[19]: Access = 673, Miss = 300, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 304, Miss_rate = 0.433, Pending_hits = 20, Reservation_fails = 22
L2_cache_bank[21]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 15, Reservation_fails = 142
L2_cache_bank[22]: Access = 700, Miss = 305, Miss_rate = 0.436, Pending_hits = 18, Reservation_fails = 157
L2_cache_bank[23]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 13, Reservation_fails = 1
L2_cache_bank[24]: Access = 692, Miss = 308, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 139
L2_cache_bank[25]: Access = 702, Miss = 308, Miss_rate = 0.439, Pending_hits = 17, Reservation_fails = 32
L2_cache_bank[26]: Access = 691, Miss = 308, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 143
L2_cache_bank[27]: Access = 701, Miss = 308, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 21
L2_cache_bank[28]: Access = 676, Miss = 304, Miss_rate = 0.450, Pending_hits = 14, Reservation_fails = 23
L2_cache_bank[29]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 160
L2_cache_bank[30]: Access = 669, Miss = 302, Miss_rate = 0.451, Pending_hits = 14, Reservation_fails = 159
L2_cache_bank[31]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 27
L2_total_cache_accesses = 22016
L2_total_cache_misses = 9730
L2_total_cache_miss_rate = 0.4420
L2_total_cache_pending_hits = 508
L2_total_cache_reservation_fails = 2703
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 508
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2703
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 9578
Req_Network_injected_packets_per_cycle =       2.2986 
Req_Network_conflicts_per_cycle =       1.2654
Req_Network_conflicts_per_cycle_util =       5.7008
Req_Bank_Level_Parallism =      10.3556
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.4060
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0718

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 9578
Reply_Network_injected_packets_per_cycle =        2.2986
Reply_Network_conflicts_per_cycle =        1.5539
Reply_Network_conflicts_per_cycle_util =       6.4709
Reply_Bank_Level_Parallism =       9.5722
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2938
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0605
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 2002944 (inst/sec)
gpgpu_simulation_rate = 3192 (cycle/sec)
gpgpu_silicon_slowdown = 375939x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 16564
gpu_sim_insn = 2818400
gpu_ipc =     170.1521
gpu_tot_sim_cycle = 26142
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     337.6648
gpu_tot_issued_cta = 512
gpu_occupancy = 90.6144% 
gpu_tot_occupancy = 88.8737% 
max_total_param_size = 0
gpu_stall_dramfull = 1264
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3712
partiton_level_parallism_total  =       2.3446
partiton_level_parallism_util =       4.7157
partiton_level_parallism_util_total  =       5.8626
L2_BW  =      91.0551 GB/Sec
L2_BW_total  =      90.0333 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1227
	L1D_cache_core[1]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1172
	L1D_cache_core[2]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1047
	L1D_cache_core[3]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 312, Reservation_fails = 1282
	L1D_cache_core[4]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 343, Reservation_fails = 1120
	L1D_cache_core[5]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1530
	L1D_cache_core[6]: Access = 2928, Miss = 952, Miss_rate = 0.325, Pending_hits = 376, Reservation_fails = 1288
	L1D_cache_core[7]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1206
	L1D_cache_core[8]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 983
	L1D_cache_core[9]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 338, Reservation_fails = 1269
	L1D_cache_core[10]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 314, Reservation_fails = 1355
	L1D_cache_core[11]: Access = 3000, Miss = 933, Miss_rate = 0.311, Pending_hits = 369, Reservation_fails = 1364
	L1D_cache_core[12]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 324, Reservation_fails = 1268
	L1D_cache_core[13]: Access = 2294, Miss = 763, Miss_rate = 0.333, Pending_hits = 327, Reservation_fails = 1358
	L1D_cache_core[14]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 334, Reservation_fails = 1123
	L1D_cache_core[15]: Access = 2732, Miss = 863, Miss_rate = 0.316, Pending_hits = 349, Reservation_fails = 1366
	L1D_cache_core[16]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1207
	L1D_cache_core[17]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1216
	L1D_cache_core[18]: Access = 2217, Miss = 721, Miss_rate = 0.325, Pending_hits = 315, Reservation_fails = 1146
	L1D_cache_core[19]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 311, Reservation_fails = 1004
	L1D_cache_core[20]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1080
	L1D_cache_core[21]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1393
	L1D_cache_core[22]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1125
	L1D_cache_core[23]: Access = 2732, Miss = 863, Miss_rate = 0.316, Pending_hits = 348, Reservation_fails = 1072
	L1D_cache_core[24]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1283
	L1D_cache_core[25]: Access = 2732, Miss = 863, Miss_rate = 0.316, Pending_hits = 349, Reservation_fails = 1285
	L1D_cache_core[26]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 866
	L1D_cache_core[27]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 335, Reservation_fails = 1663
	L1D_cache_core[28]: Access = 2562, Miss = 836, Miss_rate = 0.326, Pending_hits = 344, Reservation_fails = 1621
	L1D_cache_core[29]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1125
	L1D_cache_core[30]: Access = 3000, Miss = 933, Miss_rate = 0.311, Pending_hits = 369, Reservation_fails = 1192
	L1D_cache_core[31]: Access = 2464, Miss = 790, Miss_rate = 0.321, Pending_hits = 332, Reservation_fails = 1285
	L1D_cache_core[32]: Access = 3268, Miss = 1006, Miss_rate = 0.308, Pending_hits = 385, Reservation_fails = 1191
	L1D_cache_core[33]: Access = 2392, Miss = 809, Miss_rate = 0.338, Pending_hits = 339, Reservation_fails = 1136
	L1D_cache_core[34]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1417
	L1D_cache_core[35]: Access = 2196, Miss = 717, Miss_rate = 0.327, Pending_hits = 315, Reservation_fails = 1202
	L1D_cache_core[36]: Access = 3268, Miss = 1006, Miss_rate = 0.308, Pending_hits = 385, Reservation_fails = 1495
	L1D_cache_core[37]: Access = 3196, Miss = 1028, Miss_rate = 0.322, Pending_hits = 389, Reservation_fails = 1459
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 30567
	L1D_total_cache_miss_rate = 0.3262
	L1D_total_cache_pending_hits = 12770
	L1D_total_cache_reservation_fails = 47421
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12770
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 38451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12770
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 31125
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7326
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8970
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 19600
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28519
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5658
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13942
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1214221	W0_Idle:106198	W0_Scoreboard:415482	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228152 {8:28519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1140760 {40:28519,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 2225 
max_icnt2mem_latency = 1638 
maxmrqlatency = 73 
max_icnt2sh_latency = 128 
averagemflatency = 478 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 9 
mrq_lat_table:10865 	1042 	1226 	1638 	2120 	1016 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25620 	12221 	20442 	2888 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30019 	10498 	10680 	9547 	131 	418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	36250 	10022 	5517 	3925 	3950 	1626 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	6 	6 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5234      5234      5945      5947      6006      6004      6319      6074      6359      6352      5320      5326      5343      5378      5550      5535 
dram[1]:      5234      5234      5954      5943      6002      5999      6085      6068      6338      6384      5323      5320      5371      5391      5618      5542 
dram[2]:      5234      5234      5955      5951      6025      6014      6085      6289      6380      6355      5265      5264      5387      5353      5475      5473 
dram[3]:      5234      5234      6974      5936      6009      6020      6285      6297      6339      6342      5314      5312      5351      5358      5519      5543 
dram[4]:      5234      5234      5944      5942      6002      6009      6316      6318      6349      6367      5307      5285      5438      5427      5537      5535 
dram[5]:      5234      5234      5941      5940      6019      6002      6291      6304      6356      6364      5282      5286      5449      5387      5517      5536 
dram[6]:      5227      5227      5954      5955      5995      6026      6295      6304      6391      6394      5304      5299      5431      5420      5535      5534 
dram[7]:      5227      5231      5950      5967      5982      5981      6298      6079      6398      6366      5295      5322      5373      5353      5522      5520 
dram[8]:      5227      5227      6880      6882      6028      6015      6078      6079      8545      8553      5321      5278      5349      5370      5625      5592 
dram[9]:      5227      5227      6930      6857      6032      6038      6095      6093      8549      8554      5275      5344      5364      5351      5550      5518 
dram[10]:      5227      5227      6878      6865      6014      6020      6097      6091      6398      6398      5342      5267      5432      5438      5453      5450 
dram[11]:      5227      5227      6876      6886      6035      6042      6294      6309      6404      8540      5265      5354      5415      5411      5493      5495 
dram[12]:      5227      5227      6927      6929      6013      6012      6091      6097      6375      6373      5389      5392      5383      5404      5438      5432 
dram[13]:      5227      5227      6982      6946      6016      6013      6090      6081      6387      6365      5336      5332      5362      5360      5553      5514 
dram[14]:      5227      5227      6878      6966      6028      6034      6078      6075      6353      6357      5304      5301      5492      5398      5519      5516 
dram[15]:      7839      5227      6892      6880      6006      6004      6078      6080      6357      6401      5377      5260      5442      5480      5572      5588 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 47.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 42.666668 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 51.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 17930/306 = 58.594772
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1394      1395      1838      1904      2216      2138      2393      2368      1826      1784      1081      1128      1232      1189      1277      1271
dram[1]:       1398      1391      1810      1899      2128      2089      2293      2308      1774      1745      1012      1083      1179      1143      1243      1232
dram[2]:       1369      1411      1775      1828      2181      2137      2360      2373      1861      1827      1054      1098      1259      1176      1256      1303
dram[3]:       1392      1390      1729      1827      2120      2081      2320      2312      1836      1817      1026      1066      1233      1132      1262      1225
dram[4]:       1391      1421      1846      1870      2121      2139      2385      2405      1763      1788      1051      1058      1211      1214      1282      1225
dram[5]:       1381      1388      1928      1890      2119      2104      2332      2341      1760      1794      1047      1069      1170      1175      1243      1203
dram[6]:       1414      1414      1872      1857      2162      2169      2356      2390      1769      1872      1062      1093      1216      1217      1347      1237
dram[7]:       1426      1417      1819      1831      2201      2168      2370      2377      1748      1840      1094      1060      1235      1158      1329      1223
dram[8]:       1396      1388      1851      1770      2116      2155      2282      2302      1757      1761      1110      1037      1141      1216      1263      1247
dram[9]:       1382      1397      1868      1775      2084      2134      2343      2347      1751      1796      1113      1052      1163      1201      1240      1260
dram[10]:       1400      1360      1803      1731      2093      2167      2391      2395      1920      1991      1107      1057      1157      1230      1245      1227
dram[11]:       1364      1365      1782      1736      2133      2159      2295      2321      1893      1888      1075      1056      1141      1192      1227      1249
dram[12]:       1421      1405      1791      1787      2083      2105      2309      2315      1845      1811      1122      1106      1206      1212      1202      1301
dram[13]:       1419      1397      1756      1783      2060      2150      2280      2280      1801      1774      1088      1085      1164      1218      1201      1271
dram[14]:       1393      1388      1795      1783      2092      2086      2360      2309      1779      1713      1100      1081      1225      1202      1218      1311
dram[15]:       1883      1861      2375      2340      2744      2641      2982      2883      4860      1881      1643      1636      1751      1800      1778      1900
maximum mf latency per bank:
dram[0]:       1099      1110      1124       937      1104      1117      1124      1116      1017      1027      1072      1105      1101      1089      1105      1101
dram[1]:       1108      1128      1127      1075      1117      1118      1110      1109      1018      1038       880      1088      1024      1035      1111      1124
dram[2]:       1112      1060      1093      1078      1124      1116      1121      1115      1096      1019      1057      1051      1047      1054      1111      1061
dram[3]:       1104      1070      1104      1116      1107      1105      1123      1114      1003      1020       985       843      1076      1068      1128      1111
dram[4]:       1100      1147      1074      1051      1104      1100      1134      1121      1068      1074      1022       952      1093      1065      1116      1089
dram[5]:       1089      1083      1108      1037      1107      1090      1135      1119      1051      1062      1089      1088      1066      1076      1125      1066
dram[6]:       1104      1115      1125      1071      1124      1106      1142      1111      1080      1080       907       940      1097      1073      1111      1109
dram[7]:       1104      1106       992      1115      1107      1120      1119      1130      1077      1075      1036       988      1056      1113      1084      1094
dram[8]:       1096      1082      1137      1122      1129      1127      1126      1121       934       844       998       988      1048      1087      1088      1121
dram[9]:       1094      1085      1114      1144      1137      1143      1123      1117       955       800      1032      1031      1105      1046      1071      1064
dram[10]:       1065      1048       819      1027      1143      1149      1114      1124      1069      1055      1085      1106      1022      1053      1096      1075
dram[11]:       1114      1118       793      1050      1110      1112      1119      1115      1036      1018      1038      1053      1050      1037      1130      1060
dram[12]:       1109      1109      1046      1085      1105      1120      1118      1116      1053      1045      1097       973      1077      1114      1102      1123
dram[13]:       1135      1130      1097      1085      1106      1097      1119      1110      1047      1047      1038      1045      1102      1064      1092      1072
dram[14]:       1120      1113      1041      1116      1118      1124      1125      1112      1015      1027       966       993      1123      1069      1094      1107
dram[15]:       2182      2204      1811      1768      1800      1808      1760      1778      1890      2065      2141      2118      2225      2215      2196      2206
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151374 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007344
n_activity=11065 dram_eff=0.1012
bk0: 128a 151068i bk1: 128a 151196i bk2: 64a 151585i bk3: 64a 151509i bk4: 64a 151902i bk5: 64a 151840i bk6: 64a 151460i bk7: 64a 151694i bk8: 48a 152004i bk9: 48a 152025i bk10: 64a 152000i bk11: 64a 151745i bk12: 64a 152007i bk13: 64a 152150i bk14: 64a 151763i bk15: 64a 152008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.011156
Bank_Level_Parallism_Col = 1.998623
Bank_Level_Parallism_Ready = 1.051786
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.906963 

BW Util details:
bwutil = 0.007344 
total_CMD = 152511 
util_bw = 1120 
Wasted_Col = 5419 
Wasted_Row = 94 
Idle = 145878 

BW Util Bottlenecks: 
RCDc_limit = 1561 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9226 
rwq = 0 
CCDLc_limit_alone = 9226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151374 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.007344 
Either_Row_CoL_Bus_Util = 0.007455 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002639 
queue_avg = 0.356151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.356151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151375 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007344
n_activity=11369 dram_eff=0.09851
bk0: 128a 151135i bk1: 128a 151122i bk2: 64a 151567i bk3: 64a 151562i bk4: 64a 151992i bk5: 64a 152039i bk6: 64a 151613i bk7: 64a 151538i bk8: 48a 152181i bk9: 48a 151940i bk10: 64a 151720i bk11: 64a 151780i bk12: 64a 152103i bk13: 64a 152153i bk14: 64a 151948i bk15: 64a 152014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.067533
Bank_Level_Parallism_Col = 2.024406
Bank_Level_Parallism_Ready = 1.045536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.905267 

BW Util details:
bwutil = 0.007344 
total_CMD = 152511 
util_bw = 1120 
Wasted_Col = 5112 
Wasted_Row = 2 
Idle = 146277 

BW Util Bottlenecks: 
RCDc_limit = 1551 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8918 
rwq = 0 
CCDLc_limit_alone = 8918 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151375 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.007344 
Either_Row_CoL_Bus_Util = 0.007449 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003521 
queue_avg = 0.315249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.315249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151375 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007344
n_activity=10644 dram_eff=0.1052
bk0: 128a 151134i bk1: 128a 151119i bk2: 64a 151509i bk3: 64a 151553i bk4: 64a 151888i bk5: 64a 152065i bk6: 64a 151613i bk7: 64a 151629i bk8: 48a 151979i bk9: 48a 152027i bk10: 64a 151848i bk11: 64a 151856i bk12: 64a 152065i bk13: 64a 152015i bk14: 64a 151952i bk15: 64a 152185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.116359
Bank_Level_Parallism_Col = 2.068733
Bank_Level_Parallism_Ready = 1.055357
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948739 

BW Util details:
bwutil = 0.007344 
total_CMD = 152511 
util_bw = 1120 
Wasted_Col = 4950 
Wasted_Row = 6 
Idle = 146435 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8761 
rwq = 0 
CCDLc_limit_alone = 8761 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151375 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.007344 
Either_Row_CoL_Bus_Util = 0.007449 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003521 
queue_avg = 0.277239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.277239
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151368 n_act=19 n_pre=3 n_ref_event=0 n_req=1123 n_rd=1123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007363
n_activity=11334 dram_eff=0.09908
bk0: 128a 151061i bk1: 128a 151221i bk2: 67a 151317i bk3: 64a 151603i bk4: 64a 151952i bk5: 64a 151879i bk6: 64a 151541i bk7: 64a 151548i bk8: 48a 151992i bk9: 48a 152081i bk10: 64a 151829i bk11: 64a 151616i bk12: 64a 152058i bk13: 64a 152203i bk14: 64a 151844i bk15: 64a 152046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983081
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.164744
Bank_Level_Parallism_Col = 2.125836
Bank_Level_Parallism_Ready = 1.052538
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.039497 

BW Util details:
bwutil = 0.007363 
total_CMD = 152511 
util_bw = 1123 
Wasted_Col = 5011 
Wasted_Row = 106 
Idle = 146271 

BW Util Bottlenecks: 
RCDc_limit = 1685 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8971 
rwq = 0 
CCDLc_limit_alone = 8971 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151368 
Read = 1123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1123 
total_req = 1123 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1123 
Row_Bus_Util =  0.000144 
CoL_Bus_Util = 0.007363 
Either_Row_CoL_Bus_Util = 0.007495 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001750 
queue_avg = 0.278380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.27838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151375 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007344
n_activity=10856 dram_eff=0.1032
bk0: 128a 151167i bk1: 128a 151057i bk2: 64a 151547i bk3: 64a 151572i bk4: 64a 151899i bk5: 64a 151968i bk6: 64a 151544i bk7: 64a 151509i bk8: 48a 152011i bk9: 48a 152047i bk10: 64a 151830i bk11: 64a 151791i bk12: 64a 152139i bk13: 64a 152204i bk14: 64a 151936i bk15: 64a 152163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.083589
Bank_Level_Parallism_Col = 2.047557
Bank_Level_Parallism_Ready = 1.042857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.962668 

BW Util details:
bwutil = 0.007344 
total_CMD = 152511 
util_bw = 1120 
Wasted_Col = 5044 
Wasted_Row = 33 
Idle = 146314 

BW Util Bottlenecks: 
RCDc_limit = 1562 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8828 
rwq = 0 
CCDLc_limit_alone = 8828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151375 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.007344 
Either_Row_CoL_Bus_Util = 0.007449 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003521 
queue_avg = 0.280813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.280813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151373 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007344
n_activity=11412 dram_eff=0.09814
bk0: 128a 151038i bk1: 128a 150983i bk2: 64a 151510i bk3: 64a 151577i bk4: 64a 151960i bk5: 64a 151940i bk6: 64a 151528i bk7: 64a 151584i bk8: 48a 152143i bk9: 48a 152134i bk10: 64a 151979i bk11: 64a 151939i bk12: 64a 151938i bk13: 64a 152083i bk14: 64a 152261i bk15: 64a 152015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.964684
Bank_Level_Parallism_Col = 1.943497
Bank_Level_Parallism_Ready = 1.042857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.857797 

BW Util details:
bwutil = 0.007344 
total_CMD = 152511 
util_bw = 1120 
Wasted_Col = 5220 
Wasted_Row = 116 
Idle = 146055 

BW Util Bottlenecks: 
RCDc_limit = 1579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8592 
rwq = 0 
CCDLc_limit_alone = 8592 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151373 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.007344 
Either_Row_CoL_Bus_Util = 0.007462 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001757 
queue_avg = 0.311623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.311623
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151373 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007344
n_activity=11345 dram_eff=0.09872
bk0: 128a 151017i bk1: 128a 151236i bk2: 64a 151566i bk3: 64a 151486i bk4: 64a 151941i bk5: 64a 151850i bk6: 64a 151699i bk7: 64a 151622i bk8: 48a 152046i bk9: 48a 152026i bk10: 64a 151991i bk11: 64a 151858i bk12: 64a 151987i bk13: 64a 152008i bk14: 64a 152181i bk15: 64a 152068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.001889
Bank_Level_Parallism_Col = 1.959361
Bank_Level_Parallism_Ready = 1.046429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.888678 

BW Util details:
bwutil = 0.007344 
total_CMD = 152511 
util_bw = 1120 
Wasted_Col = 5207 
Wasted_Row = 24 
Idle = 146160 

BW Util Bottlenecks: 
RCDc_limit = 1577 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8566 
rwq = 0 
CCDLc_limit_alone = 8566 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151373 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.007344 
Either_Row_CoL_Bus_Util = 0.007462 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001757 
queue_avg = 0.319066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.319066
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151372 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007344
n_activity=11537 dram_eff=0.09708
bk0: 128a 151209i bk1: 128a 151133i bk2: 64a 151544i bk3: 64a 151557i bk4: 64a 151831i bk5: 64a 151716i bk6: 64a 151653i bk7: 64a 151660i bk8: 48a 151983i bk9: 48a 151960i bk10: 64a 151766i bk11: 64a 151691i bk12: 64a 152034i bk13: 64a 151988i bk14: 64a 151990i bk15: 64a 151903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.183589
Bank_Level_Parallism_Col = 2.143017
Bank_Level_Parallism_Ready = 1.059821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.956216 

BW Util details:
bwutil = 0.007344 
total_CMD = 152511 
util_bw = 1120 
Wasted_Col = 5144 
Wasted_Row = 0 
Idle = 146247 

BW Util Bottlenecks: 
RCDc_limit = 1549 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9541 
rwq = 0 
CCDLc_limit_alone = 9541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151372 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.007344 
Either_Row_CoL_Bus_Util = 0.007468 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000878 
queue_avg = 0.352873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.352873
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151373 n_act=20 n_pre=4 n_ref_event=0 n_req=1115 n_rd=1115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007311
n_activity=11525 dram_eff=0.09675
bk0: 124a 151247i bk1: 124a 151119i bk2: 68a 151290i bk3: 68a 151315i bk4: 64a 151949i bk5: 64a 151950i bk6: 64a 151578i bk7: 64a 151518i bk8: 47a 152098i bk9: 44a 152117i bk10: 64a 151745i bk11: 64a 151867i bk12: 64a 152082i bk13: 64a 151942i bk14: 64a 151853i bk15: 64a 151952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982063
Row_Buffer_Locality_read = 0.982063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.044421
Bank_Level_Parallism_Col = 2.024109
Bank_Level_Parallism_Ready = 1.059193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.895577 

BW Util details:
bwutil = 0.007311 
total_CMD = 152511 
util_bw = 1115 
Wasted_Col = 5403 
Wasted_Row = 168 
Idle = 145825 

BW Util Bottlenecks: 
RCDc_limit = 1771 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9109 
rwq = 0 
CCDLc_limit_alone = 9109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151373 
Read = 1115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1115 
total_req = 1115 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1115 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.007311 
Either_Row_CoL_Bus_Util = 0.007462 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000879 
queue_avg = 0.289396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.289396
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151379 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007291
n_activity=11966 dram_eff=0.09293
bk0: 124a 151087i bk1: 124a 151208i bk2: 68a 151429i bk3: 68a 151320i bk4: 64a 152082i bk5: 64a 151958i bk6: 64a 151576i bk7: 64a 151558i bk8: 44a 152127i bk9: 44a 152024i bk10: 64a 151887i bk11: 64a 151744i bk12: 64a 152190i bk13: 64a 152089i bk14: 64a 152017i bk15: 64a 151928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.914981
Bank_Level_Parallism_Col = 1.899078
Bank_Level_Parallism_Ready = 1.049460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.808884 

BW Util details:
bwutil = 0.007291 
total_CMD = 152511 
util_bw = 1112 
Wasted_Col = 5513 
Wasted_Row = 197 
Idle = 145689 

BW Util Bottlenecks: 
RCDc_limit = 1792 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8621 
rwq = 0 
CCDLc_limit_alone = 8621 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151379 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.007291 
Either_Row_CoL_Bus_Util = 0.007422 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.003534 
queue_avg = 0.233865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.233865
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151377 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007291
n_activity=11407 dram_eff=0.09748
bk0: 124a 150994i bk1: 124a 151215i bk2: 68a 151282i bk3: 68a 151270i bk4: 64a 152042i bk5: 64a 152070i bk6: 64a 151716i bk7: 64a 151802i bk8: 44a 152084i bk9: 44a 151943i bk10: 64a 151932i bk11: 64a 151814i bk12: 64a 152065i bk13: 64a 152067i bk14: 64a 151959i bk15: 64a 152124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.008870
Bank_Level_Parallism_Col = 1.984470
Bank_Level_Parallism_Ready = 1.063849
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.848063 

BW Util details:
bwutil = 0.007291 
total_CMD = 152511 
util_bw = 1112 
Wasted_Col = 5139 
Wasted_Row = 175 
Idle = 146085 

BW Util Bottlenecks: 
RCDc_limit = 1741 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8628 
rwq = 0 
CCDLc_limit_alone = 8628 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151377 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.007291 
Either_Row_CoL_Bus_Util = 0.007436 
Issued_on_Two_Bus_Simul_Util = 0.000013 
issued_two_Eff = 0.001764 
queue_avg = 0.236639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.236639
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151377 n_act=20 n_pre=4 n_ref_event=0 n_req=1113 n_rd=1113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007298
n_activity=11580 dram_eff=0.09611
bk0: 125a 150968i bk1: 124a 151151i bk2: 68a 151304i bk3: 68a 151335i bk4: 64a 151821i bk5: 64a 151973i bk6: 64a 151772i bk7: 64a 151537i bk8: 44a 152162i bk9: 44a 152116i bk10: 64a 151857i bk11: 64a 151960i bk12: 64a 152038i bk13: 64a 152104i bk14: 64a 152121i bk15: 64a 151948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982031
Row_Buffer_Locality_read = 0.982031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.956463
Bank_Level_Parallism_Col = 1.944077
Bank_Level_Parallism_Ready = 1.026056
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.913504 

BW Util details:
bwutil = 0.007298 
total_CMD = 152511 
util_bw = 1113 
Wasted_Col = 5403 
Wasted_Row = 191 
Idle = 145804 

BW Util Bottlenecks: 
RCDc_limit = 1778 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8621 
rwq = 0 
CCDLc_limit_alone = 8621 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151377 
Read = 1113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1113 
total_req = 1113 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1113 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.007298 
Either_Row_CoL_Bus_Util = 0.007436 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002646 
queue_avg = 0.285606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.285606
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151360 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007396
n_activity=11756 dram_eff=0.09595
bk0: 128a 151160i bk1: 128a 150848i bk2: 68a 151344i bk3: 68a 151466i bk4: 64a 151964i bk5: 64a 152037i bk6: 64a 151563i bk7: 64a 151588i bk8: 48a 152010i bk9: 48a 152054i bk10: 64a 151484i bk11: 64a 151531i bk12: 64a 152211i bk13: 64a 152161i bk14: 64a 151795i bk15: 64a 151539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.287219
Bank_Level_Parallism_Col = 2.244569
Bank_Level_Parallism_Ready = 1.095745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.028435 

BW Util details:
bwutil = 0.007396 
total_CMD = 152511 
util_bw = 1128 
Wasted_Col = 5134 
Wasted_Row = 99 
Idle = 146150 

BW Util Bottlenecks: 
RCDc_limit = 1752 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10035 
rwq = 0 
CCDLc_limit_alone = 10035 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151360 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.007396 
Either_Row_CoL_Bus_Util = 0.007547 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000869 
queue_avg = 0.263988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.263988
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151360 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007396
n_activity=12089 dram_eff=0.09331
bk0: 128a 151233i bk1: 128a 151066i bk2: 68a 151327i bk3: 68a 151364i bk4: 64a 151912i bk5: 64a 152051i bk6: 64a 151568i bk7: 64a 151584i bk8: 48a 151952i bk9: 48a 152045i bk10: 64a 151917i bk11: 64a 151770i bk12: 64a 152185i bk13: 64a 152100i bk14: 64a 152012i bk15: 64a 152019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.021906
Bank_Level_Parallism_Col = 2.016124
Bank_Level_Parallism_Ready = 1.044326
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.905172 

BW Util details:
bwutil = 0.007396 
total_CMD = 152511 
util_bw = 1128 
Wasted_Col = 5140 
Wasted_Row = 260 
Idle = 145983 

BW Util Bottlenecks: 
RCDc_limit = 1756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8816 
rwq = 0 
CCDLc_limit_alone = 8816 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151360 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.007396 
Either_Row_CoL_Bus_Util = 0.007547 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000869 
queue_avg = 0.248061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.248061
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151362 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007396
n_activity=12133 dram_eff=0.09297
bk0: 128a 150965i bk1: 128a 151074i bk2: 68a 151403i bk3: 68a 151361i bk4: 64a 151857i bk5: 64a 151808i bk6: 64a 151868i bk7: 64a 151576i bk8: 48a 152021i bk9: 48a 151983i bk10: 64a 151741i bk11: 64a 151821i bk12: 64a 152076i bk13: 64a 152070i bk14: 64a 152199i bk15: 64a 151955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.079963
Bank_Level_Parallism_Col = 2.073450
Bank_Level_Parallism_Ready = 1.054078
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948490 

BW Util details:
bwutil = 0.007396 
total_CMD = 152511 
util_bw = 1128 
Wasted_Col = 5166 
Wasted_Row = 209 
Idle = 146008 

BW Util Bottlenecks: 
RCDc_limit = 1732 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9077 
rwq = 0 
CCDLc_limit_alone = 9077 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151362 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000157 
CoL_Bus_Util = 0.007396 
Either_Row_CoL_Bus_Util = 0.007534 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.002611 
queue_avg = 0.291553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.291553
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=152511 n_nop=151355 n_act=21 n_pre=5 n_ref_event=0 n_req=1131 n_rd=1131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007416
n_activity=15571 dram_eff=0.07264
bk0: 128a 151044i bk1: 128a 151235i bk2: 68a 151363i bk3: 68a 151316i bk4: 64a 152024i bk5: 64a 151889i bk6: 64a 151702i bk7: 64a 151507i bk8: 51a 151991i bk9: 48a 152169i bk10: 64a 152067i bk11: 64a 152056i bk12: 64a 152236i bk13: 64a 152220i bk14: 64a 152305i bk15: 64a 152293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981432
Row_Buffer_Locality_read = 0.981432
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775952
Bank_Level_Parallism_Col = 1.791261
Bank_Level_Parallism_Ready = 1.026525
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.697975 

BW Util details:
bwutil = 0.007416 
total_CMD = 152511 
util_bw = 1131 
Wasted_Col = 5150 
Wasted_Row = 414 
Idle = 145816 

BW Util Bottlenecks: 
RCDc_limit = 1875 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7567 
rwq = 0 
CCDLc_limit_alone = 7567 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152511 
n_nop = 151355 
Read = 1131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 21 
n_pre = 5 
n_ref = 0 
n_req = 1131 
total_req = 1131 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 1131 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.007416 
Either_Row_CoL_Bus_Util = 0.007580 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000865 
queue_avg = 0.231393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.231393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1893, Miss = 576, Miss_rate = 0.304, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[1]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 172
L2_cache_bank[2]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[3]: Access = 1929, Miss = 576, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 161
L2_cache_bank[4]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 23, Reservation_fails = 30
L2_cache_bank[5]: Access = 1926, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 157
L2_cache_bank[6]: Access = 1908, Miss = 579, Miss_rate = 0.303, Pending_hits = 24, Reservation_fails = 28
L2_cache_bank[7]: Access = 1923, Miss = 576, Miss_rate = 0.300, Pending_hits = 27, Reservation_fails = 159
L2_cache_bank[8]: Access = 1919, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 165
L2_cache_bank[10]: Access = 1921, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 1
L2_cache_bank[11]: Access = 1904, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 150
L2_cache_bank[12]: Access = 1926, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 26, Reservation_fails = 169
L2_cache_bank[14]: Access = 1923, Miss = 576, Miss_rate = 0.300, Pending_hits = 28, Reservation_fails = 168
L2_cache_bank[15]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[16]: Access = 1895, Miss = 572, Miss_rate = 0.302, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[17]: Access = 1891, Miss = 575, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 162
L2_cache_bank[18]: Access = 1903, Miss = 572, Miss_rate = 0.301, Pending_hits = 28, Reservation_fails = 155
L2_cache_bank[19]: Access = 1880, Miss = 572, Miss_rate = 0.304, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[20]: Access = 1922, Miss = 576, Miss_rate = 0.300, Pending_hits = 26, Reservation_fails = 22
L2_cache_bank[21]: Access = 1908, Miss = 576, Miss_rate = 0.302, Pending_hits = 23, Reservation_fails = 142
L2_cache_bank[22]: Access = 1920, Miss = 577, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 157
L2_cache_bank[23]: Access = 1899, Miss = 576, Miss_rate = 0.303, Pending_hits = 18, Reservation_fails = 1
L2_cache_bank[24]: Access = 1925, Miss = 580, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 139
L2_cache_bank[25]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 32
L2_cache_bank[26]: Access = 1921, Miss = 580, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 143
L2_cache_bank[27]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 21
L2_cache_bank[28]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 22, Reservation_fails = 23
L2_cache_bank[29]: Access = 1915, Miss = 576, Miss_rate = 0.301, Pending_hits = 25, Reservation_fails = 160
L2_cache_bank[30]: Access = 1895, Miss = 576, Miss_rate = 0.304, Pending_hits = 20, Reservation_fails = 159
L2_cache_bank[31]: Access = 2028, Miss = 579, Miss_rate = 0.286, Pending_hits = 32, Reservation_fails = 1198
L2_total_cache_accesses = 61293
L2_total_cache_misses = 18442
L2_total_cache_miss_rate = 0.3009
L2_total_cache_pending_hits = 761
L2_total_cache_reservation_fails = 3874
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9828
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 761
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28519
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2703
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1171
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=61293
icnt_total_pkts_simt_to_mem=61293
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61293
Req_Network_cycles = 26142
Req_Network_injected_packets_per_cycle =       2.3446 
Req_Network_conflicts_per_cycle =       1.1834
Req_Network_conflicts_per_cycle_util =       3.0785
Req_Bank_Level_Parallism =       6.0994
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.1681
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6608

Reply_Network_injected_packets_num = 61293
Reply_Network_cycles = 26142
Reply_Network_injected_packets_per_cycle =        2.3446
Reply_Network_conflicts_per_cycle =        1.2509
Reply_Network_conflicts_per_cycle_util =       2.9431
Reply_Bank_Level_Parallism =       5.5164
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.5633
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0617
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 2614 (cycle/sec)
gpgpu_silicon_slowdown = 459066x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
