EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,15.1.0 Build 185 10/21/2015 SJ Lite Edition
PROJECT,"BA1533_RX"
REVISION,"BA1533_RX"
PROJECT_FILE,"C:/BA/Software_projects/FPGA/1533_FPGA/BA_1533_RX/BA1533_RX.qpf"
TIME,"Mon Jun 04 23:03:13 2018"
TIME_SECONDS,"1528142593"
FAMILY,"MAX 10"
DEVICE,"10M08SA"
PACKAGE,"UFBGA"
PART,"10M08SAU169I7G"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"-40"
MAX_JUNCTION_TEMPERATURE,"100"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"11.20"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"8.20"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1A,2.50,1B,2.50,2,2.50,3,2.50,4,0.00,5,2.50,6,2.50,7,0.00,8,2.50,
RAIL_VOLTAGES,,VCCA,3.000,VCC_ONE,3.000,


BLOCK,PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"25",pll_nominal_vco_freq,"500"
BLOCK,M9K,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"25",ram_porta_data_width,"36",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"10",ram_portb_data_width,"36",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"0.500000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,M9K,count,1,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"25",ram_porta_data_width,"36",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"0.000000",ram_porta_write_ena_static_prob,"0.000000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"25",ram_portb_data_width,"36",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"1.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.060211"
BLOCK,Combinational cell,count,103,avg_toggle_rate,"2351579.295991",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.097087",fmax,"0"
BLOCK,Combinational cell,count,108,avg_toggle_rate,"2187499.597771",avg_toggle_rate_ratio,"0.087500",avg_fanout,"2.296296",fmax,"25"
BLOCK,Combinational cell,count,4,avg_toggle_rate,"456036.250000",avg_toggle_rate_ratio,"0.048340",avg_fanout,"1.000000",fmax,"9.43396"
BLOCK,Combinational cell,count,321,avg_toggle_rate,"936297.203020",avg_toggle_rate_ratio,"0.093630",avg_fanout,"2.376947",fmax,"10"
BLOCK,Clock control block,count,1,avg_toggle_rate,"18867924.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"6.000000",fmax,"9.43396",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"6",num_lc_comb_fanout,"0",num_lc_ff_fanout,"6",sum_lc_ff_clkena_static_prob,"6",avg_lc_ff_clk_ena_static_prob,"1",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"20000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"302.000000",fmax,"10",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"302",num_lc_comb_fanout,"0",num_lc_ff_fanout,"301",sum_lc_ff_clkena_static_prob,"131.323",avg_lc_ff_clk_ena_static_prob,"0.436288",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"1",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"182.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"182",num_lc_comb_fanout,"0",num_lc_ff_fanout,"180",sum_lc_ff_clkena_static_prob,"127.375",avg_lc_ff_clk_ena_static_prob,"0.707639",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"1",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"1"
BLOCK,Clock control block,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"68.000000",fmax,"25",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"68",num_lc_comb_fanout,"0",num_lc_ff_fanout,"66",sum_lc_ff_clkena_static_prob,"42.4375",avg_lc_ff_clk_ena_static_prob,"0.642992",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"2",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,User Flash Memory,count,1,ufm_read_static_prob,"0",ufm_osc_enable_static_prob,"1"
BLOCK,Register cell,count,246,avg_toggle_rate,"2184959.349593",avg_toggle_rate_ratio,"0.087398",avg_fanout,"1.813008",fmax,"25"
BLOCK,Register cell,count,6,avg_toggle_rate,"737028.281250",avg_toggle_rate_ratio,"0.078125",avg_fanout,"2.000000",fmax,"9.43396"
BLOCK,Register cell,count,301,avg_toggle_rate,"1250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"3.003322",fmax,"10"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"3125000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"25",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,1,avg_toggle_rate,"50000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"1.000000",fmax,"25",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,3,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,1,avg_toggle_rate,"1179245.250000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"0.000000",fmax,"9.43396",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,1,avg_toggle_rate,"1179245.250000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"1.000000",fmax,"9.43396",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
