

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue Mar 15 15:52:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.446 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_36_2   |        ?|        ?|  2 ~ 327678|          -|          -|          ?|        no|
        | + VITIS_LOOP_38_3  |        0|   327675|           5|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 5 10 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.44>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutNeurons"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation" [Neuron_1/neural_layer.cpp:20]   --->   Operation 38 'read' 'activation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%numOfOutNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutNeurons" [Neuron_1/neural_layer.cpp:20]   --->   Operation 39 'read' 'numOfOutNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons" [Neuron_1/neural_layer.cpp:20]   --->   Operation 40 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (2.42ns)   --->   "%icmp_ln32 = icmp_eq  i16 %numOfOutNeurons_read, i16 0" [Neuron_1/neural_layer.cpp:32]   --->   Operation 41 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.lr.ph93.preheader, void %._crit_edge89" [Neuron_1/neural_layer.cpp:32]   --->   Operation 42 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%outNeurons_2 = alloca i32 1"   --->   Operation 43 'alloca' 'outNeurons_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weightIndexAdded = alloca i32 1"   --->   Operation 44 'alloca' 'weightIndexAdded' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (4.01ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_32_1, i16 %numOfOutNeurons_read, i16 %bias, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 45 'call' 'call_ln20' <Predicate = (!icmp_ln32)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln36 = store i16 0, i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln36 = store i16 0, i16 %outNeurons_2" [Neuron_1/neural_layer.cpp:36]   --->   Operation 47 'store' 'store_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_32_1, i16 %numOfOutNeurons_read, i16 %bias, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 48 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%numOfInNeurons_cast = zext i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:20]   --->   Operation 49 'zext' 'numOfInNeurons_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.42ns)   --->   "%cmp981 = icmp_eq  i16 %numOfInNeurons_read, i16 0" [Neuron_1/neural_layer.cpp:20]   --->   Operation 50 'icmp' 'cmp981' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br void" [Neuron_1/neural_layer.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%outNeurons = load i16 %outNeurons_2" [Neuron_1/neural_layer.cpp:36]   --->   Operation 52 'load' 'outNeurons' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.42ns)   --->   "%icmp_ln36 = icmp_eq  i16 %outNeurons, i16 %numOfOutNeurons_read" [Neuron_1/neural_layer.cpp:36]   --->   Operation 54 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln32)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.07ns)   --->   "%outNeurons_3 = add i16 %outNeurons, i16 1" [Neuron_1/neural_layer.cpp:36]   --->   Operation 55 'add' 'outNeurons_3' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split, void %._crit_edge89.loopexit" [Neuron_1/neural_layer.cpp:36]   --->   Operation 56 'br' 'br_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Neuron_1/neural_layer.cpp:29]   --->   Operation 57 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln32 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%idxprom16 = zext i16 %outNeurons" [Neuron_1/neural_layer.cpp:36]   --->   Operation 58 'zext' 'idxprom16' <Predicate = (!icmp_ln32 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp981, void %.lr.ph83, void %._crit_edge" [Neuron_1/neural_layer.cpp:38]   --->   Operation 59 'br' 'br_ln38' <Predicate = (!icmp_ln32 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %idxprom16"   --->   Operation 60 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln32 & !icmp_ln36 & !cmp981)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 61 'load' 'output_r_load' <Predicate = (!icmp_ln32 & !icmp_ln36 & !cmp981)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge89"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln32 & icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp_eq  i8 %activation_read, i8 1" [Neuron_1/neural_layer.cpp:46]   --->   Operation 63 'icmp' 'icmp_ln46' <Predicate = (icmp_ln36) | (icmp_ln32)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %_Z4reluP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEh.exit.loopexit, void %.lr.ph" [Neuron_1/neural_layer.cpp:46]   --->   Operation 64 'br' 'br_ln46' <Predicate = (icmp_ln36) | (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_21 = trunc i16 %numOfOutNeurons_read" [Neuron_1/neural_layer.cpp:20]   --->   Operation 65 'trunc' 'empty_21' <Predicate = (icmp_ln36 & icmp_ln46) | (icmp_ln32 & icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.13ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_10_1, i8 %empty_21, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 66 'call' 'call_ln20' <Predicate = (icmp_ln36 & icmp_ln46) | (icmp_ln32 & icmp_ln46)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 67 'load' 'output_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln38 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [Neuron_1/neural_layer.cpp:38]   --->   Operation 68 'br' 'br_ln38' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%lhs = phi i16 %output_r_load, void %.lr.ph83, i16 %trunc_ln, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split"   --->   Operation 69 'phi' 'lhs' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%inNeurons = phi i16 0, void %.lr.ph83, i16 %inNeurons_1, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split"   --->   Operation 70 'phi' 'inNeurons' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %inNeurons" [Neuron_1/neural_layer.cpp:38]   --->   Operation 71 'sext' 'sext_ln38' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.42ns)   --->   "%icmp_ln38 = icmp_slt  i17 %sext_ln38, i17 %numOfInNeurons_cast" [Neuron_1/neural_layer.cpp:38]   --->   Operation 72 'icmp' 'icmp_ln38' <Predicate = (!cmp981)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.07ns)   --->   "%inNeurons_1 = add i16 %inNeurons, i16 1" [Neuron_1/neural_layer.cpp:38]   --->   Operation 74 'add' 'inNeurons_1' <Predicate = (!cmp981)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %._crit_edge.loopexit, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [Neuron_1/neural_layer.cpp:38]   --->   Operation 75 'br' 'br_ln38' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%weightIndexAdded_load_1 = load i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:41]   --->   Operation 76 'load' 'weightIndexAdded_load_1' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.07ns)   --->   "%add_ln41 = add i16 %inNeurons, i16 %weightIndexAdded_load_1" [Neuron_1/neural_layer.cpp:41]   --->   Operation 77 'add' 'add_ln41' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i16 %add_ln41" [Neuron_1/neural_layer.cpp:41]   --->   Operation 78 'zext' 'zext_ln41' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i16 %inNeurons" [Neuron_1/neural_layer.cpp:41]   --->   Operation 79 'zext' 'zext_ln41_1' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln41"   --->   Operation 80 'getelementptr' 'weights_addr' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 81 'load' 'r_V' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln41_1"   --->   Operation 82 'getelementptr' 'input_r_addr' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr"   --->   Operation 83 'load' 'input_r_load' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln736 = store i16 %lhs, i8 %output_r_addr"   --->   Operation 84 'store' 'store_ln736' <Predicate = (!cmp981 & !icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln43 = br void %._crit_edge" [Neuron_1/neural_layer.cpp:43]   --->   Operation 85 'br' 'br_ln43' <Predicate = (!cmp981 & !icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%weightIndexAdded_load = load i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:43]   --->   Operation 86 'load' 'weightIndexAdded_load' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.07ns)   --->   "%weightIndexAdded_1 = add i16 %weightIndexAdded_load, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:43]   --->   Operation 87 'add' 'weightIndexAdded_1' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln43 = store i16 %weightIndexAdded_1, i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:43]   --->   Operation 88 'store' 'store_ln43' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 1.58>
ST_5 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln36 = store i16 %outNeurons_3, i16 %outNeurons_2" [Neuron_1/neural_layer.cpp:36]   --->   Operation 89 'store' 'store_ln36' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 1.58>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 91 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %r_V"   --->   Operation 92 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr"   --->   Operation 93 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %input_r_load"   --->   Operation 94 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 95 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 96 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 97 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs, i8 0"   --->   Operation 98 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 99 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Neuron_1/neural_layer.cpp:38]   --->   Operation 100 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 101 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_10_1, i8 %empty_21, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 104 'call' 'call_ln20' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z4reluP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEh.exit.loopexit"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [Neuron_1/neural_layer.cpp:49]   --->   Operation 106 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.45ns
The critical path consists of the following:
	s_axi read operation ('numOfOutNeurons', Neuron_1/neural_layer.cpp:20) on port 'numOfOutNeurons' (Neuron_1/neural_layer.cpp:20) [36]  (1 ns)
	'call' operation ('call_ln20', Neuron_1/neural_layer.cpp:20) to 'nnlayer_Pipeline_VITIS_LOOP_32_1' [43]  (4.02 ns)
	blocking operation 2.43 ns on control path)

 <State 2>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('cmp981', Neuron_1/neural_layer.cpp:20) [45]  (2.43 ns)

 <State 3>: 5.57ns
The critical path consists of the following:
	'load' operation ('outNeurons', Neuron_1/neural_layer.cpp:36) on local variable 'outNeurons' [50]  (0 ns)
	'getelementptr' operation ('output_r_addr') [60]  (0 ns)
	'load' operation ('output_r_load') on array 'output_r' [61]  (3.25 ns)
	blocking operation 2.31 ns on control path)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_r_load') on array 'output_r' [61]  (3.25 ns)

 <State 5>: 5.68ns
The critical path consists of the following:
	'phi' operation ('inNeurons') with incoming values : ('inNeurons', Neuron_1/neural_layer.cpp:38) [65]  (0 ns)
	'add' operation ('add_ln41', Neuron_1/neural_layer.cpp:41) [74]  (2.08 ns)
	'getelementptr' operation ('weights_addr') [77]  (0 ns)
	'load' operation ('r.V') on array 'weights' [78]  (3.25 ns)
	blocking operation 0.352 ns on control path)

 <State 6>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'weights' [78]  (3.25 ns)
	'mul' operation of DSP[85] ('mul_ln1245') [83]  (1.05 ns)

 <State 7>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('mul_ln1245') [83]  (1.05 ns)

 <State 8>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('mul_ln1245') [83]  (0 ns)
	'add' operation of DSP[85] ('ret.V') [85]  (2.1 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[85] ('ret.V') [85]  (2.1 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
