/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Register Enum Values                                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_ENUM
#undef GET_REGINFO_ENUM

namespace llvm {

class MCRegisterClass;
extern const MCRegisterClass RISCVMCRegisterClasses[];

namespace RISCV {
enum : unsigned {
  NoRegister,
  FCSR = 1,
  FFLAGS = 2,
  FRM = 3,
  SF_VCIX_STATE = 4,
  SSP = 5,
  VL = 6,
  VLENB = 7,
  VTYPE = 8,
  VXRM = 9,
  VXSAT = 10,
  DUMMY_REG_PAIR_WITH_X0 = 11,
  T0 = 12,
  T1 = 13,
  T2 = 14,
  T3 = 15,
  T4 = 16,
  T5 = 17,
  T6 = 18,
  T7 = 19,
  T8 = 20,
  T9 = 21,
  T10 = 22,
  T11 = 23,
  T12 = 24,
  T13 = 25,
  T14 = 26,
  T15 = 27,
  V0 = 28,
  V1 = 29,
  V2 = 30,
  V3 = 31,
  V4 = 32,
  V5 = 33,
  V6 = 34,
  V7 = 35,
  V8 = 36,
  V9 = 37,
  V10 = 38,
  V11 = 39,
  V12 = 40,
  V13 = 41,
  V14 = 42,
  V15 = 43,
  V16 = 44,
  V17 = 45,
  V18 = 46,
  V19 = 47,
  V20 = 48,
  V21 = 49,
  V22 = 50,
  V23 = 51,
  V24 = 52,
  V25 = 53,
  V26 = 54,
  V27 = 55,
  V28 = 56,
  V29 = 57,
  V30 = 58,
  V31 = 59,
  X0 = 60,
  X1 = 61,
  X2 = 62,
  X3 = 63,
  X4 = 64,
  X5 = 65,
  X6 = 66,
  X7 = 67,
  X8 = 68,
  X9 = 69,
  X10 = 70,
  X11 = 71,
  X12 = 72,
  X13 = 73,
  X14 = 74,
  X15 = 75,
  X16 = 76,
  X17 = 77,
  X18 = 78,
  X19 = 79,
  X20 = 80,
  X21 = 81,
  X22 = 82,
  X23 = 83,
  X24 = 84,
  X25 = 85,
  X26 = 86,
  X27 = 87,
  X28 = 88,
  X29 = 89,
  X30 = 90,
  X31 = 91,
  F0_D = 92,
  F1_D = 93,
  F2_D = 94,
  F3_D = 95,
  F4_D = 96,
  F5_D = 97,
  F6_D = 98,
  F7_D = 99,
  F8_D = 100,
  F9_D = 101,
  F10_D = 102,
  F11_D = 103,
  F12_D = 104,
  F13_D = 105,
  F14_D = 106,
  F15_D = 107,
  F16_D = 108,
  F17_D = 109,
  F18_D = 110,
  F19_D = 111,
  F20_D = 112,
  F21_D = 113,
  F22_D = 114,
  F23_D = 115,
  F24_D = 116,
  F25_D = 117,
  F26_D = 118,
  F27_D = 119,
  F28_D = 120,
  F29_D = 121,
  F30_D = 122,
  F31_D = 123,
  F0_F = 124,
  F1_F = 125,
  F2_F = 126,
  F3_F = 127,
  F4_F = 128,
  F5_F = 129,
  F6_F = 130,
  F7_F = 131,
  F8_F = 132,
  F9_F = 133,
  F10_F = 134,
  F11_F = 135,
  F12_F = 136,
  F13_F = 137,
  F14_F = 138,
  F15_F = 139,
  F16_F = 140,
  F17_F = 141,
  F18_F = 142,
  F19_F = 143,
  F20_F = 144,
  F21_F = 145,
  F22_F = 146,
  F23_F = 147,
  F24_F = 148,
  F25_F = 149,
  F26_F = 150,
  F27_F = 151,
  F28_F = 152,
  F29_F = 153,
  F30_F = 154,
  F31_F = 155,
  F0_H = 156,
  F1_H = 157,
  F2_H = 158,
  F3_H = 159,
  F4_H = 160,
  F5_H = 161,
  F6_H = 162,
  F7_H = 163,
  F8_H = 164,
  F9_H = 165,
  F10_H = 166,
  F11_H = 167,
  F12_H = 168,
  F13_H = 169,
  F14_H = 170,
  F15_H = 171,
  F16_H = 172,
  F17_H = 173,
  F18_H = 174,
  F19_H = 175,
  F20_H = 176,
  F21_H = 177,
  F22_H = 178,
  F23_H = 179,
  F24_H = 180,
  F25_H = 181,
  F26_H = 182,
  F27_H = 183,
  F28_H = 184,
  F29_H = 185,
  F30_H = 186,
  F31_H = 187,
  F0_Q = 188,
  F1_Q = 189,
  F2_Q = 190,
  F3_Q = 191,
  F4_Q = 192,
  F5_Q = 193,
  F6_Q = 194,
  F7_Q = 195,
  F8_Q = 196,
  F9_Q = 197,
  F10_Q = 198,
  F11_Q = 199,
  F12_Q = 200,
  F13_Q = 201,
  F14_Q = 202,
  F15_Q = 203,
  F16_Q = 204,
  F17_Q = 205,
  F18_Q = 206,
  F19_Q = 207,
  F20_Q = 208,
  F21_Q = 209,
  F22_Q = 210,
  F23_Q = 211,
  F24_Q = 212,
  F25_Q = 213,
  F26_Q = 214,
  F27_Q = 215,
  F28_Q = 216,
  F29_Q = 217,
  F30_Q = 218,
  F31_Q = 219,
  X0_H = 220,
  X1_H = 221,
  X2_H = 222,
  X3_H = 223,
  X4_H = 224,
  X5_H = 225,
  X6_H = 226,
  X7_H = 227,
  X8_H = 228,
  X9_H = 229,
  X10_H = 230,
  X11_H = 231,
  X12_H = 232,
  X13_H = 233,
  X14_H = 234,
  X15_H = 235,
  X16_H = 236,
  X17_H = 237,
  X18_H = 238,
  X19_H = 239,
  X20_H = 240,
  X21_H = 241,
  X22_H = 242,
  X23_H = 243,
  X24_H = 244,
  X25_H = 245,
  X26_H = 246,
  X27_H = 247,
  X28_H = 248,
  X29_H = 249,
  X30_H = 250,
  X31_H = 251,
  X0_Pair = 252,
  X0_W = 253,
  X1_W = 254,
  X2_W = 255,
  X3_W = 256,
  X4_W = 257,
  X5_W = 258,
  X6_W = 259,
  X7_W = 260,
  X8_W = 261,
  X9_W = 262,
  X10_W = 263,
  X11_W = 264,
  X12_W = 265,
  X13_W = 266,
  X14_W = 267,
  X15_W = 268,
  X16_W = 269,
  X17_W = 270,
  X18_W = 271,
  X19_W = 272,
  X20_W = 273,
  X21_W = 274,
  X22_W = 275,
  X23_W = 276,
  X24_W = 277,
  X25_W = 278,
  X26_W = 279,
  X27_W = 280,
  X28_W = 281,
  X29_W = 282,
  X30_W = 283,
  X31_W = 284,
  V0M2 = 285,
  V0M4 = 286,
  V0M8 = 287,
  V2M2 = 288,
  V4M2 = 289,
  V4M4 = 290,
  V6M2 = 291,
  V8M2 = 292,
  V8M4 = 293,
  V8M8 = 294,
  V10M2 = 295,
  V12M2 = 296,
  V12M4 = 297,
  V14M2 = 298,
  V16M2 = 299,
  V16M4 = 300,
  V16M8 = 301,
  V18M2 = 302,
  V20M2 = 303,
  V20M4 = 304,
  V22M2 = 305,
  V24M2 = 306,
  V24M4 = 307,
  V24M8 = 308,
  V26M2 = 309,
  V28M2 = 310,
  V28M4 = 311,
  V30M2 = 312,
  X2_X3 = 313,
  X4_X5 = 314,
  X6_X7 = 315,
  X8_X9 = 316,
  X10_X11 = 317,
  X12_X13 = 318,
  X14_X15 = 319,
  X16_X17 = 320,
  X18_X19 = 321,
  X20_X21 = 322,
  X22_X23 = 323,
  X24_X25 = 324,
  X26_X27 = 325,
  X28_X29 = 326,
  X30_X31 = 327,
  V1_V2 = 328,
  V2_V3 = 329,
  V3_V4 = 330,
  V4_V5 = 331,
  V5_V6 = 332,
  V6_V7 = 333,
  V7_V8 = 334,
  V8_V9 = 335,
  V9_V10 = 336,
  V10_V11 = 337,
  V11_V12 = 338,
  V12_V13 = 339,
  V13_V14 = 340,
  V14_V15 = 341,
  V15_V16 = 342,
  V16_V17 = 343,
  V17_V18 = 344,
  V18_V19 = 345,
  V19_V20 = 346,
  V20_V21 = 347,
  V21_V22 = 348,
  V22_V23 = 349,
  V23_V24 = 350,
  V24_V25 = 351,
  V25_V26 = 352,
  V26_V27 = 353,
  V27_V28 = 354,
  V28_V29 = 355,
  V29_V30 = 356,
  V30_V31 = 357,
  V0_V1 = 358,
  V2M2_V4M2 = 359,
  V4M2_V6M2 = 360,
  V6M2_V8M2 = 361,
  V8M2_V10M2 = 362,
  V10M2_V12M2 = 363,
  V12M2_V14M2 = 364,
  V14M2_V16M2 = 365,
  V16M2_V18M2 = 366,
  V18M2_V20M2 = 367,
  V20M2_V22M2 = 368,
  V22M2_V24M2 = 369,
  V24M2_V26M2 = 370,
  V26M2_V28M2 = 371,
  V28M2_V30M2 = 372,
  V0M2_V2M2 = 373,
  V4M4_V8M4 = 374,
  V8M4_V12M4 = 375,
  V12M4_V16M4 = 376,
  V16M4_V20M4 = 377,
  V20M4_V24M4 = 378,
  V24M4_V28M4 = 379,
  V0M4_V4M4 = 380,
  V1_V2_V3 = 381,
  V2_V3_V4 = 382,
  V3_V4_V5 = 383,
  V4_V5_V6 = 384,
  V5_V6_V7 = 385,
  V6_V7_V8 = 386,
  V7_V8_V9 = 387,
  V8_V9_V10 = 388,
  V9_V10_V11 = 389,
  V10_V11_V12 = 390,
  V11_V12_V13 = 391,
  V12_V13_V14 = 392,
  V13_V14_V15 = 393,
  V14_V15_V16 = 394,
  V15_V16_V17 = 395,
  V16_V17_V18 = 396,
  V17_V18_V19 = 397,
  V18_V19_V20 = 398,
  V19_V20_V21 = 399,
  V20_V21_V22 = 400,
  V21_V22_V23 = 401,
  V22_V23_V24 = 402,
  V23_V24_V25 = 403,
  V24_V25_V26 = 404,
  V25_V26_V27 = 405,
  V26_V27_V28 = 406,
  V27_V28_V29 = 407,
  V28_V29_V30 = 408,
  V29_V30_V31 = 409,
  V0_V1_V2 = 410,
  V2M2_V4M2_V6M2 = 411,
  V4M2_V6M2_V8M2 = 412,
  V6M2_V8M2_V10M2 = 413,
  V8M2_V10M2_V12M2 = 414,
  V10M2_V12M2_V14M2 = 415,
  V12M2_V14M2_V16M2 = 416,
  V14M2_V16M2_V18M2 = 417,
  V16M2_V18M2_V20M2 = 418,
  V18M2_V20M2_V22M2 = 419,
  V20M2_V22M2_V24M2 = 420,
  V22M2_V24M2_V26M2 = 421,
  V24M2_V26M2_V28M2 = 422,
  V26M2_V28M2_V30M2 = 423,
  V0M2_V2M2_V4M2 = 424,
  V1_V2_V3_V4 = 425,
  V2_V3_V4_V5 = 426,
  V3_V4_V5_V6 = 427,
  V4_V5_V6_V7 = 428,
  V5_V6_V7_V8 = 429,
  V6_V7_V8_V9 = 430,
  V7_V8_V9_V10 = 431,
  V8_V9_V10_V11 = 432,
  V9_V10_V11_V12 = 433,
  V10_V11_V12_V13 = 434,
  V11_V12_V13_V14 = 435,
  V12_V13_V14_V15 = 436,
  V13_V14_V15_V16 = 437,
  V14_V15_V16_V17 = 438,
  V15_V16_V17_V18 = 439,
  V16_V17_V18_V19 = 440,
  V17_V18_V19_V20 = 441,
  V18_V19_V20_V21 = 442,
  V19_V20_V21_V22 = 443,
  V20_V21_V22_V23 = 444,
  V21_V22_V23_V24 = 445,
  V22_V23_V24_V25 = 446,
  V23_V24_V25_V26 = 447,
  V24_V25_V26_V27 = 448,
  V25_V26_V27_V28 = 449,
  V26_V27_V28_V29 = 450,
  V27_V28_V29_V30 = 451,
  V28_V29_V30_V31 = 452,
  V0_V1_V2_V3 = 453,
  V2M2_V4M2_V6M2_V8M2 = 454,
  V4M2_V6M2_V8M2_V10M2 = 455,
  V6M2_V8M2_V10M2_V12M2 = 456,
  V8M2_V10M2_V12M2_V14M2 = 457,
  V10M2_V12M2_V14M2_V16M2 = 458,
  V12M2_V14M2_V16M2_V18M2 = 459,
  V14M2_V16M2_V18M2_V20M2 = 460,
  V16M2_V18M2_V20M2_V22M2 = 461,
  V18M2_V20M2_V22M2_V24M2 = 462,
  V20M2_V22M2_V24M2_V26M2 = 463,
  V22M2_V24M2_V26M2_V28M2 = 464,
  V24M2_V26M2_V28M2_V30M2 = 465,
  V0M2_V2M2_V4M2_V6M2 = 466,
  V1_V2_V3_V4_V5 = 467,
  V2_V3_V4_V5_V6 = 468,
  V3_V4_V5_V6_V7 = 469,
  V4_V5_V6_V7_V8 = 470,
  V5_V6_V7_V8_V9 = 471,
  V6_V7_V8_V9_V10 = 472,
  V7_V8_V9_V10_V11 = 473,
  V8_V9_V10_V11_V12 = 474,
  V9_V10_V11_V12_V13 = 475,
  V10_V11_V12_V13_V14 = 476,
  V11_V12_V13_V14_V15 = 477,
  V12_V13_V14_V15_V16 = 478,
  V13_V14_V15_V16_V17 = 479,
  V14_V15_V16_V17_V18 = 480,
  V15_V16_V17_V18_V19 = 481,
  V16_V17_V18_V19_V20 = 482,
  V17_V18_V19_V20_V21 = 483,
  V18_V19_V20_V21_V22 = 484,
  V19_V20_V21_V22_V23 = 485,
  V20_V21_V22_V23_V24 = 486,
  V21_V22_V23_V24_V25 = 487,
  V22_V23_V24_V25_V26 = 488,
  V23_V24_V25_V26_V27 = 489,
  V24_V25_V26_V27_V28 = 490,
  V25_V26_V27_V28_V29 = 491,
  V26_V27_V28_V29_V30 = 492,
  V27_V28_V29_V30_V31 = 493,
  V0_V1_V2_V3_V4 = 494,
  V1_V2_V3_V4_V5_V6 = 495,
  V2_V3_V4_V5_V6_V7 = 496,
  V3_V4_V5_V6_V7_V8 = 497,
  V4_V5_V6_V7_V8_V9 = 498,
  V5_V6_V7_V8_V9_V10 = 499,
  V6_V7_V8_V9_V10_V11 = 500,
  V7_V8_V9_V10_V11_V12 = 501,
  V8_V9_V10_V11_V12_V13 = 502,
  V9_V10_V11_V12_V13_V14 = 503,
  V10_V11_V12_V13_V14_V15 = 504,
  V11_V12_V13_V14_V15_V16 = 505,
  V12_V13_V14_V15_V16_V17 = 506,
  V13_V14_V15_V16_V17_V18 = 507,
  V14_V15_V16_V17_V18_V19 = 508,
  V15_V16_V17_V18_V19_V20 = 509,
  V16_V17_V18_V19_V20_V21 = 510,
  V17_V18_V19_V20_V21_V22 = 511,
  V18_V19_V20_V21_V22_V23 = 512,
  V19_V20_V21_V22_V23_V24 = 513,
  V20_V21_V22_V23_V24_V25 = 514,
  V21_V22_V23_V24_V25_V26 = 515,
  V22_V23_V24_V25_V26_V27 = 516,
  V23_V24_V25_V26_V27_V28 = 517,
  V24_V25_V26_V27_V28_V29 = 518,
  V25_V26_V27_V28_V29_V30 = 519,
  V26_V27_V28_V29_V30_V31 = 520,
  V0_V1_V2_V3_V4_V5 = 521,
  V1_V2_V3_V4_V5_V6_V7 = 522,
  V2_V3_V4_V5_V6_V7_V8 = 523,
  V3_V4_V5_V6_V7_V8_V9 = 524,
  V4_V5_V6_V7_V8_V9_V10 = 525,
  V5_V6_V7_V8_V9_V10_V11 = 526,
  V6_V7_V8_V9_V10_V11_V12 = 527,
  V7_V8_V9_V10_V11_V12_V13 = 528,
  V8_V9_V10_V11_V12_V13_V14 = 529,
  V9_V10_V11_V12_V13_V14_V15 = 530,
  V10_V11_V12_V13_V14_V15_V16 = 531,
  V11_V12_V13_V14_V15_V16_V17 = 532,
  V12_V13_V14_V15_V16_V17_V18 = 533,
  V13_V14_V15_V16_V17_V18_V19 = 534,
  V14_V15_V16_V17_V18_V19_V20 = 535,
  V15_V16_V17_V18_V19_V20_V21 = 536,
  V16_V17_V18_V19_V20_V21_V22 = 537,
  V17_V18_V19_V20_V21_V22_V23 = 538,
  V18_V19_V20_V21_V22_V23_V24 = 539,
  V19_V20_V21_V22_V23_V24_V25 = 540,
  V20_V21_V22_V23_V24_V25_V26 = 541,
  V21_V22_V23_V24_V25_V26_V27 = 542,
  V22_V23_V24_V25_V26_V27_V28 = 543,
  V23_V24_V25_V26_V27_V28_V29 = 544,
  V24_V25_V26_V27_V28_V29_V30 = 545,
  V25_V26_V27_V28_V29_V30_V31 = 546,
  V0_V1_V2_V3_V4_V5_V6 = 547,
  V1_V2_V3_V4_V5_V6_V7_V8 = 548,
  V2_V3_V4_V5_V6_V7_V8_V9 = 549,
  V3_V4_V5_V6_V7_V8_V9_V10 = 550,
  V4_V5_V6_V7_V8_V9_V10_V11 = 551,
  V5_V6_V7_V8_V9_V10_V11_V12 = 552,
  V6_V7_V8_V9_V10_V11_V12_V13 = 553,
  V7_V8_V9_V10_V11_V12_V13_V14 = 554,
  V8_V9_V10_V11_V12_V13_V14_V15 = 555,
  V9_V10_V11_V12_V13_V14_V15_V16 = 556,
  V10_V11_V12_V13_V14_V15_V16_V17 = 557,
  V11_V12_V13_V14_V15_V16_V17_V18 = 558,
  V12_V13_V14_V15_V16_V17_V18_V19 = 559,
  V13_V14_V15_V16_V17_V18_V19_V20 = 560,
  V14_V15_V16_V17_V18_V19_V20_V21 = 561,
  V15_V16_V17_V18_V19_V20_V21_V22 = 562,
  V16_V17_V18_V19_V20_V21_V22_V23 = 563,
  V17_V18_V19_V20_V21_V22_V23_V24 = 564,
  V18_V19_V20_V21_V22_V23_V24_V25 = 565,
  V19_V20_V21_V22_V23_V24_V25_V26 = 566,
  V20_V21_V22_V23_V24_V25_V26_V27 = 567,
  V21_V22_V23_V24_V25_V26_V27_V28 = 568,
  V22_V23_V24_V25_V26_V27_V28_V29 = 569,
  V23_V24_V25_V26_V27_V28_V29_V30 = 570,
  V24_V25_V26_V27_V28_V29_V30_V31 = 571,
  V0_V1_V2_V3_V4_V5_V6_V7 = 572,
  NUM_TARGET_REGS // 573
};
} // end namespace RISCV

// Register classes

namespace RISCV {
enum {
  FPR16RegClassID = 0,
  GPRF16RegClassID = 1,
  GPRF16NoX0RegClassID = 2,
  FPR16CRegClassID = 3,
  GPRF16CRegClassID = 4,
  GPRAllRegClassID = 5,
  FPR32RegClassID = 6,
  GPRRegClassID = 7,
  GPRF32RegClassID = 8,
  GPRF32NoX0RegClassID = 9,
  GPRNoX0RegClassID = 10,
  GPRNoX2RegClassID = 11,
  GPRNoX31RegClassID = 12,
  GPRNoX0X2RegClassID = 13,
  GPRNoX0_and_GPRNoX31RegClassID = 14,
  GPRNoX2_and_GPRNoX31RegClassID = 15,
  GPRNoX0X2_and_GPRNoX31RegClassID = 16,
  GPRJALRRegClassID = 17,
  GPRJALRNonX7RegClassID = 18,
  GPRJALR_and_GPRNoX31RegClassID = 19,
  GPRJALRNonX7_and_GPRNoX31RegClassID = 20,
  TRRegClassID = 21,
  GPRTCRegClassID = 22,
  GPRNoX31_and_GPRTCRegClassID = 23,
  GPRTCNonX7RegClassID = 24,
  GPRNoX31_and_GPRTCNonX7RegClassID = 25,
  FPR32CRegClassID = 26,
  GPRCRegClassID = 27,
  GPRF32CRegClassID = 28,
  SR07RegClassID = 29,
  TRM2RegClassID = 30,
  GPRC_and_GPRTCRegClassID = 31,
  TRM4RegClassID = 32,
  VCSRRegClassID = 33,
  GPRC_and_SR07RegClassID = 34,
  GPRX1X5RegClassID = 35,
  GPRX0RegClassID = 36,
  GPRX1RegClassID = 37,
  GPRX5RegClassID = 38,
  GPRX7RegClassID = 39,
  SPRegClassID = 40,
  anonymous_13783RegClassID = 41,
  GPRPairRegClassID = 42,
  GPRPairNoX0RegClassID = 43,
  GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID = 44,
  GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID = 45,
  GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID = 46,
  GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID = 47,
  GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID = 48,
  GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID = 49,
  GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID = 50,
  GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID = 51,
  GPRPair_with_sub_gpr_even_in_GPRTCRegClassID = 52,
  GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID = 53,
  GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClassID = 54,
  GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClassID = 55,
  GPRPairCRegClassID = 56,
  GPRPair_with_sub_gpr_even_in_SR07RegClassID = 57,
  GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCRegClassID = 58,
  GPRPair_with_sub_gpr_even_in_GPRC_and_SR07RegClassID = 59,
  GPRPair_with_sub_gpr_even_in_GPRX0RegClassID = 60,
  GPRPair_with_sub_gpr_even_in_SPRegClassID = 61,
  GPRPair_with_sub_gpr_odd_in_GPRX1X5RegClassID = 62,
  GPRPair_with_sub_gpr_odd_in_GPRX7RegClassID = 63,
  FPR64RegClassID = 64,
  VMRegClassID = 65,
  VRRegClassID = 66,
  VRNoV0RegClassID = 67,
  FPR64CRegClassID = 68,
  VMV0RegClassID = 69,
  VRN2M1RegClassID = 70,
  VRN2M1NoV0RegClassID = 71,
  VRM2RegClassID = 72,
  VRM2NoV0RegClassID = 73,
  VRM2_with_sub_vrm1_0_in_VMV0RegClassID = 74,
  VRN2M1_with_sub_vrm1_0_in_VMV0RegClassID = 75,
  FPR128RegClassID = 76,
  FPR128_with_sub_16_in_FPR16CRegClassID = 77,
  VRN3M1RegClassID = 78,
  VRN3M1NoV0RegClassID = 79,
  VRN3M1_with_sub_vrm1_0_in_VMV0RegClassID = 80,
  VRN4M1RegClassID = 81,
  VRN4M1NoV0RegClassID = 82,
  VRN2M2RegClassID = 83,
  VRN2M2NoV0RegClassID = 84,
  VRM4RegClassID = 85,
  VRM4NoV0RegClassID = 86,
  VRM4_with_sub_vrm1_0_in_VMV0RegClassID = 87,
  VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID = 88,
  VRN4M1_with_sub_vrm1_0_in_VMV0RegClassID = 89,
  VRN5M1RegClassID = 90,
  VRN5M1NoV0RegClassID = 91,
  VRN5M1_with_sub_vrm1_0_in_VMV0RegClassID = 92,
  VRN6M1RegClassID = 93,
  VRN6M1NoV0RegClassID = 94,
  VRN3M2RegClassID = 95,
  VRN3M2NoV0RegClassID = 96,
  VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID = 97,
  VRN6M1_with_sub_vrm1_0_in_VMV0RegClassID = 98,
  VRN7M1RegClassID = 99,
  VRN7M1NoV0RegClassID = 100,
  VRN7M1_with_sub_vrm1_0_in_VMV0RegClassID = 101,
  VRN8M1RegClassID = 102,
  VRN8M1NoV0RegClassID = 103,
  VRN4M2RegClassID = 104,
  VRN4M2NoV0RegClassID = 105,
  VRN2M4RegClassID = 106,
  VRN2M4NoV0RegClassID = 107,
  VRM8RegClassID = 108,
  VRM8NoV0RegClassID = 109,
  VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID = 110,
  VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID = 111,
  VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID = 112,
  VRN8M1_with_sub_vrm1_0_in_VMV0RegClassID = 113,

};
} // end namespace RISCV


// Register alternate name indices

namespace RISCV {
enum {
  ABIRegAltName,	// 0
  NoRegAltName,	// 1
  NUM_TARGET_REG_ALT_NAMES = 2
};
} // end namespace RISCV


// Subregister indices

namespace RISCV {
enum : uint16_t {
  NoSubRegister,
  sub_16,	// 1
  sub_32,	// 2
  sub_64,	// 3
  sub_gpr_even,	// 4
  sub_gpr_odd,	// 5
  sub_vrm1_0,	// 6
  sub_vrm1_1,	// 7
  sub_vrm1_2,	// 8
  sub_vrm1_3,	// 9
  sub_vrm1_4,	// 10
  sub_vrm1_5,	// 11
  sub_vrm1_6,	// 12
  sub_vrm1_7,	// 13
  sub_vrm2_0,	// 14
  sub_vrm2_1,	// 15
  sub_vrm2_2,	// 16
  sub_vrm2_3,	// 17
  sub_vrm4_0,	// 18
  sub_vrm4_1,	// 19
  sub_gpr_odd_then_sub_16,	// 20
  sub_gpr_odd_then_sub_32,	// 21
  sub_vrm1_0_sub_vrm1_1,	// 22
  sub_vrm1_0_sub_vrm1_1_sub_vrm1_2,	// 23
  sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3,	// 24
  sub_vrm1_1_sub_vrm1_2,	// 25
  sub_vrm1_1_sub_vrm1_2_sub_vrm1_3,	// 26
  sub_vrm1_2_sub_vrm1_3,	// 27
  sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4,	// 28
  sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5,	// 29
  sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6,	// 30
  sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7,	// 31
  sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4,	// 32
  sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5,	// 33
  sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6,	// 34
  sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7,	// 35
  sub_vrm1_2_sub_vrm1_3_sub_vrm1_4,	// 36
  sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5,	// 37
  sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6,	// 38
  sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7,	// 39
  sub_vrm1_3_sub_vrm1_4,	// 40
  sub_vrm1_3_sub_vrm1_4_sub_vrm1_5,	// 41
  sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6,	// 42
  sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7,	// 43
  sub_vrm1_4_sub_vrm1_5,	// 44
  sub_vrm1_4_sub_vrm1_5_sub_vrm1_6,	// 45
  sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7,	// 46
  sub_vrm1_5_sub_vrm1_6,	// 47
  sub_vrm1_5_sub_vrm1_6_sub_vrm1_7,	// 48
  sub_vrm1_6_sub_vrm1_7,	// 49
  sub_vrm2_0_sub_vrm2_1,	// 50
  sub_vrm2_0_sub_vrm2_1_sub_vrm2_2,	// 51
  sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3,	// 52
  sub_vrm2_1_sub_vrm2_2,	// 53
  sub_vrm2_1_sub_vrm2_2_sub_vrm2_3,	// 54
  sub_vrm2_2_sub_vrm2_3,	// 55
  NUM_TARGET_SUBREGS
};
} // end namespace RISCV

// Register pressure sets enum.
namespace RISCV {
enum RegisterPressureSets {
  GPRC_and_SR07 = 0,
  GPRX0 = 1,
  SP = 2,
  GPRX7 = 3,
  GPRX1 = 4,
  TRM4 = 5,
  FPR16C = 6,
  GPRF16C = 7,
  SR07 = 8,
  TRM2 = 9,
  VMV0 = 10,
  GPRF16C_with_SR07 = 11,
  TR = 12,
  GPRTC = 13,
  VRM8NoV0 = 14,
  FPR16 = 15,
  VM = 16,
  GPRAll = 17,
};
} // end namespace RISCV

} // end namespace llvm

#endif // GET_REGINFO_ENUM

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* MC Register Information                                                    *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_MC_DESC
#undef GET_REGINFO_MC_DESC

namespace llvm {

extern const int16_t RISCVRegDiffLists[] = {
  /* 0 */ -192, 193, -33, -209, 0,
  /* 5 */ 33, -193, 0,
  /* 8 */ -105, 0,
  /* 10 */ -103, 0,
  /* 12 */ -101, 0,
  /* 14 */ -99, 0,
  /* 16 */ -97, 0,
  /* 18 */ -95, 0,
  /* 20 */ 25, -106, -86, 0,
  /* 24 */ 253, -1, -3, 49, 52, 43, -80, 121, 27, 26, 25, -148, 42, -86, 0,
  /* 39 */ 257, 1, 1, 71, 52, 43, -80, 121, 27, 26, 25, -148, 42, -86, 0,
  /* 54 */ -1, -3, 64, 51, 42, -86, 0,
  /* 61 */ 1, 1, 86, 51, 42, -86, 0,
  /* 68 */ -104, -85, 0,
  /* 71 */ -102, -84, 0,
  /* 74 */ -100, -83, 0,
  /* 77 */ -98, -82, 0,
  /* 80 */ -96, -81, 0,
  /* 83 */ -466, 1, 1, 1, 1, 326, 52, 43, -125, 53, -52, 96, -43, -52, 0,
  /* 98 */ -438, 1, 1, 1, 1, 295, 53, 44, -96, 53, -52, 96, -43, -52, 0,
  /* 113 */ -88, -257, 1, 259, -258, 1, 327, 52, 43, -125, 53, -52, 0,
  /* 126 */ -493, 1, 1, 1, 1, 1, 325, 52, 43, -125, 53, -52, 165, -69, 42, -85, 44, -96, 53, -52, 0,
  /* 147 */ -466, 1, 1, 1, 1, 1, 294, 53, 44, -96, 53, -52, 137, -41, 42, -85, 44, -96, 53, -52, 0,
  /* 168 */ -519, 1, 1, 1, 1, 1, 1, 324, 52, 43, -125, 53, -52, 165, 27, -96, 42, 28, -113, 44, 42, -138, 53, 44, -96, 53, -52, 0,
  /* 196 */ -493, 1, 1, 1, 1, 1, 1, 293, 53, 44, -96, 53, -52, 137, 28, -69, 42, 28, -113, 44, 42, -138, 53, 44, -96, 53, -52, 0,
  /* 224 */ -544, 1, 1, 1, 1, 1, 1, 1, 323, 52, 43, -125, 53, -52, 165, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 0,
  /* 260 */ -519, 1, 1, 1, 1, 1, 1, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, -96, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 0,
  /* 296 */ -71, -258, 1, 258, -257, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 309 */ -71, -257, 1, 258, -257, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 322 */ -70, -256, 1, 258, -257, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 335 */ -70, -257, 1, 257, -256, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 348 */ -68, -257, 1, 257, -256, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 361 */ -68, -256, 1, 257, -256, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 374 */ -67, -255, 1, 257, -256, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 387 */ -67, -256, 1, 256, -255, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 400 */ -65, -256, 1, 256, -255, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 413 */ -65, -255, 1, 256, -255, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 426 */ -64, -254, 1, 256, -255, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 439 */ -64, -255, 1, 255, -254, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 452 */ -62, -255, 1, 255, -254, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 465 */ -62, -254, 1, 255, -254, 1, 296, 53, 44, -96, 53, -52, 0,
  /* 478 */ -425, 1, 1, 1, 327, 52, -82, 53, -52, 0,
  /* 488 */ -396, 1, 1, 1, 296, 53, -52, 53, -52, 0,
  /* 498 */ -94, -1, -257, 1, 259, -258, 1, 259, -1, -257, 1, 258, -257, 1, 323, 52, 43, -125, 53, -52, 165, 27, 26, 25, -147, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 40, 51, 42, -107, 52, -51, 0,
  /* 547 */ -72, -1, -254, 1, 256, -255, 1, 256, -1, -254, 1, 255, -254, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 13, 52, 43, -94, 52, -51, 0,
  /* 596 */ -74, -1, -255, 1, 256, -255, 1, 256, -1, -254, 1, 256, -255, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 15, 52, 43, -94, 52, -51, 0,
  /* 645 */ -77, -1, -255, 1, 257, -256, 1, 257, -1, -255, 1, 256, -255, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 17, 52, 43, -94, 52, -51, 0,
  /* 694 */ -79, -1, -256, 1, 257, -256, 1, 257, -1, -255, 1, 257, -256, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 19, 52, 43, -94, 52, -51, 0,
  /* 743 */ -82, -1, -256, 1, 258, -257, 1, 258, -1, -256, 1, 257, -256, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 21, 52, 43, -94, 52, -51, 0,
  /* 792 */ -84, -1, -257, 1, 258, -257, 1, 258, -1, -256, 1, 258, -257, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 23, 52, 43, -94, 52, -51, 0,
  /* 841 */ -181, -257, 1, 259, -258, 1, 258, -257, 1, 258, -257, 1, 323, 52, 43, -125, 53, -52, 165, 27, 26, 25, -147, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 40, 51, -65, 52, -51, 0,
  /* 887 */ -159, -254, 1, 256, -255, 1, 255, -254, 1, 255, -254, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 13, 52, -51, 52, -51, 0,
  /* 933 */ -159, -255, 1, 255, -254, 1, 256, -255, 1, 255, -254, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 14, 52, -51, 52, -51, 0,
  /* 979 */ -160, -255, 1, 256, -255, 1, 255, -254, 1, 256, -255, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 15, 52, -51, 52, -51, 0,
  /* 1025 */ -160, -256, 1, 256, -255, 1, 256, -255, 1, 255, -254, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 16, 52, -51, 52, -51, 0,
  /* 1071 */ -162, -255, 1, 257, -256, 1, 256, -255, 1, 256, -255, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 17, 52, -51, 52, -51, 0,
  /* 1117 */ -162, -256, 1, 256, -255, 1, 257, -256, 1, 256, -255, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 18, 52, -51, 52, -51, 0,
  /* 1163 */ -163, -256, 1, 257, -256, 1, 256, -255, 1, 257, -256, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 19, 52, -51, 52, -51, 0,
  /* 1209 */ -163, -257, 1, 257, -256, 1, 257, -256, 1, 256, -255, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 20, 52, -51, 52, -51, 0,
  /* 1255 */ -165, -256, 1, 258, -257, 1, 257, -256, 1, 257, -256, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 21, 52, -51, 52, -51, 0,
  /* 1301 */ -165, -257, 1, 257, -256, 1, 258, -257, 1, 257, -256, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 22, 52, -51, 52, -51, 0,
  /* 1347 */ -166, -257, 1, 258, -257, 1, 257, -256, 1, 258, -257, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 23, 52, -51, 52, -51, 0,
  /* 1393 */ -166, -258, 1, 258, -257, 1, 258, -257, 1, 257, -256, 1, 292, 53, 44, -96, 53, -52, 137, 28, 27, 26, -122, 42, 28, 27, -140, 44, 42, 28, -166, 53, 44, 42, -138, 53, 44, -96, 53, -52, 24, 52, -51, 52, -51, 0,
  /* 1439 */ -251, 193, -33, -159, 193, -33, 0,
  /* 1446 */ -250, 193, -33, -159, 193, -33, 0,
  /* 1453 */ -249, 193, -33, -159, 193, -33, 0,
  /* 1460 */ -248, 193, -33, -159, 193, -33, 0,
  /* 1467 */ -247, 193, -33, -159, 193, -33, 0,
  /* 1474 */ -246, 193, -33, -159, 193, -33, 0,
  /* 1481 */ -245, 193, -33, -159, 193, -33, 0,
  /* 1488 */ -244, 193, -33, -159, 193, -33, 0,
  /* 1495 */ -243, 193, -33, -159, 193, -33, 0,
  /* 1502 */ -242, 193, -33, -159, 193, -33, 0,
  /* 1509 */ -241, 193, -33, -159, 193, -33, 0,
  /* 1516 */ -240, 193, -33, -159, 193, -33, 0,
  /* 1523 */ -239, 193, -33, -159, 193, -33, 0,
  /* 1530 */ -238, 193, -33, -159, 193, -33, 0,
  /* 1537 */ -237, 193, -33, -159, 193, -33, 0,
  /* 1544 */ -382, 1, 1, 328, -30, 0,
  /* 1550 */ -139, -257, 1, 259, -258, 1, 258, -257, 1, 325, 52, 43, -125, 53, -52, 165, 27, -96, 42, -85, 44, -96, 53, -52, 42, -14, 0,
  /* 1577 */ -330, 1, 0,
  /* 1580 */ -299, 1, 0,
  /* 1583 */ -1, -257, 1, 259, -258, 1, 0,
  /* 1590 */ -1, -1, -257, 1, 259, -258, 1, 259, -1, -257, 1, 258, -257, 1, 0,
  /* 1605 */ -1, -256, 1, 258, -257, 1, 0,
  /* 1612 */ -1, -1, -256, 1, 258, -257, 1, 258, -1, -256, 1, 257, -256, 1, 0,
  /* 1627 */ -1, -255, 1, 257, -256, 1, 0,
  /* 1634 */ -1, -1, -255, 1, 257, -256, 1, 257, -1, -255, 1, 256, -255, 1, 0,
  /* 1649 */ -1, -254, 1, 256, -255, 1, 0,
  /* 1656 */ -1, -1, -254, 1, 256, -255, 1, 256, -1, -254, 1, 255, -254, 1, 0,
  /* 1671 */ 1, 1, 1, 1, 1, 1, 1, 0,
  /* 1679 */ -114, -255, 1, 255, -254, 1, 255, -254, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 14, 1, 0,
  /* 1706 */ -116, -254, 1, 256, -255, 1, 255, -254, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 15, 1, 0,
  /* 1733 */ -116, -255, 1, 255, -254, 1, 256, -255, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 16, 1, 0,
  /* 1760 */ -117, -255, 1, 256, -255, 1, 255, -254, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 17, 1, 0,
  /* 1787 */ -117, -256, 1, 256, -255, 1, 256, -255, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 18, 1, 0,
  /* 1814 */ -119, -255, 1, 257, -256, 1, 256, -255, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 19, 1, 0,
  /* 1841 */ -119, -256, 1, 256, -255, 1, 257, -256, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 20, 1, 0,
  /* 1868 */ -120, -256, 1, 257, -256, 1, 256, -255, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 21, 1, 0,
  /* 1895 */ -120, -257, 1, 257, -256, 1, 257, -256, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 22, 1, 0,
  /* 1922 */ -122, -256, 1, 258, -257, 1, 257, -256, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 23, 1, 0,
  /* 1949 */ -122, -257, 1, 257, -256, 1, 258, -257, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 24, 1, 0,
  /* 1976 */ -123, -257, 1, 258, -257, 1, 257, -256, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 25, 1, 0,
  /* 2003 */ -123, -258, 1, 258, -257, 1, 258, -257, 1, 294, 53, 44, -96, 53, -52, 137, 28, -69, 42, -85, 44, -96, 53, -52, 26, 1, 0,
  /* 2030 */ 1, 70, 1, 0,
  /* 2034 */ 1, 75, 1, 0,
  /* 2038 */ -3, 76, 1, 0,
  /* 2042 */ 1, 80, 1, 0,
  /* 2046 */ -3, 81, 1, 0,
  /* 2050 */ -352, 1, 1, 297, 1, 0,
  /* 2056 */ 257, -2, 1, 42, 1, 51, 1, 43, -70, 28, 44, -71, 68, 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 75, 26, -99, 92, 2, 2, 2, 0,
  /* 2106 */ 256, -1, -3, 46, 1, 51, 43, -68, 26, 1, 43, -69, 68, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 47, 26, 1, 25, -97, 92, 2, 2, 2, 0,
  /* 2156 */ 256, 1, 1, 40, 1, 51, 1, 43, -69, 27, 44, -70, 67, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 100, 28, 27, 26, -141, 43, -82, 122, 26, 1, 25, -95, 47, 26, 1, 25, -97, 92, 2, 2, 2, 0,
  /* 2206 */ 52, 1, 43, -69, 68, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 123, 26, 1, 25, -95, 47, 26, 1, 25, -97, 92, 2, 2, 2, 0,
  /* 2241 */ 256, -1, -3, 46, 1, 51, 1, 43, -72, 30, 44, -73, 70, 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 77, 26, -101, 94, 2, 2, 2, 0,
  /* 2291 */ 256, 1, -3, 44, 1, 51, 1, 43, -71, 29, 44, -72, 69, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 103, 28, 27, 26, -143, 43, -83, 125, 26, 1, 25, -97, 49, 26, 1, 25, -99, 94, 2, 2, 2, 0,
  /* 2341 */ 256, -2, 1, 43, 1, 51, 43, -70, 28, 1, 43, -71, 110, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 49, 26, 1, 25, -99, 94, 2, 2, 2, 0,
  /* 2391 */ 52, 1, 43, -71, 70, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 49, 26, 1, 25, -99, 94, 2, 2, 2, 0,
  /* 2426 */ 255, 1, 1, 41, 1, 51, 43, -69, 27, 1, 43, -70, 109, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 59, 41, 1, 27, 1, 26, 1, 25, -141, 43, -82, 149, 25, -95, 47, 26, 1, 25, -97, 94, 2, 2, 2, 0,
  /* 2476 */ 52, 1, 43, -70, 69, 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, 1, 26, 1, 25, -141, 43, -82, 126, 26, 1, 25, -97, 94, 2, 2, 2, 0,
  /* 2512 */ 256, -2, 1, 43, 1, 51, 1, 43, -74, 32, 44, -75, 72, 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 79, 26, -103, 96, 2, 2, 2, 0,
  /* 2562 */ 255, 1, 1, 41, 1, 51, 1, 43, -73, 31, 44, -74, 71, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 106, 28, 27, 26, -145, 43, -84, 128, 26, 1, 25, -99, 51, 26, 1, 25, -101, 96, 2, 2, 2, 0,
  /* 2612 */ 255, -1, -3, 47, 1, 51, 43, -72, 30, 1, 43, -73, 112, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 51, 26, 1, 25, -101, 96, 2, 2, 2, 0,
  /* 2662 */ 52, 1, 43, -73, 72, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 51, 26, 1, 25, -101, 96, 2, 2, 2, 0,
  /* 2697 */ 255, 1, -3, 45, 1, 51, 43, -71, 29, 1, 43, -72, 111, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 62, 41, 1, 27, 1, 26, 1, 25, -143, 43, -83, 152, 25, -97, 49, 26, 1, 25, -99, 96, 2, 2, 2, 0,
  /* 2747 */ 52, 1, 43, -72, 71, 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, 1, 26, 1, 25, -143, 43, -83, 129, 26, 1, 25, -99, 96, 2, 2, 2, 0,
  /* 2783 */ 255, -1, -3, 47, 1, 51, 1, 43, -76, 34, 44, -77, 74, 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 81, 26, -105, 98, 2, 2, 2, 0,
  /* 2833 */ 255, 1, -3, 45, 1, 51, 1, 43, -75, 33, 44, -76, 73, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 109, 28, 27, 26, -147, 43, -85, 131, 26, 1, 25, -101, 53, 26, 1, 25, -103, 98, 2, 2, 2, 0,
  /* 2883 */ 255, -2, 1, 44, 1, 51, 43, -74, 32, 1, 43, -75, 114, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 53, 26, 1, 25, -103, 98, 2, 2, 2, 0,
  /* 2933 */ 52, 1, 43, -75, 74, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 53, 26, 1, 25, -103, 98, 2, 2, 2, 0,
  /* 2968 */ 254, 1, 1, 42, 1, 51, 43, -73, 31, 1, 43, -74, 113, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 65, 41, 1, 27, 1, 26, 1, 25, -145, 43, -84, 155, 25, -99, 51, 26, 1, 25, -101, 98, 2, 2, 2, 0,
  /* 3018 */ 52, 1, 43, -74, 73, 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, 1, 26, 1, 25, -145, 43, -84, 132, 26, 1, 25, -101, 98, 2, 2, 2, 0,
  /* 3054 */ 254, 1, 1, 42, 1, 51, 1, 43, -77, 35, 44, -78, 75, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 112, 28, 27, 26, -149, 43, -86, 134, 26, 1, 25, -103, 55, 26, 1, 25, -105, 100, 2, 2, 2, 0,
  /* 3104 */ 254, -1, -3, 48, 1, 51, 43, -76, 34, 1, 43, -77, 116, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 55, 26, 1, 25, -105, 100, 2, 2, 2, 0,
  /* 3154 */ 52, 1, 43, -77, 76, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 55, 26, 1, 25, -105, 100, 2, 2, 2, 0,
  /* 3189 */ 254, 1, -3, 46, 1, 51, 43, -75, 33, 1, 43, -76, 115, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 68, 41, 1, 27, 1, 26, 1, 25, -147, 43, -85, 158, 25, -101, 53, 26, 1, 25, -103, 100, 2, 2, 2, 0,
  /* 3239 */ 52, 1, 43, -76, 75, 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, 1, 26, 1, 25, -147, 43, -85, 135, 26, 1, 25, -103, 100, 2, 2, 2, 0,
  /* 3275 */ 257, -1, -3, 45, 1, 51, 1, 43, -68, 26, 44, -69, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 53, 41, 27, 52, -78, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 73, 26, -97, 92, 2, 2, 0,
  /* 3324 */ 52, 43, -68, 26, 44, -69, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 73, 26, -97, 92, 2, 2, 0,
  /* 3363 */ 44, -69, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 123, 26, 1, 25, -95, 73, 26, -97, 92, 2, 2, 0,
  /* 3391 */ 52, 43, -70, 28, 44, -71, 110, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 75, 26, -99, 94, 2, 2, 0,
  /* 3430 */ 44, -71, 70, 41, 1, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 126, 26, 1, 25, -97, 75, 26, -99, 94, 2, 2, 0,
  /* 3458 */ 52, 43, -69, 27, 44, -70, 109, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 100, 28, 27, 26, -141, 43, -82, 149, 25, -95, 47, 26, 1, 25, -97, 94, 2, 2, 0,
  /* 3497 */ 43, -69, 110, 27, -67, 41, 27, 26, -52, 27, 26, 25, -139, 1, 42, -81, 150, 25, -95, 47, 26, 1, 25, -97, 94, 2, 2, 0,
  /* 3525 */ 44, -70, 69, 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 100, 28, 27, 26, -141, 43, -82, 126, 26, 1, 25, -97, 94, 2, 2, 0,
  /* 3554 */ 41, 27, 26, -52, 27, 26, 25, -138, 42, -81, 127, 26, 1, 25, -97, 94, 2, 2, 0,
  /* 3573 */ 52, 1, 43, -68, 69, 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 53, 41, 27, 52, -78, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 2, 0,
  /* 3608 */ 43, -68, 69, 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 2, 0,
  /* 3637 */ 256, 1, -3, 44, 1, 51, 43, -67, 25, 1, 43, -68, 69, 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 93, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 2, 0,
  /* 3683 */ 41, 1, 27, 1, 26, 1, 25, -139, 43, -81, 123, 26, 1, 25, -95, 94, 2, 2, 0,
  /* 3702 */ 52, 43, -72, 30, 44, -73, 112, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 77, 26, -101, 96, 2, 2, 0,
  /* 3741 */ 44, -73, 72, 41, 1, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 129, 26, 1, 25, -99, 77, 26, -101, 96, 2, 2, 0,
  /* 3769 */ 52, 43, -71, 29, 44, -72, 111, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 103, 28, 27, 26, -143, 43, -83, 152, 25, -97, 49, 26, 1, 25, -99, 96, 2, 2, 0,
  /* 3808 */ 43, -71, 112, 27, -67, 41, 27, 26, -52, 27, 26, 25, -141, 1, 42, -82, 153, 25, -97, 49, 26, 1, 25, -99, 96, 2, 2, 0,
  /* 3836 */ 44, -72, 71, 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 103, 28, 27, 26, -143, 43, -83, 129, 26, 1, 25, -99, 96, 2, 2, 0,
  /* 3865 */ 41, 27, 26, -52, 27, 26, 25, -140, 42, -82, 130, 26, 1, 25, -99, 96, 2, 2, 0,
  /* 3884 */ 43, -70, 111, 27, 26, 25, -138, 42, -81, 59, 41, 1, 27, 1, 26, 1, 25, -141, 43, -82, 126, 26, 1, 25, -97, 96, 2, 2, 0,
  /* 3913 */ 52, 43, -74, 32, 44, -75, 114, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 79, 26, -103, 98, 2, 2, 0,
  /* 3952 */ 44, -75, 74, 41, 1, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 132, 26, 1, 25, -101, 79, 26, -103, 98, 2, 2, 0,
  /* 3980 */ 52, 43, -73, 31, 44, -74, 113, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 106, 28, 27, 26, -145, 43, -84, 155, 25, -99, 51, 26, 1, 25, -101, 98, 2, 2, 0,
  /* 4019 */ 43, -73, 114, 27, -67, 41, 27, 26, -52, 27, 26, 25, -143, 1, 42, -83, 156, 25, -99, 51, 26, 1, 25, -101, 98, 2, 2, 0,
  /* 4047 */ 44, -74, 73, 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 106, 28, 27, 26, -145, 43, -84, 132, 26, 1, 25, -101, 98, 2, 2, 0,
  /* 4076 */ 41, 27, 26, -52, 27, 26, 25, -142, 42, -83, 133, 26, 1, 25, -101, 98, 2, 2, 0,
  /* 4095 */ 43, -72, 113, 27, 26, 25, -140, 42, -82, 62, 41, 1, 27, 1, 26, 1, 25, -143, 43, -83, 129, 26, 1, 25, -99, 98, 2, 2, 0,
  /* 4124 */ 52, 43, -76, 34, 44, -77, 116, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 81, 26, -105, 100, 2, 2, 0,
  /* 4163 */ 44, -77, 76, 41, 1, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 135, 26, 1, 25, -103, 81, 26, -105, 100, 2, 2, 0,
  /* 4191 */ 52, 43, -75, 33, 44, -76, 115, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 109, 28, 27, 26, -147, 43, -85, 158, 25, -101, 53, 26, 1, 25, -103, 100, 2, 2, 0,
  /* 4230 */ 43, -75, 116, 27, -67, 41, 27, 26, -52, 27, 26, 25, -145, 1, 42, -84, 159, 25, -101, 53, 26, 1, 25, -103, 100, 2, 2, 0,
  /* 4258 */ 44, -76, 75, 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 109, 28, 27, 26, -147, 43, -85, 135, 26, 1, 25, -103, 100, 2, 2, 0,
  /* 4287 */ 41, 27, 26, -52, 27, 26, 25, -144, 42, -84, 136, 26, 1, 25, -103, 100, 2, 2, 0,
  /* 4306 */ 43, -74, 115, 27, 26, 25, -142, 42, -83, 65, 41, 1, 27, 1, 26, 1, 25, -145, 43, -84, 132, 26, 1, 25, -101, 100, 2, 2, 0,
  /* 4335 */ 253, 1, 1, 43, 1, 51, 43, -77, 35, 1, 43, -78, 117, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 71, 41, 1, 27, 1, 26, 1, 25, -149, 43, -86, 161, 25, -103, 55, 26, 1, 25, -105, 102, 2, 2, 0,
  /* 4384 */ 52, 43, -77, 35, 44, -78, 117, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 112, 28, 27, 26, -149, 43, -86, 161, 25, -103, 55, 26, 1, 25, -105, 102, 2, 2, 0,
  /* 4423 */ 43, -77, 118, 27, -67, 41, 27, 26, -52, 27, 26, 25, -147, 1, 42, -85, 162, 25, -103, 55, 26, 1, 25, -105, 102, 2, 2, 0,
  /* 4451 */ 255, -2, 1, 44, 1, 51, 1, 43, -78, 36, 44, -79, 76, 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 102, 2, 2, 0,
  /* 4497 */ 52, 1, 43, -78, 77, 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, 1, 26, 1, 25, -149, 43, -86, 138, 26, 1, 25, -105, 102, 2, 2, 0,
  /* 4532 */ 44, -78, 77, 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 112, 28, 27, 26, -149, 43, -86, 138, 26, 1, 25, -105, 102, 2, 2, 0,
  /* 4561 */ 41, 27, 26, -52, 27, 26, 25, -146, 42, -85, 139, 26, 1, 25, -105, 102, 2, 2, 0,
  /* 4580 */ 43, -76, 117, 27, 26, 25, -144, 42, -84, 68, 41, 1, 27, 1, 26, 1, 25, -147, 43, -85, 135, 26, 1, 25, -103, 102, 2, 2, 0,
  /* 4609 */ -1, -3, 73, 1, 51, 1, 42, -81, 37, 55, -86, 74, 2, 0,
  /* 4623 */ 1, 1, 67, 1, 50, 1, 42, -81, 40, 43, -82, 79, 2, 0,
  /* 4637 */ 1, -3, 69, 1, 50, 1, 42, -82, 41, 43, -83, 80, 2, 0,
  /* 4651 */ 51, 1, 42, -81, 80, 2, 0,
  /* 4658 */ 1, 1, 64, 1, 50, 1, 42, -83, 42, 43, -84, 81, 2, 0,
  /* 4672 */ -2, 1, 68, 1, 50, 42, -81, 40, 1, 42, -82, 81, 2, 0,
  /* 4686 */ 51, 1, 42, -82, 81, 2, 0,
  /* 4693 */ 1, -3, 66, 1, 50, 1, 42, -84, 43, 43, -85, 82, 2, 0,
  /* 4707 */ -1, -3, 70, 1, 50, 42, -82, 41, 1, 42, -83, 82, 2, 0,
  /* 4721 */ 51, 1, 42, -83, 82, 2, 0,
  /* 4728 */ 1, 1, 61, 1, 50, 1, 42, -85, 44, 43, -86, 83, 2, 0,
  /* 4742 */ -2, 1, 65, 1, 50, 42, -83, 42, 1, 42, -84, 83, 2, 0,
  /* 4756 */ 51, 1, 42, -84, 83, 2, 0,
  /* 4763 */ -1, -3, 67, 1, 50, 42, -84, 43, 1, 42, -85, 84, 2, 0,
  /* 4777 */ 51, 1, 42, -85, 84, 2, 0,
  /* 4784 */ -69, 110, 27, -26, 27, 26, -25, 26, 25, -139, 1, 42, -81, 150, 25, -95, 73, 26, -97, 94, 2, 0,
  /* 4806 */ 27, 26, -25, 26, 25, -138, 42, -81, 153, 26, -97, 94, 2, 0,
  /* 4820 */ 44, -68, 110, 28, 27, 26, -139, 43, -81, 53, 41, 27, 52, -78, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0,
  /* 4848 */ -68, 110, 28, 27, 26, -139, 43, -81, 95, 27, 26, 50, -161, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0,
  /* 4871 */ 257, 1, -3, 43, 1, 51, 1, 43, -67, 25, 44, -68, 110, 28, 27, 26, -139, 43, -81, 51, 69, -27, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0,
  /* 4914 */ 257, -2, 1, 42, 1, 52, 1, 43, -67, 22, 72, -80, 52, 69, -27, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0,
  /* 4950 */ 52, 1, 43, -67, 66, 69, -27, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0,
  /* 4978 */ 52, 43, -67, 25, 44, -68, 110, 28, 27, 26, -139, 43, -81, 93, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0,
  /* 5013 */ 43, -67, 108, 54, -94, 41, 27, 52, -78, 27, 26, 50, -148, -13, 55, -86, 117, 26, 1, 25, -95, 94, 2, 0,
  /* 5037 */ 28, 27, 26, -139, 43, -81, 123, 26, 1, 25, -95, 94, 2, 0,
  /* 5051 */ -71, 112, 27, -26, 27, 26, -25, 26, 25, -141, 1, 42, -82, 153, 25, -97, 75, 26, -99, 96, 2, 0,
  /* 5073 */ 27, 26, -25, 26, 25, -140, 42, -82, 156, 26, -99, 96, 2, 0,
  /* 5087 */ -70, 111, 27, 26, 25, -138, 42, -81, 100, 28, 27, 26, -141, 43, -82, 126, 26, 1, 25, -97, 96, 2, 0,
  /* 5110 */ 27, 26, 25, -138, 42, -81, 127, 26, 1, 25, -97, 96, 2, 0,
  /* 5124 */ 27, 1, 26, 1, 25, -139, 43, -81, 150, 25, -95, 96, 2, 0,
  /* 5138 */ -73, 114, 27, -26, 27, 26, -25, 26, 25, -143, 1, 42, -83, 156, 25, -99, 77, 26, -101, 98, 2, 0,
  /* 5160 */ 27, 26, -25, 26, 25, -142, 42, -83, 159, 26, -101, 98, 2, 0,
  /* 5174 */ -72, 113, 27, 26, 25, -140, 42, -82, 103, 28, 27, 26, -143, 43, -83, 129, 26, 1, 25, -99, 98, 2, 0,
  /* 5197 */ 27, 26, 25, -140, 42, -82, 130, 26, 1, 25, -99, 98, 2, 0,
  /* 5211 */ 27, 1, 26, 1, 25, -141, 43, -82, 153, 25, -97, 98, 2, 0,
  /* 5225 */ -75, 116, 27, -26, 27, 26, -25, 26, 25, -145, 1, 42, -84, 159, 25, -101, 79, 26, -103, 100, 2, 0,
  /* 5247 */ 27, 26, -25, 26, 25, -144, 42, -84, 162, 26, -103, 100, 2, 0,
  /* 5261 */ -74, 115, 27, 26, 25, -142, 42, -83, 106, 28, 27, 26, -145, 43, -84, 132, 26, 1, 25, -101, 100, 2, 0,
  /* 5284 */ 27, 26, 25, -142, 42, -83, 133, 26, 1, 25, -101, 100, 2, 0,
  /* 5298 */ 27, 1, 26, 1, 25, -143, 43, -83, 156, 25, -99, 100, 2, 0,
  /* 5312 */ -77, 118, 27, -26, 27, 26, -25, 26, 25, -147, 1, 42, -85, 162, 25, -103, 81, 26, -105, 102, 2, 0,
  /* 5334 */ 27, 26, -25, 26, 25, -146, 42, -85, 165, 26, -105, 102, 2, 0,
  /* 5348 */ -76, 117, 27, 26, 25, -144, 42, -84, 109, 28, 27, 26, -147, 43, -85, 135, 26, 1, 25, -103, 102, 2, 0,
  /* 5371 */ 27, 26, 25, -144, 42, -84, 136, 26, 1, 25, -103, 102, 2, 0,
  /* 5385 */ 27, 1, 26, 1, 25, -145, 43, -84, 159, 25, -101, 102, 2, 0,
  /* 5399 */ 52, 43, -78, 36, 44, -79, 118, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0,
  /* 5434 */ 44, -79, 78, 41, 1, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0,
  /* 5458 */ 254, -2, 1, 45, 1, 51, 43, -78, 36, 1, 43, -79, 118, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0,
  /* 5501 */ 254, 1, -3, 46, 1, 51, 1, 43, -79, 37, 44, -80, 77, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0,
  /* 5537 */ 52, 1, 43, -79, 78, 41, 1, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 138, 26, 1, 25, -105, 104, 2, 0,
  /* 5565 */ 43, -78, 119, 27, 26, 25, -146, 42, -85, 71, 41, 1, 27, 1, 26, 1, 25, -149, 43, -86, 138, 26, 1, 25, -105, 104, 2, 0,
  /* 5593 */ -78, 119, 27, 26, 25, -146, 42, -85, 112, 28, 27, 26, -149, 43, -86, 138, 26, 1, 25, -105, 104, 2, 0,
  /* 5616 */ 27, 26, 25, -146, 42, -85, 139, 26, 1, 25, -105, 104, 2, 0,
  /* 5630 */ 27, 1, 26, 1, 25, -147, 43, -85, 162, 25, -103, 104, 2, 0,
  /* 5644 */ 26, 1, 25, -96, -81, 176, 2, 0,
  /* 5652 */ 26, 1, 25, -98, -82, 179, 2, 0,
  /* 5660 */ 26, 1, 25, -100, -83, 182, 2, 0,
  /* 5668 */ 26, 1, 25, -102, -84, 185, 2, 0,
  /* 5676 */ 26, 1, 25, -104, -85, 188, 2, 0,
  /* 5684 */ -3, 87, 6, 0,
  /* 5688 */ -96, 32, 32, 0,
  /* 5692 */ 49, 0,
  /* 5694 */ -3, 71, 0,
  /* 5697 */ 1, -3, 72, 1, 52, 43, -81, 50, -13, 55, -86, 74, 0,
  /* 5710 */ -2, 1, 72, 14, 51, -13, 55, -86, 74, 0,
  /* 5720 */ 65, -13, 55, -86, 74, 0,
  /* 5726 */ 52, 43, -81, 37, 55, -86, 74, 0,
  /* 5734 */ 43, -81, 80, 0,
  /* 5738 */ 51, 42, -81, 40, 43, -82, 81, 0,
  /* 5746 */ 51, 42, -82, 41, 43, -83, 82, 0,
  /* 5754 */ 42, -81, 82, 0,
  /* 5758 */ 51, 42, -83, 42, 43, -84, 83, 0,
  /* 5766 */ 42, -82, 83, 0,
  /* 5770 */ 51, 42, -84, 43, 43, -85, 84, 0,
  /* 5778 */ 42, -83, 84, 0,
  /* 5782 */ -2, 1, 62, 1, 50, 42, -85, 44, 1, 42, -86, 85, 0,
  /* 5795 */ 1, -3, 63, 1, 50, 1, 42, -86, 85, 0,
  /* 5805 */ 51, 1, 42, -86, 85, 0,
  /* 5811 */ 51, 42, -85, 44, 43, -86, 85, 0,
  /* 5819 */ 42, -84, 85, 0,
  /* 5823 */ 42, -85, 86, 0,
  /* 5827 */ 1, 93, 0,
  /* 5830 */ 27, 52, -51, 26, 50, -161, 55, -86, 143, 26, -95, 94, 0,
  /* 5843 */ 258, -2, 1, 41, 1, 53, 44, -67, 51, -29, 72, -80, 52, 69, -27, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0,
  /* 5874 */ 53, 44, -67, 22, 72, -80, 52, 69, -27, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0,
  /* 5899 */ 44, -67, 66, 69, -27, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0,
  /* 5920 */ -67, 108, 54, -53, 27, 52, -51, 26, 50, -148, -13, 55, -86, 143, 26, -95, 94, 0,
  /* 5938 */ 26, 25, -138, 42, -81, 153, 26, -97, 96, 0,
  /* 5948 */ 27, 26, -139, 43, -81, 150, 25, -95, 96, 0,
  /* 5958 */ -32, -32, 96, 0,
  /* 5962 */ 26, 25, -140, 42, -82, 156, 26, -99, 98, 0,
  /* 5972 */ 27, 26, -141, 43, -82, 153, 25, -97, 98, 0,
  /* 5982 */ 26, 25, -142, 42, -83, 159, 26, -101, 100, 0,
  /* 5992 */ 27, 26, -143, 43, -83, 156, 25, -99, 100, 0,
  /* 6002 */ 26, 25, -144, 42, -84, 162, 26, -103, 102, 0,
  /* 6012 */ 27, 26, -145, 43, -84, 159, 25, -101, 102, 0,
  /* 6022 */ 26, 25, -146, 42, -85, 165, 26, -105, 104, 0,
  /* 6032 */ 27, 26, -147, 43, -85, 162, 25, -103, 104, 0,
  /* 6042 */ -79, 120, 27, -26, 27, 26, -25, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0,
  /* 6060 */ 253, 1, -3, 47, 1, 51, 43, -79, 37, 1, 43, -80, 119, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0,
  /* 6091 */ 52, 43, -79, 37, 44, -80, 119, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0,
  /* 6116 */ 43, -79, 120, 27, -67, 41, 27, 26, -52, 27, 26, 25, -149, 1, 42, -86, 165, 25, -105, 106, 0,
  /* 6137 */ 27, 1, 26, 1, 25, -149, 43, -86, 165, 25, -105, 106, 0,
  /* 6150 */ 27, 26, -149, 43, -86, 165, 25, -105, 106, 0,
  /* 6160 */ 52, -25, 50, -106, -86, 168, 0,
  /* 6167 */ 256, 1, 1, 41, 30, 52, -29, 72, -80, 52, 69, -27, 54, -26, 52, -25, 50, -148, 42, -86, 168, 0,
  /* 6189 */ 82, -29, 72, -80, 52, 69, -27, 54, -26, 52, -25, 50, -148, 42, -86, 168, 0,
  /* 6206 */ 26, -96, -81, 176, 0,
  /* 6211 */ 25, -96, -81, 178, 0,
  /* 6216 */ 26, -98, -82, 179, 0,
  /* 6221 */ 25, -98, -82, 181, 0,
  /* 6226 */ 26, -100, -83, 182, 0,
  /* 6231 */ 25, -100, -83, 184, 0,
  /* 6236 */ 26, -102, -84, 185, 0,
  /* 6241 */ 25, -102, -84, 187, 0,
  /* 6246 */ 26, -104, -85, 188, 0,
  /* 6251 */ 25, -104, -85, 190, 0,
  /* 6256 */ 26, 1, 25, -106, -86, 191, 0,
  /* 6263 */ 26, -106, -86, 191, 0,
  /* 6268 */ 27, 26, -25, 26, 25, -148, 42, -86, 191, 0,
  /* 6278 */ 254, -1, -3, 48, 1, 51, 1, 43, -80, 79, 41, 27, 26, -52, 27, 26, 25, -148, 42, -86, 191, 0,
  /* 6300 */ 52, 1, 43, -80, 79, 41, 27, 26, -52, 27, 26, 25, -148, 42, -86, 191, 0,
  /* 6317 */ 44, -80, 79, 41, 27, 26, -52, 27, 26, 25, -148, 42, -86, 191, 0,
  /* 6332 */ 33, -193, 192, 0,
  /* 6336 */ 33, -193, 236, 0,
  /* 6340 */ 33, -193, 237, 0,
  /* 6344 */ 33, -193, 238, 0,
  /* 6348 */ 33, -193, 239, 0,
  /* 6352 */ 33, -193, 240, 0,
  /* 6356 */ 33, -193, 241, 0,
  /* 6360 */ 33, -193, 242, 0,
  /* 6364 */ 33, -193, 243, 0,
  /* 6368 */ 33, -193, 244, 0,
  /* 6372 */ 33, -193, 245, 0,
  /* 6376 */ 33, -193, 246, 0,
  /* 6380 */ 33, -193, 247, 0,
  /* 6384 */ 33, -193, 248, 0,
  /* 6388 */ 33, -193, 249, 0,
  /* 6392 */ 33, -193, 250, 0,
  /* 6396 */ 33, -193, 251, 0,
};

extern const LaneBitmask RISCVLaneMaskLists[] = {
  /* 0 */ LaneBitmask(0x0000000000000200), LaneBitmask(0x0000000000000001), 
  /* 2 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), 
  /* 4 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), 
  /* 7 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), 
  /* 11 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), 
  /* 16 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), 
  /* 22 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), 
  /* 29 */ LaneBitmask(0x0000000000000002), LaneBitmask(0x0000000000000004), LaneBitmask(0x0000000000000008), LaneBitmask(0x0000000000000010), LaneBitmask(0x0000000000000020), LaneBitmask(0x0000000000000040), LaneBitmask(0x0000000000000080), LaneBitmask(0x0000000000000100), 
  /* 37 */ LaneBitmask(0x0000000000000001), LaneBitmask(0x0000000000000200), 
  /* 39 */ LaneBitmask(0xFFFFFFFFFFFFFFFF), 
};

extern const uint16_t RISCVSubRegIdxLists[] = {
  /* 0 */ 3, 2, 1, 
  /* 3 */ 4, 2, 1, 5, 
  /* 7 */ 6, 7, 
  /* 9 */ 14, 6, 7, 15, 8, 9, 
  /* 15 */ 18, 14, 6, 7, 15, 8, 9, 19, 16, 10, 11, 17, 12, 13, 
  /* 29 */ 4, 2, 1, 5, 21, 20, 
  /* 35 */ 6, 7, 8, 22, 25, 
  /* 40 */ 6, 7, 8, 9, 22, 23, 25, 26, 27, 
  /* 49 */ 14, 6, 7, 15, 8, 9, 22, 23, 24, 25, 26, 27, 
  /* 61 */ 6, 7, 8, 9, 10, 22, 23, 24, 25, 26, 27, 32, 36, 40, 
  /* 75 */ 6, 7, 8, 9, 10, 11, 22, 23, 24, 25, 26, 27, 28, 32, 33, 36, 37, 40, 41, 44, 
  /* 95 */ 6, 7, 8, 9, 10, 11, 12, 22, 23, 24, 25, 26, 27, 28, 29, 32, 33, 34, 36, 37, 38, 40, 41, 42, 44, 45, 47, 
  /* 122 */ 6, 7, 8, 9, 10, 11, 12, 13, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 
  /* 157 */ 14, 6, 7, 15, 8, 9, 16, 10, 11, 22, 23, 24, 25, 26, 27, 28, 29, 32, 33, 36, 37, 40, 41, 44, 50, 53, 
  /* 183 */ 14, 6, 7, 15, 8, 9, 16, 10, 11, 17, 12, 13, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 53, 54, 55, 
  /* 228 */ 18, 14, 6, 7, 15, 8, 9, 19, 16, 10, 11, 17, 12, 13, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
};


#ifdef __GNUC__
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Woverlength-strings"
#endif
extern const char RISCVRegStrings[] = {
  /* 0 */ "T10\000"
  /* 4 */ "V3_V4_V5_V6_V7_V8_V9_V10\000"
  /* 29 */ "X10\000"
  /* 33 */ "V13_V14_V15_V16_V17_V18_V19_V20\000"
  /* 65 */ "X20\000"
  /* 69 */ "V23_V24_V25_V26_V27_V28_V29_V30\000"
  /* 101 */ "X30\000"
  /* 105 */ "T0\000"
  /* 108 */ "V0\000"
  /* 111 */ "DUMMY_REG_PAIR_WITH_X0\000"
  /* 134 */ "T11\000"
  /* 138 */ "V4_V5_V6_V7_V8_V9_V10_V11\000"
  /* 164 */ "X10_X11\000"
  /* 172 */ "V14_V15_V16_V17_V18_V19_V20_V21\000"
  /* 204 */ "X20_X21\000"
  /* 212 */ "V24_V25_V26_V27_V28_V29_V30_V31\000"
  /* 244 */ "X30_X31\000"
  /* 252 */ "T1\000"
  /* 255 */ "V0_V1\000"
  /* 261 */ "X1\000"
  /* 264 */ "T12\000"
  /* 268 */ "V5_V6_V7_V8_V9_V10_V11_V12\000"
  /* 295 */ "X12\000"
  /* 299 */ "V15_V16_V17_V18_V19_V20_V21_V22\000"
  /* 331 */ "X22\000"
  /* 335 */ "V4M2_V6M2_V8M2_V10M2\000"
  /* 356 */ "V14M2_V16M2_V18M2_V20M2\000"
  /* 380 */ "V24M2_V26M2_V28M2_V30M2\000"
  /* 404 */ "V0M2\000"
  /* 409 */ "V6M2_V8M2_V10M2_V12M2\000"
  /* 431 */ "V16M2_V18M2_V20M2_V22M2\000"
  /* 455 */ "V0M2_V2M2\000"
  /* 465 */ "V8M2_V10M2_V12M2_V14M2\000"
  /* 488 */ "V18M2_V20M2_V22M2_V24M2\000"
  /* 512 */ "V0M2_V2M2_V4M2\000"
  /* 527 */ "V10M2_V12M2_V14M2_V16M2\000"
  /* 551 */ "V20M2_V22M2_V24M2_V26M2\000"
  /* 575 */ "V0M2_V2M2_V4M2_V6M2\000"
  /* 595 */ "V12M2_V14M2_V16M2_V18M2\000"
  /* 619 */ "V22M2_V24M2_V26M2_V28M2\000"
  /* 643 */ "V2M2_V4M2_V6M2_V8M2\000"
  /* 663 */ "T2\000"
  /* 666 */ "V0_V1_V2\000"
  /* 675 */ "X2\000"
  /* 678 */ "T13\000"
  /* 682 */ "V6_V7_V8_V9_V10_V11_V12_V13\000"
  /* 710 */ "X12_X13\000"
  /* 718 */ "V16_V17_V18_V19_V20_V21_V22_V23\000"
  /* 750 */ "X22_X23\000"
  /* 758 */ "T3\000"
  /* 761 */ "V0_V1_V2_V3\000"
  /* 773 */ "X2_X3\000"
  /* 779 */ "T14\000"
  /* 783 */ "V7_V8_V9_V10_V11_V12_V13_V14\000"
  /* 812 */ "X14\000"
  /* 816 */ "V17_V18_V19_V20_V21_V22_V23_V24\000"
  /* 848 */ "X24\000"
  /* 852 */ "V16M4_V20M4\000"
  /* 864 */ "V0M4\000"
  /* 869 */ "V8M4_V12M4\000"
  /* 880 */ "V20M4_V24M4\000"
  /* 892 */ "V0M4_V4M4\000"
  /* 902 */ "V12M4_V16M4\000"
  /* 914 */ "V24M4_V28M4\000"
  /* 926 */ "V4M4_V8M4\000"
  /* 936 */ "T4\000"
  /* 939 */ "V0_V1_V2_V3_V4\000"
  /* 954 */ "X4\000"
  /* 957 */ "T15\000"
  /* 961 */ "V8_V9_V10_V11_V12_V13_V14_V15\000"
  /* 991 */ "X14_X15\000"
  /* 999 */ "V18_V19_V20_V21_V22_V23_V24_V25\000"
  /* 1031 */ "X24_X25\000"
  /* 1039 */ "T5\000"
  /* 1042 */ "V0_V1_V2_V3_V4_V5\000"
  /* 1060 */ "X4_X5\000"
  /* 1066 */ "V9_V10_V11_V12_V13_V14_V15_V16\000"
  /* 1097 */ "X16\000"
  /* 1101 */ "V19_V20_V21_V22_V23_V24_V25_V26\000"
  /* 1133 */ "X26\000"
  /* 1137 */ "T6\000"
  /* 1140 */ "V0_V1_V2_V3_V4_V5_V6\000"
  /* 1161 */ "X6\000"
  /* 1164 */ "V10_V11_V12_V13_V14_V15_V16_V17\000"
  /* 1196 */ "X16_X17\000"
  /* 1204 */ "V20_V21_V22_V23_V24_V25_V26_V27\000"
  /* 1236 */ "X26_X27\000"
  /* 1244 */ "T7\000"
  /* 1247 */ "V0_V1_V2_V3_V4_V5_V6_V7\000"
  /* 1271 */ "X6_X7\000"
  /* 1277 */ "V11_V12_V13_V14_V15_V16_V17_V18\000"
  /* 1309 */ "X18\000"
  /* 1313 */ "V21_V22_V23_V24_V25_V26_V27_V28\000"
  /* 1345 */ "X28\000"
  /* 1349 */ "V0M8\000"
  /* 1354 */ "V24M8\000"
  /* 1360 */ "V16M8\000"
  /* 1366 */ "V8M8\000"
  /* 1371 */ "T8\000"
  /* 1374 */ "V1_V2_V3_V4_V5_V6_V7_V8\000"
  /* 1398 */ "X8\000"
  /* 1401 */ "V12_V13_V14_V15_V16_V17_V18_V19\000"
  /* 1433 */ "X18_X19\000"
  /* 1441 */ "V22_V23_V24_V25_V26_V27_V28_V29\000"
  /* 1473 */ "X28_X29\000"
  /* 1481 */ "T9\000"
  /* 1484 */ "V2_V3_V4_V5_V6_V7_V8_V9\000"
  /* 1508 */ "X8_X9\000"
  /* 1514 */ "VLENB\000"
  /* 1520 */ "F10_D\000"
  /* 1526 */ "F20_D\000"
  /* 1532 */ "F30_D\000"
  /* 1538 */ "F0_D\000"
  /* 1543 */ "F11_D\000"
  /* 1549 */ "F21_D\000"
  /* 1555 */ "F31_D\000"
  /* 1561 */ "F1_D\000"
  /* 1566 */ "F12_D\000"
  /* 1572 */ "F22_D\000"
  /* 1578 */ "F2_D\000"
  /* 1583 */ "F13_D\000"
  /* 1589 */ "F23_D\000"
  /* 1595 */ "F3_D\000"
  /* 1600 */ "F14_D\000"
  /* 1606 */ "F24_D\000"
  /* 1612 */ "F4_D\000"
  /* 1617 */ "F15_D\000"
  /* 1623 */ "F25_D\000"
  /* 1629 */ "F5_D\000"
  /* 1634 */ "F16_D\000"
  /* 1640 */ "F26_D\000"
  /* 1646 */ "F6_D\000"
  /* 1651 */ "F17_D\000"
  /* 1657 */ "F27_D\000"
  /* 1663 */ "F7_D\000"
  /* 1668 */ "F18_D\000"
  /* 1674 */ "F28_D\000"
  /* 1680 */ "F8_D\000"
  /* 1685 */ "F19_D\000"
  /* 1691 */ "F29_D\000"
  /* 1697 */ "F9_D\000"
  /* 1702 */ "VTYPE\000"
  /* 1708 */ "SF_VCIX_STATE\000"
  /* 1722 */ "F10_F\000"
  /* 1728 */ "F20_F\000"
  /* 1734 */ "F30_F\000"
  /* 1740 */ "F0_F\000"
  /* 1745 */ "F11_F\000"
  /* 1751 */ "F21_F\000"
  /* 1757 */ "F31_F\000"
  /* 1763 */ "F1_F\000"
  /* 1768 */ "F12_F\000"
  /* 1774 */ "F22_F\000"
  /* 1780 */ "F2_F\000"
  /* 1785 */ "F13_F\000"
  /* 1791 */ "F23_F\000"
  /* 1797 */ "F3_F\000"
  /* 1802 */ "F14_F\000"
  /* 1808 */ "F24_F\000"
  /* 1814 */ "F4_F\000"
  /* 1819 */ "F15_F\000"
  /* 1825 */ "F25_F\000"
  /* 1831 */ "F5_F\000"
  /* 1836 */ "F16_F\000"
  /* 1842 */ "F26_F\000"
  /* 1848 */ "F6_F\000"
  /* 1853 */ "F17_F\000"
  /* 1859 */ "F27_F\000"
  /* 1865 */ "F7_F\000"
  /* 1870 */ "F18_F\000"
  /* 1876 */ "F28_F\000"
  /* 1882 */ "F8_F\000"
  /* 1887 */ "F19_F\000"
  /* 1893 */ "F29_F\000"
  /* 1899 */ "F9_F\000"
  /* 1904 */ "F10_H\000"
  /* 1910 */ "X10_H\000"
  /* 1916 */ "F20_H\000"
  /* 1922 */ "X20_H\000"
  /* 1928 */ "F30_H\000"
  /* 1934 */ "X30_H\000"
  /* 1940 */ "F0_H\000"
  /* 1945 */ "X0_H\000"
  /* 1950 */ "F11_H\000"
  /* 1956 */ "X11_H\000"
  /* 1962 */ "F21_H\000"
  /* 1968 */ "X21_H\000"
  /* 1974 */ "F31_H\000"
  /* 1980 */ "X31_H\000"
  /* 1986 */ "F1_H\000"
  /* 1991 */ "X1_H\000"
  /* 1996 */ "F12_H\000"
  /* 2002 */ "X12_H\000"
  /* 2008 */ "F22_H\000"
  /* 2014 */ "X22_H\000"
  /* 2020 */ "F2_H\000"
  /* 2025 */ "X2_H\000"
  /* 2030 */ "F13_H\000"
  /* 2036 */ "X13_H\000"
  /* 2042 */ "F23_H\000"
  /* 2048 */ "X23_H\000"
  /* 2054 */ "F3_H\000"
  /* 2059 */ "X3_H\000"
  /* 2064 */ "F14_H\000"
  /* 2070 */ "X14_H\000"
  /* 2076 */ "F24_H\000"
  /* 2082 */ "X24_H\000"
  /* 2088 */ "F4_H\000"
  /* 2093 */ "X4_H\000"
  /* 2098 */ "F15_H\000"
  /* 2104 */ "X15_H\000"
  /* 2110 */ "F25_H\000"
  /* 2116 */ "X25_H\000"
  /* 2122 */ "F5_H\000"
  /* 2127 */ "X5_H\000"
  /* 2132 */ "F16_H\000"
  /* 2138 */ "X16_H\000"
  /* 2144 */ "F26_H\000"
  /* 2150 */ "X26_H\000"
  /* 2156 */ "F6_H\000"
  /* 2161 */ "X6_H\000"
  /* 2166 */ "F17_H\000"
  /* 2172 */ "X17_H\000"
  /* 2178 */ "F27_H\000"
  /* 2184 */ "X27_H\000"
  /* 2190 */ "F7_H\000"
  /* 2195 */ "X7_H\000"
  /* 2200 */ "F18_H\000"
  /* 2206 */ "X18_H\000"
  /* 2212 */ "F28_H\000"
  /* 2218 */ "X28_H\000"
  /* 2224 */ "F8_H\000"
  /* 2229 */ "X8_H\000"
  /* 2234 */ "F19_H\000"
  /* 2240 */ "X19_H\000"
  /* 2246 */ "F29_H\000"
  /* 2252 */ "X29_H\000"
  /* 2258 */ "F9_H\000"
  /* 2263 */ "X9_H\000"
  /* 2268 */ "VL\000"
  /* 2271 */ "FRM\000"
  /* 2275 */ "VXRM\000"
  /* 2280 */ "SSP\000"
  /* 2284 */ "F10_Q\000"
  /* 2290 */ "F20_Q\000"
  /* 2296 */ "F30_Q\000"
  /* 2302 */ "F0_Q\000"
  /* 2307 */ "F11_Q\000"
  /* 2313 */ "F21_Q\000"
  /* 2319 */ "F31_Q\000"
  /* 2325 */ "F1_Q\000"
  /* 2330 */ "F12_Q\000"
  /* 2336 */ "F22_Q\000"
  /* 2342 */ "F2_Q\000"
  /* 2347 */ "F13_Q\000"
  /* 2353 */ "F23_Q\000"
  /* 2359 */ "F3_Q\000"
  /* 2364 */ "F14_Q\000"
  /* 2370 */ "F24_Q\000"
  /* 2376 */ "F4_Q\000"
  /* 2381 */ "F15_Q\000"
  /* 2387 */ "F25_Q\000"
  /* 2393 */ "F5_Q\000"
  /* 2398 */ "F16_Q\000"
  /* 2404 */ "F26_Q\000"
  /* 2410 */ "F6_Q\000"
  /* 2415 */ "F17_Q\000"
  /* 2421 */ "F27_Q\000"
  /* 2427 */ "F7_Q\000"
  /* 2432 */ "F18_Q\000"
  /* 2438 */ "F28_Q\000"
  /* 2444 */ "F8_Q\000"
  /* 2449 */ "F19_Q\000"
  /* 2455 */ "F29_Q\000"
  /* 2461 */ "F9_Q\000"
  /* 2466 */ "FCSR\000"
  /* 2471 */ "FFLAGS\000"
  /* 2478 */ "VXSAT\000"
  /* 2484 */ "X10_W\000"
  /* 2490 */ "X20_W\000"
  /* 2496 */ "X30_W\000"
  /* 2502 */ "X0_W\000"
  /* 2507 */ "X11_W\000"
  /* 2513 */ "X21_W\000"
  /* 2519 */ "X31_W\000"
  /* 2525 */ "X1_W\000"
  /* 2530 */ "X12_W\000"
  /* 2536 */ "X22_W\000"
  /* 2542 */ "X2_W\000"
  /* 2547 */ "X13_W\000"
  /* 2553 */ "X23_W\000"
  /* 2559 */ "X3_W\000"
  /* 2564 */ "X14_W\000"
  /* 2570 */ "X24_W\000"
  /* 2576 */ "X4_W\000"
  /* 2581 */ "X15_W\000"
  /* 2587 */ "X25_W\000"
  /* 2593 */ "X5_W\000"
  /* 2598 */ "X16_W\000"
  /* 2604 */ "X26_W\000"
  /* 2610 */ "X6_W\000"
  /* 2615 */ "X17_W\000"
  /* 2621 */ "X27_W\000"
  /* 2627 */ "X7_W\000"
  /* 2632 */ "X18_W\000"
  /* 2638 */ "X28_W\000"
  /* 2644 */ "X8_W\000"
  /* 2649 */ "X19_W\000"
  /* 2655 */ "X29_W\000"
  /* 2661 */ "X9_W\000"
  /* 2666 */ "X0_Pair\000"
};
#ifdef __GNUC__
#pragma GCC diagnostic pop
#endif

extern const MCRegisterDesc RISCVRegDesc[] = { // Descriptors
  { 3, 0, 0, 0, 0, 0, 0, 0 },
  { 2466, 4, 4, 3, 16384, 39, 0, 0 },
  { 2471, 4, 4, 3, 16385, 39, 0, 0 },
  { 2271, 4, 4, 3, 16386, 39, 0, 0 },
  { 1708, 4, 4, 3, 16387, 39, 0, 0 },
  { 2280, 4, 4, 3, 16388, 39, 0, 0 },
  { 2268, 4, 4, 3, 16389, 39, 0, 0 },
  { 1514, 4, 4, 3, 16390, 39, 1, 0 },
  { 1702, 4, 4, 3, 16391, 39, 0, 0 },
  { 2275, 4, 4, 3, 16392, 39, 0, 0 },
  { 2478, 4, 4, 3, 16393, 39, 0, 0 },
  { 111, 4, 6358, 3, 16394, 39, 0, 0 },
  { 105, 4, 4, 3, 16395, 39, 0, 0 },
  { 252, 4, 4, 3, 16396, 39, 0, 0 },
  { 663, 4, 4, 3, 16397, 39, 0, 0 },
  { 758, 4, 4, 3, 16398, 39, 0, 0 },
  { 936, 4, 4, 3, 16399, 39, 0, 0 },
  { 1039, 4, 4, 3, 16400, 39, 0, 0 },
  { 1137, 4, 4, 3, 16401, 39, 0, 0 },
  { 1244, 4, 4, 3, 16402, 39, 0, 0 },
  { 1371, 4, 4, 3, 16403, 39, 0, 0 },
  { 1481, 4, 4, 3, 16404, 39, 0, 0 },
  { 0, 4, 4, 3, 16405, 39, 0, 0 },
  { 134, 4, 4, 3, 16406, 39, 0, 0 },
  { 264, 4, 4, 3, 16407, 39, 0, 0 },
  { 678, 4, 4, 3, 16408, 39, 0, 0 },
  { 779, 4, 4, 3, 16409, 39, 0, 0 },
  { 957, 4, 4, 3, 16410, 39, 0, 0 },
  { 108, 4, 39, 3, 16411, 39, 0, 0 },
  { 258, 4, 6167, 3, 16412, 39, 0, 0 },
  { 672, 4, 5843, 3, 16413, 39, 0, 0 },
  { 770, 4, 4914, 3, 16414, 39, 0, 0 },
  { 951, 4, 4871, 3, 16415, 39, 0, 0 },
  { 1057, 4, 3637, 3, 16416, 39, 0, 0 },
  { 1158, 4, 3275, 3, 16417, 39, 0, 0 },
  { 1268, 4, 2106, 3, 16418, 39, 0, 0 },
  { 1395, 4, 2156, 3, 16419, 39, 0, 0 },
  { 1505, 4, 2426, 3, 16420, 39, 0, 0 },
  { 25, 4, 2056, 3, 16421, 39, 0, 0 },
  { 160, 4, 2341, 3, 16422, 39, 0, 0 },
  { 291, 4, 2291, 3, 16423, 39, 0, 0 },
  { 706, 4, 2697, 3, 16424, 39, 0, 0 },
  { 808, 4, 2241, 3, 16425, 39, 0, 0 },
  { 987, 4, 2612, 3, 16426, 39, 0, 0 },
  { 1093, 4, 2562, 3, 16427, 39, 0, 0 },
  { 1192, 4, 2968, 3, 16428, 39, 0, 0 },
  { 1305, 4, 2512, 3, 16429, 39, 0, 0 },
  { 1429, 4, 2883, 3, 16430, 39, 0, 0 },
  { 61, 4, 2833, 3, 16431, 39, 0, 0 },
  { 200, 4, 3189, 3, 16432, 39, 0, 0 },
  { 327, 4, 2783, 3, 16433, 39, 0, 0 },
  { 746, 4, 3104, 3, 16434, 39, 0, 0 },
  { 844, 4, 3054, 3, 16435, 39, 0, 0 },
  { 1027, 4, 4335, 3, 16436, 39, 0, 0 },
  { 1129, 4, 4451, 3, 16437, 39, 0, 0 },
  { 1232, 4, 5458, 3, 16438, 39, 0, 0 },
  { 1341, 4, 5501, 3, 16439, 39, 0, 0 },
  { 1469, 4, 6060, 3, 16440, 39, 0, 0 },
  { 97, 4, 6278, 3, 16441, 39, 0, 0 },
  { 240, 4, 24, 3, 16442, 39, 0, 0 },
  { 131, 1443, 6334, 1, 16443, 1, 1, 0 },
  { 261, 1443, 4, 1, 16444, 1, 0, 0 },
  { 675, 1443, 6398, 1, 16445, 1, 0, 0 },
  { 776, 1443, 6394, 1, 16446, 1, 0, 0 },
  { 954, 1443, 6394, 1, 16447, 1, 0, 0 },
  { 1063, 1443, 6390, 1, 16448, 1, 0, 0 },
  { 1161, 1443, 6390, 1, 16449, 1, 0, 0 },
  { 1274, 1443, 6386, 1, 16450, 1, 0, 0 },
  { 1398, 1443, 6386, 1, 16451, 1, 0, 0 },
  { 1511, 1443, 6382, 1, 16452, 1, 0, 0 },
  { 29, 1443, 6382, 1, 16453, 1, 0, 0 },
  { 168, 1443, 6378, 1, 16454, 1, 0, 0 },
  { 295, 1443, 6378, 1, 16455, 1, 0, 0 },
  { 714, 1443, 6374, 1, 16456, 1, 0, 0 },
  { 812, 1443, 6374, 1, 16457, 1, 0, 0 },
  { 995, 1443, 6370, 1, 16458, 1, 0, 0 },
  { 1097, 1443, 6370, 1, 16459, 1, 0, 0 },
  { 1200, 1443, 6366, 1, 16460, 1, 0, 0 },
  { 1309, 1443, 6366, 1, 16461, 1, 0, 0 },
  { 1437, 1443, 6362, 1, 16462, 1, 0, 0 },
  { 65, 1443, 6362, 1, 16463, 1, 0, 0 },
  { 208, 1443, 6358, 1, 16464, 1, 0, 0 },
  { 331, 1443, 6358, 1, 16465, 1, 0, 0 },
  { 754, 1443, 6354, 1, 16466, 1, 0, 0 },
  { 848, 1443, 6354, 1, 16467, 1, 0, 0 },
  { 1035, 1443, 6350, 1, 16468, 1, 0, 0 },
  { 1133, 1443, 6350, 1, 16469, 1, 0, 0 },
  { 1240, 1443, 6346, 1, 16470, 1, 0, 0 },
  { 1345, 1443, 6346, 1, 16471, 1, 0, 0 },
  { 1477, 1443, 6342, 1, 16472, 1, 0, 0 },
  { 101, 1443, 6342, 1, 16473, 1, 0, 0 },
  { 248, 1443, 6338, 1, 16474, 1, 0, 0 },
  { 1538, 5689, 5946, 1, 16475, 1, 0, 0 },
  { 1561, 5689, 5946, 1, 16476, 1, 0, 0 },
  { 1578, 5689, 5946, 1, 16477, 1, 0, 0 },
  { 1595, 5689, 5946, 1, 16478, 1, 0, 0 },
  { 1612, 5689, 5946, 1, 16479, 1, 0, 0 },
  { 1629, 5689, 5946, 1, 16480, 1, 0, 0 },
  { 1646, 5689, 5946, 1, 16481, 1, 0, 0 },
  { 1663, 5689, 5946, 1, 16482, 1, 0, 0 },
  { 1680, 5689, 5946, 1, 16483, 1, 0, 0 },
  { 1697, 5689, 5946, 1, 16484, 1, 0, 0 },
  { 1520, 5689, 5946, 1, 16485, 1, 0, 0 },
  { 1543, 5689, 5946, 1, 16486, 1, 0, 0 },
  { 1566, 5689, 5946, 1, 16487, 1, 0, 0 },
  { 1583, 5689, 5946, 1, 16488, 1, 0, 0 },
  { 1600, 5689, 5946, 1, 16489, 1, 0, 0 },
  { 1617, 5689, 5946, 1, 16490, 1, 0, 0 },
  { 1634, 5689, 5946, 1, 16491, 1, 0, 0 },
  { 1651, 5689, 5946, 1, 16492, 1, 0, 0 },
  { 1668, 5689, 5946, 1, 16493, 1, 0, 0 },
  { 1685, 5689, 5946, 1, 16494, 1, 0, 0 },
  { 1526, 5689, 5946, 1, 16495, 1, 0, 0 },
  { 1549, 5689, 5946, 1, 16496, 1, 0, 0 },
  { 1572, 5689, 5946, 1, 16497, 1, 0, 0 },
  { 1589, 5689, 5946, 1, 16498, 1, 0, 0 },
  { 1606, 5689, 5946, 1, 16499, 1, 0, 0 },
  { 1623, 5689, 5946, 1, 16500, 1, 0, 0 },
  { 1640, 5689, 5946, 1, 16501, 1, 0, 0 },
  { 1657, 5689, 5946, 1, 16502, 1, 0, 0 },
  { 1674, 5689, 5946, 1, 16503, 1, 0, 0 },
  { 1691, 5689, 5946, 1, 16504, 1, 0, 0 },
  { 1532, 5689, 5946, 1, 16505, 1, 0, 0 },
  { 1555, 5689, 5946, 1, 16506, 1, 0, 0 },
  { 1740, 5690, 5959, 2, 16475, 1, 0, 0 },
  { 1763, 5690, 5959, 2, 16476, 1, 0, 0 },
  { 1780, 5690, 5959, 2, 16477, 1, 0, 0 },
  { 1797, 5690, 5959, 2, 16478, 1, 0, 0 },
  { 1814, 5690, 5959, 2, 16479, 1, 0, 0 },
  { 1831, 5690, 5959, 2, 16480, 1, 0, 0 },
  { 1848, 5690, 5959, 2, 16481, 1, 0, 0 },
  { 1865, 5690, 5959, 2, 16482, 1, 0, 0 },
  { 1882, 5690, 5959, 2, 16483, 1, 0, 0 },
  { 1899, 5690, 5959, 2, 16484, 1, 0, 0 },
  { 1722, 5690, 5959, 2, 16485, 1, 0, 0 },
  { 1745, 5690, 5959, 2, 16486, 1, 0, 0 },
  { 1768, 5690, 5959, 2, 16487, 1, 0, 0 },
  { 1785, 5690, 5959, 2, 16488, 1, 0, 0 },
  { 1802, 5690, 5959, 2, 16489, 1, 0, 0 },
  { 1819, 5690, 5959, 2, 16490, 1, 0, 0 },
  { 1836, 5690, 5959, 2, 16491, 1, 0, 0 },
  { 1853, 5690, 5959, 2, 16492, 1, 0, 0 },
  { 1870, 5690, 5959, 2, 16493, 1, 0, 0 },
  { 1887, 5690, 5959, 2, 16494, 1, 0, 0 },
  { 1728, 5690, 5959, 2, 16495, 1, 0, 0 },
  { 1751, 5690, 5959, 2, 16496, 1, 0, 0 },
  { 1774, 5690, 5959, 2, 16497, 1, 0, 0 },
  { 1791, 5690, 5959, 2, 16498, 1, 0, 0 },
  { 1808, 5690, 5959, 2, 16499, 1, 0, 0 },
  { 1825, 5690, 5959, 2, 16500, 1, 0, 0 },
  { 1842, 5690, 5959, 2, 16501, 1, 0, 0 },
  { 1859, 5690, 5959, 2, 16502, 1, 0, 0 },
  { 1876, 5690, 5959, 2, 16503, 1, 0, 0 },
  { 1893, 5690, 5959, 2, 16504, 1, 0, 0 },
  { 1734, 5690, 5959, 2, 16505, 1, 0, 0 },
  { 1757, 5690, 5959, 2, 16506, 1, 0, 0 },
  { 1940, 4, 5958, 3, 16475, 39, 0, 0 },
  { 1986, 4, 5958, 3, 16476, 39, 0, 0 },
  { 2020, 4, 5958, 3, 16477, 39, 0, 0 },
  { 2054, 4, 5958, 3, 16478, 39, 0, 0 },
  { 2088, 4, 5958, 3, 16479, 39, 0, 0 },
  { 2122, 4, 5958, 3, 16480, 39, 0, 0 },
  { 2156, 4, 5958, 3, 16481, 39, 0, 0 },
  { 2190, 4, 5958, 3, 16482, 39, 0, 0 },
  { 2224, 4, 5958, 3, 16483, 39, 0, 0 },
  { 2258, 4, 5958, 3, 16484, 39, 0, 0 },
  { 1904, 4, 5958, 3, 16485, 39, 0, 0 },
  { 1950, 4, 5958, 3, 16486, 39, 0, 0 },
  { 1996, 4, 5958, 3, 16487, 39, 0, 0 },
  { 2030, 4, 5958, 3, 16488, 39, 0, 0 },
  { 2064, 4, 5958, 3, 16489, 39, 0, 0 },
  { 2098, 4, 5958, 3, 16490, 39, 0, 0 },
  { 2132, 4, 5958, 3, 16491, 39, 0, 0 },
  { 2166, 4, 5958, 3, 16492, 39, 0, 0 },
  { 2200, 4, 5958, 3, 16493, 39, 0, 0 },
  { 2234, 4, 5958, 3, 16494, 39, 0, 0 },
  { 1916, 4, 5958, 3, 16495, 39, 0, 0 },
  { 1962, 4, 5958, 3, 16496, 39, 0, 0 },
  { 2008, 4, 5958, 3, 16497, 39, 0, 0 },
  { 2042, 4, 5958, 3, 16498, 39, 0, 0 },
  { 2076, 4, 5958, 3, 16499, 39, 0, 0 },
  { 2110, 4, 5958, 3, 16500, 39, 0, 0 },
  { 2144, 4, 5958, 3, 16501, 39, 0, 0 },
  { 2178, 4, 5958, 3, 16502, 39, 0, 0 },
  { 2212, 4, 5958, 3, 16503, 39, 0, 0 },
  { 2246, 4, 5958, 3, 16504, 39, 0, 0 },
  { 1928, 4, 5958, 3, 16505, 39, 0, 0 },
  { 1974, 4, 5958, 3, 16506, 39, 0, 0 },
  { 2302, 5688, 4, 0, 16475, 1, 0, 0 },
  { 2325, 5688, 4, 0, 16476, 1, 0, 0 },
  { 2342, 5688, 4, 0, 16477, 1, 0, 0 },
  { 2359, 5688, 4, 0, 16478, 1, 0, 0 },
  { 2376, 5688, 4, 0, 16479, 1, 0, 0 },
  { 2393, 5688, 4, 0, 16480, 1, 0, 0 },
  { 2410, 5688, 4, 0, 16481, 1, 0, 0 },
  { 2427, 5688, 4, 0, 16482, 1, 0, 0 },
  { 2444, 5688, 4, 0, 16483, 1, 0, 0 },
  { 2461, 5688, 4, 0, 16484, 1, 0, 0 },
  { 2284, 5688, 4, 0, 16485, 1, 0, 0 },
  { 2307, 5688, 4, 0, 16486, 1, 0, 0 },
  { 2330, 5688, 4, 0, 16487, 1, 0, 0 },
  { 2347, 5688, 4, 0, 16488, 1, 0, 0 },
  { 2364, 5688, 4, 0, 16489, 1, 0, 0 },
  { 2381, 5688, 4, 0, 16490, 1, 0, 0 },
  { 2398, 5688, 4, 0, 16491, 1, 0, 0 },
  { 2415, 5688, 4, 0, 16492, 1, 0, 0 },
  { 2432, 5688, 4, 0, 16493, 1, 0, 0 },
  { 2449, 5688, 4, 0, 16494, 1, 0, 0 },
  { 2290, 5688, 4, 0, 16495, 1, 0, 0 },
  { 2313, 5688, 4, 0, 16496, 1, 0, 0 },
  { 2336, 5688, 4, 0, 16497, 1, 0, 0 },
  { 2353, 5688, 4, 0, 16498, 1, 0, 0 },
  { 2370, 5688, 4, 0, 16499, 1, 0, 0 },
  { 2387, 5688, 4, 0, 16500, 1, 0, 0 },
  { 2404, 5688, 4, 0, 16501, 1, 0, 0 },
  { 2421, 5688, 4, 0, 16502, 1, 0, 0 },
  { 2438, 5688, 4, 0, 16503, 1, 0, 0 },
  { 2455, 5688, 4, 0, 16504, 1, 0, 0 },
  { 2296, 5688, 4, 0, 16505, 1, 0, 0 },
  { 2319, 5688, 4, 0, 16506, 1, 0, 0 },
  { 1945, 4, 6332, 3, 16443, 39, 1, 0 },
  { 1991, 4, 5, 3, 16444, 39, 0, 0 },
  { 2025, 4, 6396, 3, 16445, 39, 0, 0 },
  { 2059, 4, 6392, 3, 16446, 39, 0, 0 },
  { 2093, 4, 6392, 3, 16447, 39, 0, 0 },
  { 2127, 4, 6388, 3, 16448, 39, 0, 0 },
  { 2161, 4, 6388, 3, 16449, 39, 0, 0 },
  { 2195, 4, 6384, 3, 16450, 39, 0, 0 },
  { 2229, 4, 6384, 3, 16451, 39, 0, 0 },
  { 2263, 4, 6380, 3, 16452, 39, 0, 0 },
  { 1910, 4, 6380, 3, 16453, 39, 0, 0 },
  { 1956, 4, 6376, 3, 16454, 39, 0, 0 },
  { 2002, 4, 6376, 3, 16455, 39, 0, 0 },
  { 2036, 4, 6372, 3, 16456, 39, 0, 0 },
  { 2070, 4, 6372, 3, 16457, 39, 0, 0 },
  { 2104, 4, 6368, 3, 16458, 39, 0, 0 },
  { 2138, 4, 6368, 3, 16459, 39, 0, 0 },
  { 2172, 4, 6364, 3, 16460, 39, 0, 0 },
  { 2206, 4, 6364, 3, 16461, 39, 0, 0 },
  { 2240, 4, 6360, 3, 16462, 39, 0, 0 },
  { 1922, 4, 6360, 3, 16463, 39, 0, 0 },
  { 1968, 4, 6356, 3, 16464, 39, 0, 0 },
  { 2014, 4, 6356, 3, 16465, 39, 0, 0 },
  { 2048, 4, 6352, 3, 16466, 39, 0, 0 },
  { 2082, 4, 6352, 3, 16467, 39, 0, 0 },
  { 2116, 4, 6348, 3, 16468, 39, 0, 0 },
  { 2150, 4, 6348, 3, 16469, 39, 0, 0 },
  { 2184, 4, 6344, 3, 16470, 39, 0, 0 },
  { 2218, 4, 6344, 3, 16471, 39, 0, 0 },
  { 2252, 4, 6340, 3, 16472, 39, 0, 0 },
  { 1934, 4, 6340, 3, 16473, 39, 0, 0 },
  { 1980, 4, 6336, 3, 16474, 39, 0, 0 },
  { 2666, 0, 4, 3, 23314442, 0, 0, 0 },
  { 2502, 1444, 6333, 2, 16443, 1, 1, 0 },
  { 2525, 1444, 6, 2, 16444, 1, 0, 0 },
  { 2542, 1444, 6397, 2, 16445, 1, 0, 0 },
  { 2559, 1444, 6393, 2, 16446, 1, 0, 0 },
  { 2576, 1444, 6393, 2, 16447, 1, 0, 0 },
  { 2593, 1444, 6389, 2, 16448, 1, 0, 0 },
  { 2610, 1444, 6389, 2, 16449, 1, 0, 0 },
  { 2627, 1444, 6385, 2, 16450, 1, 0, 0 },
  { 2644, 1444, 6385, 2, 16451, 1, 0, 0 },
  { 2661, 1444, 6381, 2, 16452, 1, 0, 0 },
  { 2484, 1444, 6381, 2, 16453, 1, 0, 0 },
  { 2507, 1444, 6377, 2, 16454, 1, 0, 0 },
  { 2530, 1444, 6377, 2, 16455, 1, 0, 0 },
  { 2547, 1444, 6373, 2, 16456, 1, 0, 0 },
  { 2564, 1444, 6373, 2, 16457, 1, 0, 0 },
  { 2581, 1444, 6369, 2, 16458, 1, 0, 0 },
  { 2598, 1444, 6369, 2, 16459, 1, 0, 0 },
  { 2615, 1444, 6365, 2, 16460, 1, 0, 0 },
  { 2632, 1444, 6365, 2, 16461, 1, 0, 0 },
  { 2649, 1444, 6361, 2, 16462, 1, 0, 0 },
  { 2490, 1444, 6361, 2, 16463, 1, 0, 0 },
  { 2513, 1444, 6357, 2, 16464, 1, 0, 0 },
  { 2536, 1444, 6357, 2, 16465, 1, 0, 0 },
  { 2553, 1444, 6353, 2, 16466, 1, 0, 0 },
  { 2570, 1444, 6353, 2, 16467, 1, 0, 0 },
  { 2587, 1444, 6349, 2, 16468, 1, 0, 0 },
  { 2604, 1444, 6349, 2, 16469, 1, 0, 0 },
  { 2621, 1444, 6345, 2, 16470, 1, 0, 0 },
  { 2638, 1444, 6345, 2, 16471, 1, 0, 0 },
  { 2655, 1444, 6341, 2, 16472, 1, 0, 0 },
  { 2496, 1444, 6341, 2, 16473, 1, 0, 0 },
  { 2519, 1444, 6337, 2, 16474, 1, 0, 0 },
  { 404, 1602, 61, 7, 6463515, 2, 0, 0 },
  { 864, 1583, 5827, 9, 6860827, 7, 0, 0 },
  { 1349, 1590, 4, 15, 6844443, 29, 0, 0 },
  { 460, 1587, 5710, 7, 6463517, 2, 0, 0 },
  { 522, 1602, 5697, 7, 6463519, 2, 0, 0 },
  { 897, 1598, 5684, 9, 6860831, 7, 0, 0 },
  { 590, 1602, 4609, 7, 6463521, 2, 0, 0 },
  { 658, 1624, 4623, 7, 6463523, 2, 0, 0 },
  { 931, 1605, 2042, 9, 6860835, 7, 0, 0 },
  { 1366, 1612, 4, 15, 6844451, 29, 0, 0 },
  { 350, 1602, 4672, 7, 6463525, 2, 0, 0 },
  { 425, 1624, 4637, 7, 6463527, 2, 0, 0 },
  { 874, 1620, 2046, 9, 6860839, 7, 0, 0 },
  { 482, 1624, 4707, 7, 6463529, 2, 0, 0 },
  { 545, 1646, 4658, 7, 6463531, 2, 0, 0 },
  { 908, 1627, 2034, 9, 6860843, 7, 0, 0 },
  { 1360, 1634, 4, 15, 6844459, 29, 0, 0 },
  { 613, 1624, 4742, 7, 6463533, 2, 0, 0 },
  { 374, 1646, 4693, 7, 6463535, 2, 0, 0 },
  { 858, 1642, 2038, 9, 6860847, 7, 0, 0 },
  { 449, 1646, 4763, 7, 6463537, 2, 0, 0 },
  { 506, 1668, 4728, 7, 6463539, 2, 0, 0 },
  { 886, 1649, 2030, 9, 6860851, 7, 0, 0 },
  { 1354, 1656, 4, 15, 6844467, 29, 0, 0 },
  { 569, 1646, 5782, 7, 6463541, 2, 0, 0 },
  { 637, 1668, 5795, 7, 6463543, 2, 0, 0 },
  { 920, 1664, 5694, 9, 6860855, 7, 0, 0 },
  { 398, 1668, 54, 7, 6463545, 2, 0, 0 },
  { 773, 1439, 4, 29, 6463549, 37, 0, 0 },
  { 1060, 1446, 4, 29, 6463551, 37, 0, 0 },
  { 1271, 1453, 4, 29, 6463553, 37, 0, 0 },
  { 1508, 1460, 4, 29, 6463555, 37, 0, 0 },
  { 164, 1467, 4, 29, 6463557, 37, 0, 0 },
  { 710, 1474, 4, 29, 6463559, 37, 0, 0 },
  { 991, 1481, 4, 29, 6463561, 37, 0, 0 },
  { 1196, 1488, 4, 29, 6463563, 37, 0, 0 },
  { 1433, 1495, 4, 29, 6463565, 37, 0, 0 },
  { 204, 1502, 4, 29, 6463567, 37, 0, 0 },
  { 750, 1509, 4, 29, 6463569, 37, 0, 0 },
  { 1031, 1516, 4, 29, 6463571, 37, 0, 0 },
  { 1236, 1523, 4, 29, 6463573, 37, 0, 0 },
  { 1473, 1530, 4, 29, 6463575, 37, 0, 0 },
  { 244, 1537, 4, 29, 6463577, 37, 0, 0 },
  { 669, 1580, 6189, 7, 6463516, 2, 0, 0 },
  { 767, 1580, 5874, 7, 6463517, 2, 0, 0 },
  { 948, 1580, 4950, 7, 6463518, 2, 0, 0 },
  { 1054, 1580, 4978, 7, 6463519, 2, 0, 0 },
  { 1155, 1580, 3573, 7, 6463520, 2, 0, 0 },
  { 1265, 1580, 3324, 7, 6463521, 2, 0, 0 },
  { 1392, 1580, 2206, 7, 6463522, 2, 0, 0 },
  { 1502, 1580, 3458, 7, 6463523, 2, 0, 0 },
  { 22, 1580, 2476, 7, 6463524, 2, 0, 0 },
  { 156, 1580, 3391, 7, 6463525, 2, 0, 0 },
  { 287, 1580, 2391, 7, 6463526, 2, 0, 0 },
  { 702, 1580, 3769, 7, 6463527, 2, 0, 0 },
  { 804, 1580, 2747, 7, 6463528, 2, 0, 0 },
  { 983, 1580, 3702, 7, 6463529, 2, 0, 0 },
  { 1089, 1580, 2662, 7, 6463530, 2, 0, 0 },
  { 1188, 1580, 3980, 7, 6463531, 2, 0, 0 },
  { 1301, 1580, 3018, 7, 6463532, 2, 0, 0 },
  { 1425, 1580, 3913, 7, 6463533, 2, 0, 0 },
  { 57, 1580, 2933, 7, 6463534, 2, 0, 0 },
  { 196, 1580, 4191, 7, 6463535, 2, 0, 0 },
  { 323, 1580, 3239, 7, 6463536, 2, 0, 0 },
  { 742, 1580, 4124, 7, 6463537, 2, 0, 0 },
  { 840, 1580, 3154, 7, 6463538, 2, 0, 0 },
  { 1023, 1580, 4384, 7, 6463539, 2, 0, 0 },
  { 1125, 1580, 4497, 7, 6463540, 2, 0, 0 },
  { 1228, 1580, 5399, 7, 6463541, 2, 0, 0 },
  { 1337, 1580, 5537, 7, 6463542, 2, 0, 0 },
  { 1465, 1580, 6091, 7, 6463543, 2, 0, 0 },
  { 93, 1580, 6300, 7, 6463544, 2, 0, 0 },
  { 236, 1580, 28, 7, 6463545, 2, 0, 0 },
  { 255, 1577, 28, 7, 6463515, 2, 0, 0 },
  { 517, 296, 5720, 49, 6860829, 7, 0, 0 },
  { 585, 309, 5726, 49, 6860831, 7, 0, 0 },
  { 653, 335, 4651, 49, 6860833, 7, 0, 0 },
  { 345, 322, 5738, 49, 6860835, 7, 0, 0 },
  { 419, 348, 4686, 49, 6860837, 7, 0, 0 },
  { 476, 361, 5746, 49, 6860839, 7, 0, 0 },
  { 539, 387, 4721, 49, 6860841, 7, 0, 0 },
  { 607, 374, 5758, 49, 6860843, 7, 0, 0 },
  { 368, 400, 4756, 49, 6860845, 7, 0, 0 },
  { 443, 413, 5770, 49, 6860847, 7, 0, 0 },
  { 500, 439, 4777, 49, 6860849, 7, 0, 0 },
  { 563, 426, 5811, 49, 6860851, 7, 0, 0 },
  { 631, 452, 5805, 49, 6860853, 7, 0, 0 },
  { 392, 465, 57, 49, 6860855, 7, 0, 0 },
  { 455, 113, 57, 49, 6860827, 7, 0, 0 },
  { 926, 792, 4, 228, 6844447, 29, 0, 0 },
  { 869, 743, 4, 228, 6844451, 29, 0, 0 },
  { 902, 694, 4, 228, 6844455, 29, 0, 0 },
  { 852, 645, 4, 228, 6844459, 29, 0, 0 },
  { 880, 596, 4, 228, 6844463, 29, 0, 0 },
  { 914, 547, 4, 228, 6844467, 29, 0, 0 },
  { 892, 498, 4, 228, 6844443, 29, 0, 0 },
  { 764, 2050, 6174, 35, 6864924, 4, 0, 0 },
  { 945, 2050, 5899, 35, 6864925, 4, 0, 0 },
  { 1051, 2050, 5013, 35, 6864926, 4, 0, 0 },
  { 1152, 2050, 4820, 35, 6864927, 4, 0, 0 },
  { 1262, 2050, 3608, 35, 6864928, 4, 0, 0 },
  { 1389, 2050, 3363, 35, 6864929, 4, 0, 0 },
  { 1499, 2050, 3497, 35, 6864930, 4, 0, 0 },
  { 19, 2050, 3525, 35, 6864931, 4, 0, 0 },
  { 153, 2050, 3884, 35, 6864932, 4, 0, 0 },
  { 283, 2050, 3430, 35, 6864933, 4, 0, 0 },
  { 698, 2050, 3808, 35, 6864934, 4, 0, 0 },
  { 800, 2050, 3836, 35, 6864935, 4, 0, 0 },
  { 979, 2050, 4095, 35, 6864936, 4, 0, 0 },
  { 1085, 2050, 3741, 35, 6864937, 4, 0, 0 },
  { 1184, 2050, 4019, 35, 6864938, 4, 0, 0 },
  { 1297, 2050, 4047, 35, 6864939, 4, 0, 0 },
  { 1421, 2050, 4306, 35, 6864940, 4, 0, 0 },
  { 53, 2050, 3952, 35, 6864941, 4, 0, 0 },
  { 192, 2050, 4230, 35, 6864942, 4, 0, 0 },
  { 319, 2050, 4258, 35, 6864943, 4, 0, 0 },
  { 738, 2050, 4580, 35, 6864944, 4, 0, 0 },
  { 836, 2050, 4163, 35, 6864945, 4, 0, 0 },
  { 1019, 2050, 4423, 35, 6864946, 4, 0, 0 },
  { 1121, 2050, 4532, 35, 6864947, 4, 0, 0 },
  { 1224, 2050, 5565, 35, 6864948, 4, 0, 0 },
  { 1333, 2050, 5434, 35, 6864949, 4, 0, 0 },
  { 1461, 2050, 6116, 35, 6864950, 4, 0, 0 },
  { 89, 2050, 6317, 35, 6864951, 4, 0, 0 },
  { 232, 2050, 29, 35, 6864952, 4, 0, 0 },
  { 666, 1544, 29, 35, 6864923, 4, 0, 0 },
  { 580, 2003, 5706, 157, 6852637, 16, 0, 0 },
  { 648, 1976, 5734, 157, 6852639, 16, 0, 0 },
  { 340, 1949, 5754, 157, 6852641, 16, 0, 0 },
  { 414, 1922, 5742, 157, 6852643, 16, 0, 0 },
  { 470, 1895, 5766, 157, 6852645, 16, 0, 0 },
  { 533, 1868, 5750, 157, 6852647, 16, 0, 0 },
  { 601, 1841, 5778, 157, 6852649, 16, 0, 0 },
  { 362, 1814, 5762, 157, 6852651, 16, 0, 0 },
  { 437, 1787, 5819, 157, 6852653, 16, 0, 0 },
  { 494, 1760, 5774, 157, 6852655, 16, 0, 0 },
  { 557, 1733, 5823, 157, 6852657, 16, 0, 0 },
  { 625, 1706, 5815, 157, 6852659, 16, 0, 0 },
  { 386, 1679, 36, 157, 6852661, 16, 0, 0 },
  { 512, 1550, 36, 157, 6852635, 16, 0, 0 },
  { 942, 488, 6177, 40, 6860828, 7, 0, 0 },
  { 1048, 488, 5920, 40, 6860829, 7, 0, 0 },
  { 1149, 488, 4830, 40, 6860830, 7, 0, 0 },
  { 1259, 488, 4848, 40, 6860831, 7, 0, 0 },
  { 1386, 488, 3683, 40, 6860832, 7, 0, 0 },
  { 1496, 488, 4784, 40, 6860833, 7, 0, 0 },
  { 16, 488, 3554, 40, 6860834, 7, 0, 0 },
  { 150, 488, 5087, 40, 6860835, 7, 0, 0 },
  { 280, 488, 3894, 40, 6860836, 7, 0, 0 },
  { 694, 488, 5051, 40, 6860837, 7, 0, 0 },
  { 796, 488, 3865, 40, 6860838, 7, 0, 0 },
  { 975, 488, 5174, 40, 6860839, 7, 0, 0 },
  { 1081, 488, 4105, 40, 6860840, 7, 0, 0 },
  { 1180, 488, 5138, 40, 6860841, 7, 0, 0 },
  { 1293, 488, 4076, 40, 6860842, 7, 0, 0 },
  { 1417, 488, 5261, 40, 6860843, 7, 0, 0 },
  { 49, 488, 4316, 40, 6860844, 7, 0, 0 },
  { 188, 488, 5225, 40, 6860845, 7, 0, 0 },
  { 315, 488, 4287, 40, 6860846, 7, 0, 0 },
  { 734, 488, 5348, 40, 6860847, 7, 0, 0 },
  { 832, 488, 4590, 40, 6860848, 7, 0, 0 },
  { 1015, 488, 5312, 40, 6860849, 7, 0, 0 },
  { 1117, 488, 4561, 40, 6860850, 7, 0, 0 },
  { 1220, 488, 5593, 40, 6860851, 7, 0, 0 },
  { 1329, 488, 5575, 40, 6860852, 7, 0, 0 },
  { 1457, 488, 6042, 40, 6860853, 7, 0, 0 },
  { 85, 488, 6288, 40, 6860854, 7, 0, 0 },
  { 228, 488, 30, 40, 6860855, 7, 0, 0 },
  { 761, 478, 30, 40, 6860827, 7, 0, 0 },
  { 643, 1393, 4, 183, 6844445, 29, 0, 0 },
  { 335, 1347, 81, 183, 6844447, 29, 0, 0 },
  { 409, 1301, 4, 183, 6844449, 29, 0, 0 },
  { 465, 1255, 78, 183, 6844451, 29, 0, 0 },
  { 527, 1209, 4, 183, 6844453, 29, 0, 0 },
  { 595, 1163, 75, 183, 6844455, 29, 0, 0 },
  { 356, 1117, 4, 183, 6844457, 29, 0, 0 },
  { 431, 1071, 72, 183, 6844459, 29, 0, 0 },
  { 488, 1025, 4, 183, 6844461, 29, 0, 0 },
  { 551, 979, 69, 183, 6844463, 29, 0, 0 },
  { 619, 933, 4, 183, 6844465, 29, 0, 0 },
  { 380, 887, 22, 183, 6844467, 29, 0, 0 },
  { 575, 841, 22, 183, 6844443, 29, 0, 0 },
  { 1045, 98, 6179, 61, 6856732, 11, 0, 0 },
  { 1146, 98, 5830, 61, 6856733, 11, 0, 0 },
  { 1256, 98, 4834, 61, 6856734, 11, 0, 0 },
  { 1383, 98, 5037, 61, 6856735, 11, 0, 0 },
  { 1493, 98, 5124, 61, 6856736, 11, 0, 0 },
  { 13, 98, 4806, 61, 6856737, 11, 0, 0 },
  { 147, 98, 5110, 61, 6856738, 11, 0, 0 },
  { 277, 98, 5096, 61, 6856739, 11, 0, 0 },
  { 691, 98, 5211, 61, 6856740, 11, 0, 0 },
  { 792, 98, 5073, 61, 6856741, 11, 0, 0 },
  { 971, 98, 5197, 61, 6856742, 11, 0, 0 },
  { 1077, 98, 5183, 61, 6856743, 11, 0, 0 },
  { 1176, 98, 5298, 61, 6856744, 11, 0, 0 },
  { 1289, 98, 5160, 61, 6856745, 11, 0, 0 },
  { 1413, 98, 5284, 61, 6856746, 11, 0, 0 },
  { 45, 98, 5270, 61, 6856747, 11, 0, 0 },
  { 184, 98, 5385, 61, 6856748, 11, 0, 0 },
  { 311, 98, 5247, 61, 6856749, 11, 0, 0 },
  { 730, 98, 5371, 61, 6856750, 11, 0, 0 },
  { 828, 98, 5357, 61, 6856751, 11, 0, 0 },
  { 1011, 98, 5630, 61, 6856752, 11, 0, 0 },
  { 1113, 98, 5334, 61, 6856753, 11, 0, 0 },
  { 1216, 98, 5616, 61, 6856754, 11, 0, 0 },
  { 1325, 98, 5602, 61, 6856755, 11, 0, 0 },
  { 1453, 98, 6137, 61, 6856756, 11, 0, 0 },
  { 81, 98, 6268, 61, 6856757, 11, 0, 0 },
  { 224, 98, 32, 61, 6856758, 11, 0, 0 },
  { 939, 83, 32, 61, 6856731, 11, 0, 0 },
  { 1143, 147, 6160, 75, 6852636, 16, 0, 0 },
  { 1253, 147, 5833, 75, 6852637, 16, 0, 0 },
  { 1380, 147, 4841, 75, 6852638, 16, 0, 0 },
  { 1490, 147, 5948, 75, 6852639, 16, 0, 0 },
  { 10, 147, 5644, 75, 6852640, 16, 0, 0 },
  { 144, 147, 5938, 75, 6852641, 16, 0, 0 },
  { 274, 147, 5103, 75, 6852642, 16, 0, 0 },
  { 688, 147, 5972, 75, 6852643, 16, 0, 0 },
  { 789, 147, 5652, 75, 6852644, 16, 0, 0 },
  { 967, 147, 5962, 75, 6852645, 16, 0, 0 },
  { 1073, 147, 5190, 75, 6852646, 16, 0, 0 },
  { 1172, 147, 5992, 75, 6852647, 16, 0, 0 },
  { 1285, 147, 5660, 75, 6852648, 16, 0, 0 },
  { 1409, 147, 5982, 75, 6852649, 16, 0, 0 },
  { 41, 147, 5277, 75, 6852650, 16, 0, 0 },
  { 180, 147, 6012, 75, 6852651, 16, 0, 0 },
  { 307, 147, 5668, 75, 6852652, 16, 0, 0 },
  { 726, 147, 6002, 75, 6852653, 16, 0, 0 },
  { 824, 147, 5364, 75, 6852654, 16, 0, 0 },
  { 1007, 147, 6032, 75, 6852655, 16, 0, 0 },
  { 1109, 147, 5676, 75, 6852656, 16, 0, 0 },
  { 1212, 147, 6022, 75, 6852657, 16, 0, 0 },
  { 1321, 147, 5427, 75, 6852658, 16, 0, 0 },
  { 1449, 147, 6150, 75, 6852659, 16, 0, 0 },
  { 77, 147, 6256, 75, 6852660, 16, 0, 0 },
  { 220, 147, 33, 75, 6852661, 16, 0, 0 },
  { 1042, 126, 33, 75, 6852635, 16, 0, 0 },
  { 1250, 196, 6162, 95, 6848540, 22, 0, 0 },
  { 1377, 196, 5839, 95, 6848541, 22, 0, 0 },
  { 1487, 196, 5954, 95, 6848542, 22, 0, 0 },
  { 7, 196, 6206, 95, 6848543, 22, 0, 0 },
  { 141, 196, 6211, 95, 6848544, 22, 0, 0 },
  { 271, 196, 5944, 95, 6848545, 22, 0, 0 },
  { 685, 196, 5978, 95, 6848546, 22, 0, 0 },
  { 786, 196, 6216, 95, 6848547, 22, 0, 0 },
  { 964, 196, 6221, 95, 6848548, 22, 0, 0 },
  { 1069, 196, 5968, 95, 6848549, 22, 0, 0 },
  { 1168, 196, 5998, 95, 6848550, 22, 0, 0 },
  { 1281, 196, 6226, 95, 6848551, 22, 0, 0 },
  { 1405, 196, 6231, 95, 6848552, 22, 0, 0 },
  { 37, 196, 5988, 95, 6848553, 22, 0, 0 },
  { 176, 196, 6018, 95, 6848554, 22, 0, 0 },
  { 303, 196, 6236, 95, 6848555, 22, 0, 0 },
  { 722, 196, 6241, 95, 6848556, 22, 0, 0 },
  { 820, 196, 6008, 95, 6848557, 22, 0, 0 },
  { 1003, 196, 6038, 95, 6848558, 22, 0, 0 },
  { 1105, 196, 6246, 95, 6848559, 22, 0, 0 },
  { 1208, 196, 6251, 95, 6848560, 22, 0, 0 },
  { 1317, 196, 6028, 95, 6848561, 22, 0, 0 },
  { 1445, 196, 6056, 95, 6848562, 22, 0, 0 },
  { 73, 196, 6263, 95, 6848563, 22, 0, 0 },
  { 216, 196, 20, 95, 6848564, 22, 0, 0 },
  { 1140, 168, 20, 95, 6848539, 22, 0, 0 },
  { 1374, 260, 4, 122, 6844444, 29, 0, 0 },
  { 1484, 260, 18, 122, 6844445, 29, 0, 0 },
  { 4, 260, 4, 122, 6844446, 29, 0, 0 },
  { 138, 260, 80, 122, 6844447, 29, 0, 0 },
  { 268, 260, 4, 122, 6844448, 29, 0, 0 },
  { 682, 260, 16, 122, 6844449, 29, 0, 0 },
  { 783, 260, 4, 122, 6844450, 29, 0, 0 },
  { 961, 260, 77, 122, 6844451, 29, 0, 0 },
  { 1066, 260, 4, 122, 6844452, 29, 0, 0 },
  { 1164, 260, 14, 122, 6844453, 29, 0, 0 },
  { 1277, 260, 4, 122, 6844454, 29, 0, 0 },
  { 1401, 260, 74, 122, 6844455, 29, 0, 0 },
  { 33, 260, 4, 122, 6844456, 29, 0, 0 },
  { 172, 260, 12, 122, 6844457, 29, 0, 0 },
  { 299, 260, 4, 122, 6844458, 29, 0, 0 },
  { 718, 260, 71, 122, 6844459, 29, 0, 0 },
  { 816, 260, 4, 122, 6844460, 29, 0, 0 },
  { 999, 260, 10, 122, 6844461, 29, 0, 0 },
  { 1101, 260, 4, 122, 6844462, 29, 0, 0 },
  { 1204, 260, 68, 122, 6844463, 29, 0, 0 },
  { 1313, 260, 4, 122, 6844464, 29, 0, 0 },
  { 1441, 260, 8, 122, 6844465, 29, 0, 0 },
  { 69, 260, 4, 122, 6844466, 29, 0, 0 },
  { 212, 260, 21, 122, 6844467, 29, 0, 0 },
  { 1247, 224, 21, 122, 6844443, 29, 0, 0 },
};

extern const MCPhysReg RISCVRegUnitRoots[][2] = {
  { RISCV::FCSR },
  { RISCV::FFLAGS },
  { RISCV::FRM },
  { RISCV::SF_VCIX_STATE },
  { RISCV::SSP },
  { RISCV::VL },
  { RISCV::VLENB },
  { RISCV::VTYPE },
  { RISCV::VXRM },
  { RISCV::VXSAT },
  { RISCV::DUMMY_REG_PAIR_WITH_X0 },
  { RISCV::T0 },
  { RISCV::T1 },
  { RISCV::T2 },
  { RISCV::T3 },
  { RISCV::T4 },
  { RISCV::T5 },
  { RISCV::T6 },
  { RISCV::T7 },
  { RISCV::T8 },
  { RISCV::T9 },
  { RISCV::T10 },
  { RISCV::T11 },
  { RISCV::T12 },
  { RISCV::T13 },
  { RISCV::T14 },
  { RISCV::T15 },
  { RISCV::V0 },
  { RISCV::V1 },
  { RISCV::V2 },
  { RISCV::V3 },
  { RISCV::V4 },
  { RISCV::V5 },
  { RISCV::V6 },
  { RISCV::V7 },
  { RISCV::V8 },
  { RISCV::V9 },
  { RISCV::V10 },
  { RISCV::V11 },
  { RISCV::V12 },
  { RISCV::V13 },
  { RISCV::V14 },
  { RISCV::V15 },
  { RISCV::V16 },
  { RISCV::V17 },
  { RISCV::V18 },
  { RISCV::V19 },
  { RISCV::V20 },
  { RISCV::V21 },
  { RISCV::V22 },
  { RISCV::V23 },
  { RISCV::V24 },
  { RISCV::V25 },
  { RISCV::V26 },
  { RISCV::V27 },
  { RISCV::V28 },
  { RISCV::V29 },
  { RISCV::V30 },
  { RISCV::V31 },
  { RISCV::X0_H },
  { RISCV::X1_H },
  { RISCV::X2_H },
  { RISCV::X3_H },
  { RISCV::X4_H },
  { RISCV::X5_H },
  { RISCV::X6_H },
  { RISCV::X7_H },
  { RISCV::X8_H },
  { RISCV::X9_H },
  { RISCV::X10_H },
  { RISCV::X11_H },
  { RISCV::X12_H },
  { RISCV::X13_H },
  { RISCV::X14_H },
  { RISCV::X15_H },
  { RISCV::X16_H },
  { RISCV::X17_H },
  { RISCV::X18_H },
  { RISCV::X19_H },
  { RISCV::X20_H },
  { RISCV::X21_H },
  { RISCV::X22_H },
  { RISCV::X23_H },
  { RISCV::X24_H },
  { RISCV::X25_H },
  { RISCV::X26_H },
  { RISCV::X27_H },
  { RISCV::X28_H },
  { RISCV::X29_H },
  { RISCV::X30_H },
  { RISCV::X31_H },
  { RISCV::F0_H },
  { RISCV::F1_H },
  { RISCV::F2_H },
  { RISCV::F3_H },
  { RISCV::F4_H },
  { RISCV::F5_H },
  { RISCV::F6_H },
  { RISCV::F7_H },
  { RISCV::F8_H },
  { RISCV::F9_H },
  { RISCV::F10_H },
  { RISCV::F11_H },
  { RISCV::F12_H },
  { RISCV::F13_H },
  { RISCV::F14_H },
  { RISCV::F15_H },
  { RISCV::F16_H },
  { RISCV::F17_H },
  { RISCV::F18_H },
  { RISCV::F19_H },
  { RISCV::F20_H },
  { RISCV::F21_H },
  { RISCV::F22_H },
  { RISCV::F23_H },
  { RISCV::F24_H },
  { RISCV::F25_H },
  { RISCV::F26_H },
  { RISCV::F27_H },
  { RISCV::F28_H },
  { RISCV::F29_H },
  { RISCV::F30_H },
  { RISCV::F31_H },
};

namespace {     // Register classes...
  // FPR16 Register Class...
  const MCPhysReg FPR16[] = {
    RISCV::F15_H, RISCV::F14_H, RISCV::F13_H, RISCV::F12_H, RISCV::F11_H, RISCV::F10_H, RISCV::F0_H, RISCV::F1_H, RISCV::F2_H, RISCV::F3_H, RISCV::F4_H, RISCV::F5_H, RISCV::F6_H, RISCV::F7_H, RISCV::F16_H, RISCV::F17_H, RISCV::F28_H, RISCV::F29_H, RISCV::F30_H, RISCV::F31_H, RISCV::F8_H, RISCV::F9_H, RISCV::F18_H, RISCV::F19_H, RISCV::F20_H, RISCV::F21_H, RISCV::F22_H, RISCV::F23_H, RISCV::F24_H, RISCV::F25_H, RISCV::F26_H, RISCV::F27_H, 
  };

  // FPR16 Bit set.
  const uint8_t FPR16Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPRF16 Register Class...
  const MCPhysReg GPRF16[] = {
    RISCV::X10_H, RISCV::X11_H, RISCV::X12_H, RISCV::X13_H, RISCV::X14_H, RISCV::X15_H, RISCV::X16_H, RISCV::X17_H, RISCV::X5_H, RISCV::X6_H, RISCV::X7_H, RISCV::X28_H, RISCV::X29_H, RISCV::X30_H, RISCV::X31_H, RISCV::X8_H, RISCV::X9_H, RISCV::X18_H, RISCV::X19_H, RISCV::X20_H, RISCV::X21_H, RISCV::X22_H, RISCV::X23_H, RISCV::X24_H, RISCV::X25_H, RISCV::X26_H, RISCV::X27_H, RISCV::X0_H, RISCV::X1_H, RISCV::X2_H, RISCV::X3_H, RISCV::X4_H, 
  };

  // GPRF16 Bit set.
  const uint8_t GPRF16Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPRF16NoX0 Register Class...
  const MCPhysReg GPRF16NoX0[] = {
    RISCV::X10_H, RISCV::X11_H, RISCV::X12_H, RISCV::X13_H, RISCV::X14_H, RISCV::X15_H, RISCV::X16_H, RISCV::X17_H, RISCV::X5_H, RISCV::X6_H, RISCV::X7_H, RISCV::X28_H, RISCV::X29_H, RISCV::X30_H, RISCV::X31_H, RISCV::X8_H, RISCV::X9_H, RISCV::X18_H, RISCV::X19_H, RISCV::X20_H, RISCV::X21_H, RISCV::X22_H, RISCV::X23_H, RISCV::X24_H, RISCV::X25_H, RISCV::X26_H, RISCV::X27_H, RISCV::X1_H, RISCV::X2_H, RISCV::X3_H, RISCV::X4_H, 
  };

  // GPRF16NoX0 Bit set.
  const uint8_t GPRF16NoX0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // FPR16C Register Class...
  const MCPhysReg FPR16C[] = {
    RISCV::F15_H, RISCV::F14_H, RISCV::F13_H, RISCV::F12_H, RISCV::F11_H, RISCV::F10_H, RISCV::F8_H, RISCV::F9_H, 
  };

  // FPR16C Bit set.
  const uint8_t FPR16CBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 
  };

  // GPRF16C Register Class...
  const MCPhysReg GPRF16C[] = {
    RISCV::X10_H, RISCV::X11_H, RISCV::X12_H, RISCV::X13_H, RISCV::X14_H, RISCV::X15_H, RISCV::X8_H, RISCV::X9_H, 
  };

  // GPRF16C Bit set.
  const uint8_t GPRF16CBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 
  };

  // GPRAll Register Class...
  const MCPhysReg GPRAll[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, RISCV::DUMMY_REG_PAIR_WITH_X0, 
  };

  // GPRAll Bit set.
  const uint8_t GPRAllBits[] = {
    0x00, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // FPR32 Register Class...
  const MCPhysReg FPR32[] = {
    RISCV::F15_F, RISCV::F14_F, RISCV::F13_F, RISCV::F12_F, RISCV::F11_F, RISCV::F10_F, RISCV::F0_F, RISCV::F1_F, RISCV::F2_F, RISCV::F3_F, RISCV::F4_F, RISCV::F5_F, RISCV::F6_F, RISCV::F7_F, RISCV::F16_F, RISCV::F17_F, RISCV::F28_F, RISCV::F29_F, RISCV::F30_F, RISCV::F31_F, RISCV::F8_F, RISCV::F9_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, 
  };

  // FPR32 Bit set.
  const uint8_t FPR32Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPR Register Class...
  const MCPhysReg GPR[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, 
  };

  // GPR Bit set.
  const uint8_t GPRBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPRF32 Register Class...
  const MCPhysReg GPRF32[] = {
    RISCV::X10_W, RISCV::X11_W, RISCV::X12_W, RISCV::X13_W, RISCV::X14_W, RISCV::X15_W, RISCV::X16_W, RISCV::X17_W, RISCV::X5_W, RISCV::X6_W, RISCV::X7_W, RISCV::X28_W, RISCV::X29_W, RISCV::X30_W, RISCV::X31_W, RISCV::X8_W, RISCV::X9_W, RISCV::X18_W, RISCV::X19_W, RISCV::X20_W, RISCV::X21_W, RISCV::X22_W, RISCV::X23_W, RISCV::X24_W, RISCV::X25_W, RISCV::X26_W, RISCV::X27_W, RISCV::X0_W, RISCV::X1_W, RISCV::X2_W, RISCV::X3_W, RISCV::X4_W, 
  };

  // GPRF32 Bit set.
  const uint8_t GPRF32Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x1f, 
  };

  // GPRF32NoX0 Register Class...
  const MCPhysReg GPRF32NoX0[] = {
    RISCV::X10_W, RISCV::X11_W, RISCV::X12_W, RISCV::X13_W, RISCV::X14_W, RISCV::X15_W, RISCV::X16_W, RISCV::X17_W, RISCV::X5_W, RISCV::X6_W, RISCV::X7_W, RISCV::X28_W, RISCV::X29_W, RISCV::X30_W, RISCV::X31_W, RISCV::X8_W, RISCV::X9_W, RISCV::X18_W, RISCV::X19_W, RISCV::X20_W, RISCV::X21_W, RISCV::X22_W, RISCV::X23_W, RISCV::X24_W, RISCV::X25_W, RISCV::X26_W, RISCV::X27_W, RISCV::X1_W, RISCV::X2_W, RISCV::X3_W, RISCV::X4_W, 
  };

  // GPRF32NoX0 Bit set.
  const uint8_t GPRF32NoX0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0xff, 0xff, 0x1f, 
  };

  // GPRNoX0 Register Class...
  const MCPhysReg GPRNoX0[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, 
  };

  // GPRNoX0 Bit set.
  const uint8_t GPRNoX0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPRNoX2 Register Class...
  const MCPhysReg GPRNoX2[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X3, RISCV::X4, 
  };

  // GPRNoX2 Bit set.
  const uint8_t GPRNoX2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPRNoX31 Register Class...
  const MCPhysReg GPRNoX31[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, 
  };

  // GPRNoX31 Bit set.
  const uint8_t GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x07, 
  };

  // GPRNoX0X2 Register Class...
  const MCPhysReg GPRNoX0X2[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X3, RISCV::X4, 
  };

  // GPRNoX0X2 Bit set.
  const uint8_t GPRNoX0X2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xa0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // GPRNoX0_and_GPRNoX31 Register Class...
  const MCPhysReg GPRNoX0_and_GPRNoX31[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X2, RISCV::X3, RISCV::X4, 
  };

  // GPRNoX0_and_GPRNoX31 Bit set.
  const uint8_t GPRNoX0_and_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x07, 
  };

  // GPRNoX2_and_GPRNoX31 Register Class...
  const MCPhysReg GPRNoX2_and_GPRNoX31[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X0, RISCV::X1, RISCV::X3, RISCV::X4, 
  };

  // GPRNoX2_and_GPRNoX31 Bit set.
  const uint8_t GPRNoX2_and_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xb0, 0xff, 0xff, 0xff, 0x07, 
  };

  // GPRNoX0X2_and_GPRNoX31 Register Class...
  const MCPhysReg GPRNoX0X2_and_GPRNoX31[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X1, RISCV::X3, RISCV::X4, 
  };

  // GPRNoX0X2_and_GPRNoX31 Bit set.
  const uint8_t GPRNoX0X2_and_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xa0, 0xff, 0xff, 0xff, 0x07, 
  };

  // GPRJALR Register Class...
  const MCPhysReg GPRJALR[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, 
  };

  // GPRJALR Bit set.
  const uint8_t GPRJALRBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 0xff, 0x0f, 
  };

  // GPRJALRNonX7 Register Class...
  const MCPhysReg GPRJALRNonX7[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, 
  };

  // GPRJALRNonX7 Bit set.
  const uint8_t GPRJALRNonX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf4, 0xff, 0xff, 0x0f, 
  };

  // GPRJALR_and_GPRNoX31 Register Class...
  const MCPhysReg GPRJALR_and_GPRNoX31[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X7, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, 
  };

  // GPRJALR_and_GPRNoX31 Bit set.
  const uint8_t GPRJALR_and_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 0xff, 0x07, 
  };

  // GPRJALRNonX7_and_GPRNoX31 Register Class...
  const MCPhysReg GPRJALRNonX7_and_GPRNoX31[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X6, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, 
  };

  // GPRJALRNonX7_and_GPRNoX31 Bit set.
  const uint8_t GPRJALRNonX7_and_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf4, 0xff, 0xff, 0x07, 
  };

  // TR Register Class...
  const MCPhysReg TR[] = {
    RISCV::T0, RISCV::T1, RISCV::T2, RISCV::T3, RISCV::T4, RISCV::T5, RISCV::T6, RISCV::T7, RISCV::T8, RISCV::T9, RISCV::T10, RISCV::T11, RISCV::T12, RISCV::T13, RISCV::T14, RISCV::T15, 
  };

  // TR Bit set.
  const uint8_t TRBits[] = {
    0x00, 0xf0, 0xff, 0x0f, 
  };

  // GPRTC Register Class...
  const MCPhysReg GPRTC[] = {
    RISCV::X6, RISCV::X7, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, 
  };

  // GPRTC Bit set.
  const uint8_t GPRTCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xcc, 0x3f, 0x00, 0x0f, 
  };

  // GPRNoX31_and_GPRTC Register Class...
  const MCPhysReg GPRNoX31_and_GPRTC[] = {
    RISCV::X6, RISCV::X7, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, 
  };

  // GPRNoX31_and_GPRTC Bit set.
  const uint8_t GPRNoX31_and_GPRTCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xcc, 0x3f, 0x00, 0x07, 
  };

  // GPRTCNonX7 Register Class...
  const MCPhysReg GPRTCNonX7[] = {
    RISCV::X6, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, 
  };

  // GPRTCNonX7 Bit set.
  const uint8_t GPRTCNonX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc4, 0x3f, 0x00, 0x0f, 
  };

  // GPRNoX31_and_GPRTCNonX7 Register Class...
  const MCPhysReg GPRNoX31_and_GPRTCNonX7[] = {
    RISCV::X6, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, 
  };

  // GPRNoX31_and_GPRTCNonX7 Bit set.
  const uint8_t GPRNoX31_and_GPRTCNonX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc4, 0x3f, 0x00, 0x07, 
  };

  // FPR32C Register Class...
  const MCPhysReg FPR32C[] = {
    RISCV::F15_F, RISCV::F14_F, RISCV::F13_F, RISCV::F12_F, RISCV::F11_F, RISCV::F10_F, RISCV::F8_F, RISCV::F9_F, 
  };

  // FPR32C Bit set.
  const uint8_t FPR32CBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 
  };

  // GPRC Register Class...
  const MCPhysReg GPRC[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X8, RISCV::X9, 
  };

  // GPRC Bit set.
  const uint8_t GPRCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 
  };

  // GPRF32C Register Class...
  const MCPhysReg GPRF32C[] = {
    RISCV::X10_W, RISCV::X11_W, RISCV::X12_W, RISCV::X13_W, RISCV::X14_W, RISCV::X15_W, RISCV::X8_W, RISCV::X9_W, 
  };

  // GPRF32C Bit set.
  const uint8_t GPRF32CBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x1f, 
  };

  // SR07 Register Class...
  const MCPhysReg SR07[] = {
    RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, 
  };

  // SR07 Bit set.
  const uint8_t SR07Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 0xc0, 0x0f, 
  };

  // TRM2 Register Class...
  const MCPhysReg TRM2[] = {
    RISCV::T0, RISCV::T2, RISCV::T4, RISCV::T6, RISCV::T8, RISCV::T10, RISCV::T12, RISCV::T14, 
  };

  // TRM2 Bit set.
  const uint8_t TRM2Bits[] = {
    0x00, 0x50, 0x55, 0x05, 
  };

  // GPRC_and_GPRTC Register Class...
  const MCPhysReg GPRC_and_GPRTC[] = {
    RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, 
  };

  // GPRC_and_GPRTC Bit set.
  const uint8_t GPRC_and_GPRTCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0x0f, 
  };

  // TRM4 Register Class...
  const MCPhysReg TRM4[] = {
    RISCV::T0, RISCV::T4, RISCV::T8, RISCV::T12, 
  };

  // TRM4 Bit set.
  const uint8_t TRM4Bits[] = {
    0x00, 0x10, 0x11, 0x01, 
  };

  // VCSR Register Class...
  const MCPhysReg VCSR[] = {
    RISCV::VTYPE, RISCV::VL, RISCV::VLENB, 
  };

  // VCSR Bit set.
  const uint8_t VCSRBits[] = {
    0xc0, 0x01, 
  };

  // GPRC_and_SR07 Register Class...
  const MCPhysReg GPRC_and_SR07[] = {
    RISCV::X8, RISCV::X9, 
  };

  // GPRC_and_SR07 Bit set.
  const uint8_t GPRC_and_SR07Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x30, 
  };

  // GPRX1X5 Register Class...
  const MCPhysReg GPRX1X5[] = {
    RISCV::X1, RISCV::X5, 
  };

  // GPRX1X5 Bit set.
  const uint8_t GPRX1X5Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 0x02, 
  };

  // GPRX0 Register Class...
  const MCPhysReg GPRX0[] = {
    RISCV::X0, 
  };

  // GPRX0 Bit set.
  const uint8_t GPRX0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 
  };

  // GPRX1 Register Class...
  const MCPhysReg GPRX1[] = {
    RISCV::X1, 
  };

  // GPRX1 Bit set.
  const uint8_t GPRX1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 
  };

  // GPRX5 Register Class...
  const MCPhysReg GPRX5[] = {
    RISCV::X5, 
  };

  // GPRX5 Bit set.
  const uint8_t GPRX5Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 
  };

  // GPRX7 Register Class...
  const MCPhysReg GPRX7[] = {
    RISCV::X7, 
  };

  // GPRX7 Bit set.
  const uint8_t GPRX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 
  };

  // SP Register Class...
  const MCPhysReg SP[] = {
    RISCV::X2, 
  };

  // SP Bit set.
  const uint8_t SPBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 
  };

  // anonymous_13783 Register Class...
  const MCPhysReg anonymous_13783[] = {
    RISCV::SF_VCIX_STATE, 
  };

  // anonymous_13783 Bit set.
  const uint8_t anonymous_13783Bits[] = {
    0x10, 
  };

  // GPRPair Register Class...
  const MCPhysReg GPRPair[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X0_Pair, RISCV::X2_X3, RISCV::X4_X5, 
  };

  // GPRPair Bit set.
  const uint8_t GPRPairBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 
  };

  // GPRPairNoX0 Register Class...
  const MCPhysReg GPRPairNoX0[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X2_X3, RISCV::X4_X5, 
  };

  // GPRPairNoX0 Bit set.
  const uint8_t GPRPairNoX0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRNoX2 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRNoX2[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X0_Pair, RISCV::X4_X5, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRNoX2 Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRNoX2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRNoX0X2 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRNoX0X2[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X4_X5, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRNoX0X2 Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRNoX0X2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRNoX31 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRNoX31[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X2_X3, RISCV::X4_X5, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRNoX31 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0x7f, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRJALR Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRJALR[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRJALR Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRJALRBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, RISCV::X4_X5, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31 Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0x7f, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, RISCV::X30_X31, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0x7f, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, RISCV::X24_X25, RISCV::X26_X27, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x7f, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRTC Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRTC[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, RISCV::X30_X31, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRTC Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRTCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe8, 0xc1, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X6_X7, RISCV::X28_X29, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe8, 0x41, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRTCNonX7 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRTCNonX7[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, RISCV::X30_X31, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRTCNonX7 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRTCNonX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xc1, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X16_X17, RISCV::X28_X29, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0x41, 
  };

  // GPRPairC Register Class...
  const MCPhysReg GPRPairC[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, RISCV::X8_X9, 
  };

  // GPRPairC Bit set.
  const uint8_t GPRPairCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 
  };

  // GPRPair_with_sub_gpr_even_in_SR07 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_SR07[] = {
    RISCV::X8_X9, RISCV::X18_X19, RISCV::X20_X21, RISCV::X22_X23, 
  };

  // GPRPair_with_sub_gpr_even_in_SR07 Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_SR07Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 0x0e, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC[] = {
    RISCV::X10_X11, RISCV::X12_X13, RISCV::X14_X15, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRC_and_SR07 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRC_and_SR07[] = {
    RISCV::X8_X9, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRC_and_SR07 Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRC_and_SR07Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRX0 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_GPRX0[] = {
    RISCV::X0_Pair, 
  };

  // GPRPair_with_sub_gpr_even_in_GPRX0 Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_GPRX0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 
  };

  // GPRPair_with_sub_gpr_even_in_SP Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_even_in_SP[] = {
    RISCV::X2_X3, 
  };

  // GPRPair_with_sub_gpr_even_in_SP Bit set.
  const uint8_t GPRPair_with_sub_gpr_even_in_SPBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRX1X5 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRX1X5[] = {
    RISCV::X4_X5, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRX1X5 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRX1X5Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRX7 Register Class...
  const MCPhysReg GPRPair_with_sub_gpr_odd_in_GPRX7[] = {
    RISCV::X6_X7, 
  };

  // GPRPair_with_sub_gpr_odd_in_GPRX7 Bit set.
  const uint8_t GPRPair_with_sub_gpr_odd_in_GPRX7Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 
  };

  // FPR64 Register Class...
  const MCPhysReg FPR64[] = {
    RISCV::F15_D, RISCV::F14_D, RISCV::F13_D, RISCV::F12_D, RISCV::F11_D, RISCV::F10_D, RISCV::F0_D, RISCV::F1_D, RISCV::F2_D, RISCV::F3_D, RISCV::F4_D, RISCV::F5_D, RISCV::F6_D, RISCV::F7_D, RISCV::F16_D, RISCV::F17_D, RISCV::F28_D, RISCV::F29_D, RISCV::F30_D, RISCV::F31_D, RISCV::F8_D, RISCV::F9_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, 
  };

  // FPR64 Bit set.
  const uint8_t FPR64Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // VM Register Class...
  const MCPhysReg VM[] = {
    RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, RISCV::V0, 
  };

  // VM Bit set.
  const uint8_t VMBits[] = {
    0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // VR Register Class...
  const MCPhysReg VR[] = {
    RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, RISCV::V0, 
  };

  // VR Bit set.
  const uint8_t VRBits[] = {
    0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // VRNoV0 Register Class...
  const MCPhysReg VRNoV0[] = {
    RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V7, RISCV::V6, RISCV::V5, RISCV::V4, RISCV::V3, RISCV::V2, RISCV::V1, 
  };

  // VRNoV0 Bit set.
  const uint8_t VRNoV0Bits[] = {
    0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // FPR64C Register Class...
  const MCPhysReg FPR64C[] = {
    RISCV::F15_D, RISCV::F14_D, RISCV::F13_D, RISCV::F12_D, RISCV::F11_D, RISCV::F10_D, RISCV::F8_D, RISCV::F9_D, 
  };

  // FPR64C Bit set.
  const uint8_t FPR64CBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 
  };

  // VMV0 Register Class...
  const MCPhysReg VMV0[] = {
    RISCV::V0, 
  };

  // VMV0 Bit set.
  const uint8_t VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x10, 
  };

  // VRN2M1 Register Class...
  const MCPhysReg VRN2M1[] = {
    RISCV::V8_V9, RISCV::V9_V10, RISCV::V10_V11, RISCV::V11_V12, RISCV::V12_V13, RISCV::V13_V14, RISCV::V14_V15, RISCV::V15_V16, RISCV::V16_V17, RISCV::V17_V18, RISCV::V18_V19, RISCV::V19_V20, RISCV::V20_V21, RISCV::V21_V22, RISCV::V22_V23, RISCV::V23_V24, RISCV::V24_V25, RISCV::V25_V26, RISCV::V26_V27, RISCV::V27_V28, RISCV::V28_V29, RISCV::V29_V30, RISCV::V30_V31, RISCV::V1_V2, RISCV::V2_V3, RISCV::V3_V4, RISCV::V4_V5, RISCV::V5_V6, RISCV::V6_V7, RISCV::V7_V8, RISCV::V0_V1, 
  };

  // VRN2M1 Bit set.
  const uint8_t VRN2M1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0x7f, 
  };

  // VRN2M1NoV0 Register Class...
  const MCPhysReg VRN2M1NoV0[] = {
    RISCV::V8_V9, RISCV::V9_V10, RISCV::V10_V11, RISCV::V11_V12, RISCV::V12_V13, RISCV::V13_V14, RISCV::V14_V15, RISCV::V15_V16, RISCV::V16_V17, RISCV::V17_V18, RISCV::V18_V19, RISCV::V19_V20, RISCV::V20_V21, RISCV::V21_V22, RISCV::V22_V23, RISCV::V23_V24, RISCV::V24_V25, RISCV::V25_V26, RISCV::V26_V27, RISCV::V27_V28, RISCV::V28_V29, RISCV::V29_V30, RISCV::V30_V31, RISCV::V1_V2, RISCV::V2_V3, RISCV::V3_V4, RISCV::V4_V5, RISCV::V5_V6, RISCV::V6_V7, RISCV::V7_V8, 
  };

  // VRN2M1NoV0 Bit set.
  const uint8_t VRN2M1NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0x3f, 
  };

  // VRM2 Register Class...
  const MCPhysReg VRM2[] = {
    RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V6M2, RISCV::V4M2, RISCV::V2M2, RISCV::V0M2, 
  };

  // VRM2 Bit set.
  const uint8_t VRM2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 0x9b, 0xcd, 0x66, 0x01, 
  };

  // VRM2NoV0 Register Class...
  const MCPhysReg VRM2NoV0[] = {
    RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V6M2, RISCV::V4M2, RISCV::V2M2, 
  };

  // VRM2NoV0 Bit set.
  const uint8_t VRM2NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x9b, 0xcd, 0x66, 0x01, 
  };

  // VRM2_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRM2_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0M2, 
  };

  // VRM2_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRM2_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 
  };

  // VRN2M1_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN2M1_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0_V1, 
  };

  // VRN2M1_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN2M1_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 
  };

  // FPR128 Register Class...
  const MCPhysReg FPR128[] = {
    RISCV::F15_Q, RISCV::F14_Q, RISCV::F13_Q, RISCV::F12_Q, RISCV::F11_Q, RISCV::F10_Q, RISCV::F0_Q, RISCV::F1_Q, RISCV::F2_Q, RISCV::F3_Q, RISCV::F4_Q, RISCV::F5_Q, RISCV::F6_Q, RISCV::F7_Q, RISCV::F16_Q, RISCV::F17_Q, RISCV::F28_Q, RISCV::F29_Q, RISCV::F30_Q, RISCV::F31_Q, RISCV::F8_Q, RISCV::F9_Q, RISCV::F18_Q, RISCV::F19_Q, RISCV::F20_Q, RISCV::F21_Q, RISCV::F22_Q, RISCV::F23_Q, RISCV::F24_Q, RISCV::F25_Q, RISCV::F26_Q, RISCV::F27_Q, 
  };

  // FPR128 Bit set.
  const uint8_t FPR128Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0xff, 0x0f, 
  };

  // FPR128_with_sub_16_in_FPR16C Register Class...
  const MCPhysReg FPR128_with_sub_16_in_FPR16C[] = {
    RISCV::F15_Q, RISCV::F14_Q, RISCV::F13_Q, RISCV::F12_Q, RISCV::F11_Q, RISCV::F10_Q, RISCV::F8_Q, RISCV::F9_Q, 
  };

  // FPR128_with_sub_16_in_FPR16C Bit set.
  const uint8_t FPR128_with_sub_16_in_FPR16CBits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0x0f, 
  };

  // VRN3M1 Register Class...
  const MCPhysReg VRN3M1[] = {
    RISCV::V8_V9_V10, RISCV::V9_V10_V11, RISCV::V10_V11_V12, RISCV::V11_V12_V13, RISCV::V12_V13_V14, RISCV::V13_V14_V15, RISCV::V14_V15_V16, RISCV::V15_V16_V17, RISCV::V16_V17_V18, RISCV::V17_V18_V19, RISCV::V18_V19_V20, RISCV::V19_V20_V21, RISCV::V20_V21_V22, RISCV::V21_V22_V23, RISCV::V22_V23_V24, RISCV::V23_V24_V25, RISCV::V24_V25_V26, RISCV::V25_V26_V27, RISCV::V26_V27_V28, RISCV::V27_V28_V29, RISCV::V28_V29_V30, RISCV::V29_V30_V31, RISCV::V1_V2_V3, RISCV::V2_V3_V4, RISCV::V3_V4_V5, RISCV::V4_V5_V6, RISCV::V5_V6_V7, RISCV::V6_V7_V8, RISCV::V7_V8_V9, RISCV::V0_V1_V2, 
  };

  // VRN3M1 Bit set.
  const uint8_t VRN3M1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x07, 
  };

  // VRN3M1NoV0 Register Class...
  const MCPhysReg VRN3M1NoV0[] = {
    RISCV::V8_V9_V10, RISCV::V9_V10_V11, RISCV::V10_V11_V12, RISCV::V11_V12_V13, RISCV::V12_V13_V14, RISCV::V13_V14_V15, RISCV::V14_V15_V16, RISCV::V15_V16_V17, RISCV::V16_V17_V18, RISCV::V17_V18_V19, RISCV::V18_V19_V20, RISCV::V19_V20_V21, RISCV::V20_V21_V22, RISCV::V21_V22_V23, RISCV::V22_V23_V24, RISCV::V23_V24_V25, RISCV::V24_V25_V26, RISCV::V25_V26_V27, RISCV::V26_V27_V28, RISCV::V27_V28_V29, RISCV::V28_V29_V30, RISCV::V29_V30_V31, RISCV::V1_V2_V3, RISCV::V2_V3_V4, RISCV::V3_V4_V5, RISCV::V4_V5_V6, RISCV::V5_V6_V7, RISCV::V6_V7_V8, RISCV::V7_V8_V9, 
  };

  // VRN3M1NoV0 Bit set.
  const uint8_t VRN3M1NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xe0, 0xff, 0xff, 0xff, 0x03, 
  };

  // VRN3M1_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN3M1_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0_V1_V2, 
  };

  // VRN3M1_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN3M1_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 
  };

  // VRN4M1 Register Class...
  const MCPhysReg VRN4M1[] = {
    RISCV::V8_V9_V10_V11, RISCV::V9_V10_V11_V12, RISCV::V10_V11_V12_V13, RISCV::V11_V12_V13_V14, RISCV::V12_V13_V14_V15, RISCV::V13_V14_V15_V16, RISCV::V14_V15_V16_V17, RISCV::V15_V16_V17_V18, RISCV::V16_V17_V18_V19, RISCV::V17_V18_V19_V20, RISCV::V18_V19_V20_V21, RISCV::V19_V20_V21_V22, RISCV::V20_V21_V22_V23, RISCV::V21_V22_V23_V24, RISCV::V22_V23_V24_V25, RISCV::V23_V24_V25_V26, RISCV::V24_V25_V26_V27, RISCV::V25_V26_V27_V28, RISCV::V26_V27_V28_V29, RISCV::V27_V28_V29_V30, RISCV::V28_V29_V30_V31, RISCV::V1_V2_V3_V4, RISCV::V2_V3_V4_V5, RISCV::V3_V4_V5_V6, RISCV::V4_V5_V6_V7, RISCV::V5_V6_V7_V8, RISCV::V6_V7_V8_V9, RISCV::V7_V8_V9_V10, RISCV::V0_V1_V2_V3, 
  };

  // VRN4M1 Bit set.
  const uint8_t VRN4M1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0xff, 0x3f, 
  };

  // VRN4M1NoV0 Register Class...
  const MCPhysReg VRN4M1NoV0[] = {
    RISCV::V8_V9_V10_V11, RISCV::V9_V10_V11_V12, RISCV::V10_V11_V12_V13, RISCV::V11_V12_V13_V14, RISCV::V12_V13_V14_V15, RISCV::V13_V14_V15_V16, RISCV::V14_V15_V16_V17, RISCV::V15_V16_V17_V18, RISCV::V16_V17_V18_V19, RISCV::V17_V18_V19_V20, RISCV::V18_V19_V20_V21, RISCV::V19_V20_V21_V22, RISCV::V20_V21_V22_V23, RISCV::V21_V22_V23_V24, RISCV::V22_V23_V24_V25, RISCV::V23_V24_V25_V26, RISCV::V24_V25_V26_V27, RISCV::V25_V26_V27_V28, RISCV::V26_V27_V28_V29, RISCV::V27_V28_V29_V30, RISCV::V28_V29_V30_V31, RISCV::V1_V2_V3_V4, RISCV::V2_V3_V4_V5, RISCV::V3_V4_V5_V6, RISCV::V4_V5_V6_V7, RISCV::V5_V6_V7_V8, RISCV::V6_V7_V8_V9, RISCV::V7_V8_V9_V10, 
  };

  // VRN4M1NoV0 Bit set.
  const uint8_t VRN4M1NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfe, 0xff, 0xff, 0x1f, 
  };

  // VRN2M2 Register Class...
  const MCPhysReg VRN2M2[] = {
    RISCV::V8M2_V10M2, RISCV::V10M2_V12M2, RISCV::V12M2_V14M2, RISCV::V14M2_V16M2, RISCV::V16M2_V18M2, RISCV::V18M2_V20M2, RISCV::V20M2_V22M2, RISCV::V22M2_V24M2, RISCV::V24M2_V26M2, RISCV::V26M2_V28M2, RISCV::V28M2_V30M2, RISCV::V2M2_V4M2, RISCV::V4M2_V6M2, RISCV::V6M2_V8M2, RISCV::V0M2_V2M2, 
  };

  // VRN2M2 Bit set.
  const uint8_t VRN2M2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0x3f, 
  };

  // VRN2M2NoV0 Register Class...
  const MCPhysReg VRN2M2NoV0[] = {
    RISCV::V8M2_V10M2, RISCV::V10M2_V12M2, RISCV::V12M2_V14M2, RISCV::V14M2_V16M2, RISCV::V16M2_V18M2, RISCV::V18M2_V20M2, RISCV::V20M2_V22M2, RISCV::V22M2_V24M2, RISCV::V24M2_V26M2, RISCV::V26M2_V28M2, RISCV::V28M2_V30M2, RISCV::V2M2_V4M2, RISCV::V4M2_V6M2, RISCV::V6M2_V8M2, 
  };

  // VRN2M2NoV0 Bit set.
  const uint8_t VRN2M2NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0x1f, 
  };

  // VRM4 Register Class...
  const MCPhysReg VRM4[] = {
    RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V4M4, RISCV::V0M4, 
  };

  // VRM4 Bit set.
  const uint8_t VRM4Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 0x24, 0x12, 0x89, 
  };

  // VRM4NoV0 Register Class...
  const MCPhysReg VRM4NoV0[] = {
    RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V4M4, 
  };

  // VRM4NoV0 Bit set.
  const uint8_t VRM4NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x24, 0x12, 0x89, 
  };

  // VRM4_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRM4_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0M4, 
  };

  // VRM4_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRM4_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 
  };

  // VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0M2_V2M2, 
  };

  // VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 
  };

  // VRN4M1_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN4M1_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0_V1_V2_V3, 
  };

  // VRN4M1_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN4M1_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x20, 
  };

  // VRN5M1 Register Class...
  const MCPhysReg VRN5M1[] = {
    RISCV::V8_V9_V10_V11_V12, RISCV::V9_V10_V11_V12_V13, RISCV::V10_V11_V12_V13_V14, RISCV::V11_V12_V13_V14_V15, RISCV::V12_V13_V14_V15_V16, RISCV::V13_V14_V15_V16_V17, RISCV::V14_V15_V16_V17_V18, RISCV::V15_V16_V17_V18_V19, RISCV::V16_V17_V18_V19_V20, RISCV::V17_V18_V19_V20_V21, RISCV::V18_V19_V20_V21_V22, RISCV::V19_V20_V21_V22_V23, RISCV::V20_V21_V22_V23_V24, RISCV::V21_V22_V23_V24_V25, RISCV::V22_V23_V24_V25_V26, RISCV::V23_V24_V25_V26_V27, RISCV::V24_V25_V26_V27_V28, RISCV::V25_V26_V27_V28_V29, RISCV::V26_V27_V28_V29_V30, RISCV::V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5, RISCV::V2_V3_V4_V5_V6, RISCV::V3_V4_V5_V6_V7, RISCV::V4_V5_V6_V7_V8, RISCV::V5_V6_V7_V8_V9, RISCV::V6_V7_V8_V9_V10, RISCV::V7_V8_V9_V10_V11, RISCV::V0_V1_V2_V3_V4, 
  };

  // VRN5M1 Bit set.
  const uint8_t VRN5M1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 0xff, 0x7f, 
  };

  // VRN5M1NoV0 Register Class...
  const MCPhysReg VRN5M1NoV0[] = {
    RISCV::V8_V9_V10_V11_V12, RISCV::V9_V10_V11_V12_V13, RISCV::V10_V11_V12_V13_V14, RISCV::V11_V12_V13_V14_V15, RISCV::V12_V13_V14_V15_V16, RISCV::V13_V14_V15_V16_V17, RISCV::V14_V15_V16_V17_V18, RISCV::V15_V16_V17_V18_V19, RISCV::V16_V17_V18_V19_V20, RISCV::V17_V18_V19_V20_V21, RISCV::V18_V19_V20_V21_V22, RISCV::V19_V20_V21_V22_V23, RISCV::V20_V21_V22_V23_V24, RISCV::V21_V22_V23_V24_V25, RISCV::V22_V23_V24_V25_V26, RISCV::V23_V24_V25_V26_V27, RISCV::V24_V25_V26_V27_V28, RISCV::V25_V26_V27_V28_V29, RISCV::V26_V27_V28_V29_V30, RISCV::V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5, RISCV::V2_V3_V4_V5_V6, RISCV::V3_V4_V5_V6_V7, RISCV::V4_V5_V6_V7_V8, RISCV::V5_V6_V7_V8_V9, RISCV::V6_V7_V8_V9_V10, RISCV::V7_V8_V9_V10_V11, 
  };

  // VRN5M1NoV0 Bit set.
  const uint8_t VRN5M1NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 0xff, 0x3f, 
  };

  // VRN5M1_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN5M1_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0_V1_V2_V3_V4, 
  };

  // VRN5M1_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN5M1_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 
  };

  // VRN6M1 Register Class...
  const MCPhysReg VRN6M1[] = {
    RISCV::V8_V9_V10_V11_V12_V13, RISCV::V9_V10_V11_V12_V13_V14, RISCV::V10_V11_V12_V13_V14_V15, RISCV::V11_V12_V13_V14_V15_V16, RISCV::V12_V13_V14_V15_V16_V17, RISCV::V13_V14_V15_V16_V17_V18, RISCV::V14_V15_V16_V17_V18_V19, RISCV::V15_V16_V17_V18_V19_V20, RISCV::V16_V17_V18_V19_V20_V21, RISCV::V17_V18_V19_V20_V21_V22, RISCV::V18_V19_V20_V21_V22_V23, RISCV::V19_V20_V21_V22_V23_V24, RISCV::V20_V21_V22_V23_V24_V25, RISCV::V21_V22_V23_V24_V25_V26, RISCV::V22_V23_V24_V25_V26_V27, RISCV::V23_V24_V25_V26_V27_V28, RISCV::V24_V25_V26_V27_V28_V29, RISCV::V25_V26_V27_V28_V29_V30, RISCV::V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6, RISCV::V2_V3_V4_V5_V6_V7, RISCV::V3_V4_V5_V6_V7_V8, RISCV::V4_V5_V6_V7_V8_V9, RISCV::V5_V6_V7_V8_V9_V10, RISCV::V6_V7_V8_V9_V10_V11, RISCV::V7_V8_V9_V10_V11_V12, RISCV::V0_V1_V2_V3_V4_V5, 
  };

  // VRN6M1 Bit set.
  const uint8_t VRN6M1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0xff, 0xff, 0x03, 
  };

  // VRN6M1NoV0 Register Class...
  const MCPhysReg VRN6M1NoV0[] = {
    RISCV::V8_V9_V10_V11_V12_V13, RISCV::V9_V10_V11_V12_V13_V14, RISCV::V10_V11_V12_V13_V14_V15, RISCV::V11_V12_V13_V14_V15_V16, RISCV::V12_V13_V14_V15_V16_V17, RISCV::V13_V14_V15_V16_V17_V18, RISCV::V14_V15_V16_V17_V18_V19, RISCV::V15_V16_V17_V18_V19_V20, RISCV::V16_V17_V18_V19_V20_V21, RISCV::V17_V18_V19_V20_V21_V22, RISCV::V18_V19_V20_V21_V22_V23, RISCV::V19_V20_V21_V22_V23_V24, RISCV::V20_V21_V22_V23_V24_V25, RISCV::V21_V22_V23_V24_V25_V26, RISCV::V22_V23_V24_V25_V26_V27, RISCV::V23_V24_V25_V26_V27_V28, RISCV::V24_V25_V26_V27_V28_V29, RISCV::V25_V26_V27_V28_V29_V30, RISCV::V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6, RISCV::V2_V3_V4_V5_V6_V7, RISCV::V3_V4_V5_V6_V7_V8, RISCV::V4_V5_V6_V7_V8_V9, RISCV::V5_V6_V7_V8_V9_V10, RISCV::V6_V7_V8_V9_V10_V11, RISCV::V7_V8_V9_V10_V11_V12, 
  };

  // VRN6M1NoV0 Bit set.
  const uint8_t VRN6M1NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0xff, 0xff, 0xff, 0x01, 
  };

  // VRN3M2 Register Class...
  const MCPhysReg VRN3M2[] = {
    RISCV::V8M2_V10M2_V12M2, RISCV::V10M2_V12M2_V14M2, RISCV::V12M2_V14M2_V16M2, RISCV::V14M2_V16M2_V18M2, RISCV::V16M2_V18M2_V20M2, RISCV::V18M2_V20M2_V22M2, RISCV::V20M2_V22M2_V24M2, RISCV::V22M2_V24M2_V26M2, RISCV::V24M2_V26M2_V28M2, RISCV::V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2, RISCV::V4M2_V6M2_V8M2, RISCV::V6M2_V8M2_V10M2, RISCV::V0M2_V2M2_V4M2, 
  };

  // VRN3M2 Bit set.
  const uint8_t VRN3M2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 0x01, 
  };

  // VRN3M2NoV0 Register Class...
  const MCPhysReg VRN3M2NoV0[] = {
    RISCV::V8M2_V10M2_V12M2, RISCV::V10M2_V12M2_V14M2, RISCV::V12M2_V14M2_V16M2, RISCV::V14M2_V16M2_V18M2, RISCV::V16M2_V18M2_V20M2, RISCV::V18M2_V20M2_V22M2, RISCV::V20M2_V22M2_V24M2, RISCV::V22M2_V24M2_V26M2, RISCV::V24M2_V26M2_V28M2, RISCV::V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2, RISCV::V4M2_V6M2_V8M2, RISCV::V6M2_V8M2_V10M2, 
  };

  // VRN3M2NoV0 Bit set.
  const uint8_t VRN3M2NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf8, 0xff, 
  };

  // VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0M2_V2M2_V4M2, 
  };

  // VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 
  };

  // VRN6M1_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN6M1_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0_V1_V2_V3_V4_V5, 
  };

  // VRN6M1_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN6M1_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 
  };

  // VRN7M1 Register Class...
  const MCPhysReg VRN7M1[] = {
    RISCV::V8_V9_V10_V11_V12_V13_V14, RISCV::V9_V10_V11_V12_V13_V14_V15, RISCV::V10_V11_V12_V13_V14_V15_V16, RISCV::V11_V12_V13_V14_V15_V16_V17, RISCV::V12_V13_V14_V15_V16_V17_V18, RISCV::V13_V14_V15_V16_V17_V18_V19, RISCV::V14_V15_V16_V17_V18_V19_V20, RISCV::V15_V16_V17_V18_V19_V20_V21, RISCV::V16_V17_V18_V19_V20_V21_V22, RISCV::V17_V18_V19_V20_V21_V22_V23, RISCV::V18_V19_V20_V21_V22_V23_V24, RISCV::V19_V20_V21_V22_V23_V24_V25, RISCV::V20_V21_V22_V23_V24_V25_V26, RISCV::V21_V22_V23_V24_V25_V26_V27, RISCV::V22_V23_V24_V25_V26_V27_V28, RISCV::V23_V24_V25_V26_V27_V28_V29, RISCV::V24_V25_V26_V27_V28_V29_V30, RISCV::V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7, RISCV::V2_V3_V4_V5_V6_V7_V8, RISCV::V3_V4_V5_V6_V7_V8_V9, RISCV::V4_V5_V6_V7_V8_V9_V10, RISCV::V5_V6_V7_V8_V9_V10_V11, RISCV::V6_V7_V8_V9_V10_V11_V12, RISCV::V7_V8_V9_V10_V11_V12_V13, RISCV::V0_V1_V2_V3_V4_V5_V6, 
  };

  // VRN7M1 Bit set.
  const uint8_t VRN7M1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 0xff, 0x0f, 
  };

  // VRN7M1NoV0 Register Class...
  const MCPhysReg VRN7M1NoV0[] = {
    RISCV::V8_V9_V10_V11_V12_V13_V14, RISCV::V9_V10_V11_V12_V13_V14_V15, RISCV::V10_V11_V12_V13_V14_V15_V16, RISCV::V11_V12_V13_V14_V15_V16_V17, RISCV::V12_V13_V14_V15_V16_V17_V18, RISCV::V13_V14_V15_V16_V17_V18_V19, RISCV::V14_V15_V16_V17_V18_V19_V20, RISCV::V15_V16_V17_V18_V19_V20_V21, RISCV::V16_V17_V18_V19_V20_V21_V22, RISCV::V17_V18_V19_V20_V21_V22_V23, RISCV::V18_V19_V20_V21_V22_V23_V24, RISCV::V19_V20_V21_V22_V23_V24_V25, RISCV::V20_V21_V22_V23_V24_V25_V26, RISCV::V21_V22_V23_V24_V25_V26_V27, RISCV::V22_V23_V24_V25_V26_V27_V28, RISCV::V23_V24_V25_V26_V27_V28_V29, RISCV::V24_V25_V26_V27_V28_V29_V30, RISCV::V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7, RISCV::V2_V3_V4_V5_V6_V7_V8, RISCV::V3_V4_V5_V6_V7_V8_V9, RISCV::V4_V5_V6_V7_V8_V9_V10, RISCV::V5_V6_V7_V8_V9_V10_V11, RISCV::V6_V7_V8_V9_V10_V11_V12, RISCV::V7_V8_V9_V10_V11_V12_V13, 
  };

  // VRN7M1NoV0 Bit set.
  const uint8_t VRN7M1NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xfc, 0xff, 0xff, 0x07, 
  };

  // VRN7M1_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN7M1_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0_V1_V2_V3_V4_V5_V6, 
  };

  // VRN7M1_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN7M1_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 
  };

  // VRN8M1 Register Class...
  const MCPhysReg VRN8M1[] = {
    RISCV::V8_V9_V10_V11_V12_V13_V14_V15, RISCV::V9_V10_V11_V12_V13_V14_V15_V16, RISCV::V10_V11_V12_V13_V14_V15_V16_V17, RISCV::V11_V12_V13_V14_V15_V16_V17_V18, RISCV::V12_V13_V14_V15_V16_V17_V18_V19, RISCV::V13_V14_V15_V16_V17_V18_V19_V20, RISCV::V14_V15_V16_V17_V18_V19_V20_V21, RISCV::V15_V16_V17_V18_V19_V20_V21_V22, RISCV::V16_V17_V18_V19_V20_V21_V22_V23, RISCV::V17_V18_V19_V20_V21_V22_V23_V24, RISCV::V18_V19_V20_V21_V22_V23_V24_V25, RISCV::V19_V20_V21_V22_V23_V24_V25_V26, RISCV::V20_V21_V22_V23_V24_V25_V26_V27, RISCV::V21_V22_V23_V24_V25_V26_V27_V28, RISCV::V22_V23_V24_V25_V26_V27_V28_V29, RISCV::V23_V24_V25_V26_V27_V28_V29_V30, RISCV::V24_V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7_V8, RISCV::V2_V3_V4_V5_V6_V7_V8_V9, RISCV::V3_V4_V5_V6_V7_V8_V9_V10, RISCV::V4_V5_V6_V7_V8_V9_V10_V11, RISCV::V5_V6_V7_V8_V9_V10_V11_V12, RISCV::V6_V7_V8_V9_V10_V11_V12_V13, RISCV::V7_V8_V9_V10_V11_V12_V13_V14, RISCV::V0_V1_V2_V3_V4_V5_V6_V7, 
  };

  // VRN8M1 Bit set.
  const uint8_t VRN8M1Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0x1f, 
  };

  // VRN8M1NoV0 Register Class...
  const MCPhysReg VRN8M1NoV0[] = {
    RISCV::V8_V9_V10_V11_V12_V13_V14_V15, RISCV::V9_V10_V11_V12_V13_V14_V15_V16, RISCV::V10_V11_V12_V13_V14_V15_V16_V17, RISCV::V11_V12_V13_V14_V15_V16_V17_V18, RISCV::V12_V13_V14_V15_V16_V17_V18_V19, RISCV::V13_V14_V15_V16_V17_V18_V19_V20, RISCV::V14_V15_V16_V17_V18_V19_V20_V21, RISCV::V15_V16_V17_V18_V19_V20_V21_V22, RISCV::V16_V17_V18_V19_V20_V21_V22_V23, RISCV::V17_V18_V19_V20_V21_V22_V23_V24, RISCV::V18_V19_V20_V21_V22_V23_V24_V25, RISCV::V19_V20_V21_V22_V23_V24_V25_V26, RISCV::V20_V21_V22_V23_V24_V25_V26_V27, RISCV::V21_V22_V23_V24_V25_V26_V27_V28, RISCV::V22_V23_V24_V25_V26_V27_V28_V29, RISCV::V23_V24_V25_V26_V27_V28_V29_V30, RISCV::V24_V25_V26_V27_V28_V29_V30_V31, RISCV::V1_V2_V3_V4_V5_V6_V7_V8, RISCV::V2_V3_V4_V5_V6_V7_V8_V9, RISCV::V3_V4_V5_V6_V7_V8_V9_V10, RISCV::V4_V5_V6_V7_V8_V9_V10_V11, RISCV::V5_V6_V7_V8_V9_V10_V11_V12, RISCV::V6_V7_V8_V9_V10_V11_V12_V13, RISCV::V7_V8_V9_V10_V11_V12_V13_V14, 
  };

  // VRN8M1NoV0 Bit set.
  const uint8_t VRN8M1NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xff, 0x0f, 
  };

  // VRN4M2 Register Class...
  const MCPhysReg VRN4M2[] = {
    RISCV::V8M2_V10M2_V12M2_V14M2, RISCV::V10M2_V12M2_V14M2_V16M2, RISCV::V12M2_V14M2_V16M2_V18M2, RISCV::V14M2_V16M2_V18M2_V20M2, RISCV::V16M2_V18M2_V20M2_V22M2, RISCV::V18M2_V20M2_V22M2_V24M2, RISCV::V20M2_V22M2_V24M2_V26M2, RISCV::V22M2_V24M2_V26M2_V28M2, RISCV::V24M2_V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2_V8M2, RISCV::V4M2_V6M2_V8M2_V10M2, RISCV::V6M2_V8M2_V10M2_V12M2, RISCV::V0M2_V2M2_V4M2_V6M2, 
  };

  // VRN4M2 Bit set.
  const uint8_t VRN4M2Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x07, 
  };

  // VRN4M2NoV0 Register Class...
  const MCPhysReg VRN4M2NoV0[] = {
    RISCV::V8M2_V10M2_V12M2_V14M2, RISCV::V10M2_V12M2_V14M2_V16M2, RISCV::V12M2_V14M2_V16M2_V18M2, RISCV::V14M2_V16M2_V18M2_V20M2, RISCV::V16M2_V18M2_V20M2_V22M2, RISCV::V18M2_V20M2_V22M2_V24M2, RISCV::V20M2_V22M2_V24M2_V26M2, RISCV::V22M2_V24M2_V26M2_V28M2, RISCV::V24M2_V26M2_V28M2_V30M2, RISCV::V2M2_V4M2_V6M2_V8M2, RISCV::V4M2_V6M2_V8M2_V10M2, RISCV::V6M2_V8M2_V10M2_V12M2, 
  };

  // VRN4M2NoV0 Bit set.
  const uint8_t VRN4M2NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0xff, 0x03, 
  };

  // VRN2M4 Register Class...
  const MCPhysReg VRN2M4[] = {
    RISCV::V8M4_V12M4, RISCV::V12M4_V16M4, RISCV::V16M4_V20M4, RISCV::V20M4_V24M4, RISCV::V24M4_V28M4, RISCV::V4M4_V8M4, RISCV::V0M4_V4M4, 
  };

  // VRN2M4 Bit set.
  const uint8_t VRN2M4Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0x1f, 
  };

  // VRN2M4NoV0 Register Class...
  const MCPhysReg VRN2M4NoV0[] = {
    RISCV::V8M4_V12M4, RISCV::V12M4_V16M4, RISCV::V16M4_V20M4, RISCV::V20M4_V24M4, RISCV::V24M4_V28M4, RISCV::V4M4_V8M4, 
  };

  // VRN2M4NoV0 Bit set.
  const uint8_t VRN2M4NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xc0, 0x0f, 
  };

  // VRM8 Register Class...
  const MCPhysReg VRM8[] = {
    RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, RISCV::V0M8, 
  };

  // VRM8 Bit set.
  const uint8_t VRM8Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x40, 0x20, 0x10, 
  };

  // VRM8NoV0 Register Class...
  const MCPhysReg VRM8NoV0[] = {
    RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, 
  };

  // VRM8NoV0 Bit set.
  const uint8_t VRM8NoV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x40, 0x20, 0x10, 
  };

  // VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0M8, 
  };

  // VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 
  };

  // VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0M4_V4M4, 
  };

  // VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 
  };

  // VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0M2_V2M2_V4M2_V6M2, 
  };

  // VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x04, 
  };

  // VRN8M1_with_sub_vrm1_0_in_VMV0 Register Class...
  const MCPhysReg VRN8M1_with_sub_vrm1_0_in_VMV0[] = {
    RISCV::V0_V1_V2_V3_V4_V5_V6_V7, 
  };

  // VRN8M1_with_sub_vrm1_0_in_VMV0 Bit set.
  const uint8_t VRN8M1_with_sub_vrm1_0_in_VMV0Bits[] = {
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x10, 
  };

} // end anonymous namespace


#ifdef __GNUC__
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Woverlength-strings"
#endif
extern const char RISCVRegClassStrings[] = {
  /* 0 */ "VRN2M1_with_sub_vrm1_0_in_VMV0\000"
  /* 31 */ "VRN3M1_with_sub_vrm1_0_in_VMV0\000"
  /* 62 */ "VRN4M1_with_sub_vrm1_0_in_VMV0\000"
  /* 93 */ "VRN5M1_with_sub_vrm1_0_in_VMV0\000"
  /* 124 */ "VRN6M1_with_sub_vrm1_0_in_VMV0\000"
  /* 155 */ "VRN7M1_with_sub_vrm1_0_in_VMV0\000"
  /* 186 */ "VRN8M1_with_sub_vrm1_0_in_VMV0\000"
  /* 217 */ "VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0\000"
  /* 272 */ "VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0\000"
  /* 327 */ "VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0\000"
  /* 382 */ "VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0\000"
  /* 437 */ "VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0\000"
  /* 490 */ "VRN2M1NoV0\000"
  /* 501 */ "VRN3M1NoV0\000"
  /* 512 */ "VRN4M1NoV0\000"
  /* 523 */ "VRN5M1NoV0\000"
  /* 534 */ "VRN6M1NoV0\000"
  /* 545 */ "VRN7M1NoV0\000"
  /* 556 */ "VRN8M1NoV0\000"
  /* 567 */ "VRN2M2NoV0\000"
  /* 578 */ "VRN3M2NoV0\000"
  /* 589 */ "VRN4M2NoV0\000"
  /* 600 */ "VRM2NoV0\000"
  /* 609 */ "VRN2M4NoV0\000"
  /* 620 */ "VRM4NoV0\000"
  /* 629 */ "VRM8NoV0\000"
  /* 638 */ "VRNoV0\000"
  /* 645 */ "GPRPair_with_sub_gpr_even_in_GPRX0\000"
  /* 680 */ "GPRF32NoX0\000"
  /* 691 */ "GPRF16NoX0\000"
  /* 702 */ "GPRNoX0\000"
  /* 710 */ "GPRPairNoX0\000"
  /* 722 */ "GPRNoX0_and_GPRNoX31\000"
  /* 743 */ "GPRNoX0X2_and_GPRNoX31\000"
  /* 766 */ "GPRNoX2_and_GPRNoX31\000"
  /* 787 */ "GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31\000"
  /* 841 */ "GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31\000"
  /* 890 */ "GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31\000"
  /* 970 */ "VRN2M1\000"
  /* 977 */ "VRN3M1\000"
  /* 984 */ "VRN4M1\000"
  /* 991 */ "VRN5M1\000"
  /* 998 */ "VRN6M1\000"
  /* 1005 */ "VRN7M1\000"
  /* 1012 */ "VRN8M1\000"
  /* 1019 */ "GPRX1\000"
  /* 1025 */ "GPRF32\000"
  /* 1032 */ "FPR32\000"
  /* 1038 */ "VRN2M2\000"
  /* 1045 */ "VRN3M2\000"
  /* 1052 */ "VRN4M2\000"
  /* 1059 */ "TRM2\000"
  /* 1064 */ "VRM2\000"
  /* 1069 */ "GPRPair_with_sub_gpr_even_in_GPRNoX0X2\000"
  /* 1108 */ "GPRPair_with_sub_gpr_even_in_GPRNoX2\000"
  /* 1145 */ "anonymous_13783\000"
  /* 1161 */ "FPR64\000"
  /* 1167 */ "VRN2M4\000"
  /* 1174 */ "TRM4\000"
  /* 1179 */ "VRM4\000"
  /* 1184 */ "GPRPair_with_sub_gpr_odd_in_GPRX1X5\000"
  /* 1220 */ "GPRX5\000"
  /* 1226 */ "GPRF16\000"
  /* 1233 */ "FPR16\000"
  /* 1239 */ "GPRPair_with_sub_gpr_even_in_GPRC_and_SR07\000"
  /* 1282 */ "GPRPair_with_sub_gpr_even_in_SR07\000"
  /* 1316 */ "GPRPair_with_sub_gpr_odd_in_GPRX7\000"
  /* 1350 */ "GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7\000"
  /* 1402 */ "GPRPair_with_sub_gpr_odd_in_GPRTCNonX7\000"
  /* 1441 */ "GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7\000"
  /* 1482 */ "FPR128\000"
  /* 1489 */ "VRM8\000"
  /* 1494 */ "GPRF32C\000"
  /* 1502 */ "FPR32C\000"
  /* 1509 */ "FPR64C\000"
  /* 1516 */ "GPRF16C\000"
  /* 1524 */ "FPR128_with_sub_16_in_FPR16C\000"
  /* 1553 */ "GPRC\000"
  /* 1558 */ "GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC\000"
  /* 1605 */ "GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC\000"
  /* 1649 */ "GPRPair_with_sub_gpr_even_in_GPRTC\000"
  /* 1684 */ "GPRPairC\000"
  /* 1693 */ "VM\000"
  /* 1696 */ "GPRPair_with_sub_gpr_even_in_SP\000"
  /* 1728 */ "GPRPair_with_sub_gpr_even_in_GPRJALR\000"
  /* 1765 */ "GPR\000"
  /* 1769 */ "VCSR\000"
  /* 1774 */ "TR\000"
  /* 1777 */ "VR\000"
  /* 1780 */ "GPRAll\000"
  /* 1787 */ "GPRPair\000"
};
#ifdef __GNUC__
#pragma GCC diagnostic pop
#endif

extern const MCRegisterClass RISCVMCRegisterClasses[] = {
  { FPR16, FPR16Bits, 1233, 32, sizeof(FPR16Bits), RISCV::FPR16RegClassID, 16, 1, true, false },
  { GPRF16, GPRF16Bits, 1226, 32, sizeof(GPRF16Bits), RISCV::GPRF16RegClassID, 16, 1, true, false },
  { GPRF16NoX0, GPRF16NoX0Bits, 691, 31, sizeof(GPRF16NoX0Bits), RISCV::GPRF16NoX0RegClassID, 16, 1, true, false },
  { FPR16C, FPR16CBits, 1546, 8, sizeof(FPR16CBits), RISCV::FPR16CRegClassID, 16, 1, true, false },
  { GPRF16C, GPRF16CBits, 1516, 8, sizeof(GPRF16CBits), RISCV::GPRF16CRegClassID, 16, 1, true, false },
  { GPRAll, GPRAllBits, 1780, 33, sizeof(GPRAllBits), RISCV::GPRAllRegClassID, 0, 1, true, false },
  { FPR32, FPR32Bits, 1032, 32, sizeof(FPR32Bits), RISCV::FPR32RegClassID, 32, 1, true, false },
  { GPR, GPRBits, 1765, 32, sizeof(GPRBits), RISCV::GPRRegClassID, 0, 1, true, false },
  { GPRF32, GPRF32Bits, 1025, 32, sizeof(GPRF32Bits), RISCV::GPRF32RegClassID, 32, 1, true, false },
  { GPRF32NoX0, GPRF32NoX0Bits, 680, 31, sizeof(GPRF32NoX0Bits), RISCV::GPRF32NoX0RegClassID, 32, 1, true, false },
  { GPRNoX0, GPRNoX0Bits, 702, 31, sizeof(GPRNoX0Bits), RISCV::GPRNoX0RegClassID, 0, 1, true, false },
  { GPRNoX2, GPRNoX2Bits, 1137, 31, sizeof(GPRNoX2Bits), RISCV::GPRNoX2RegClassID, 0, 1, true, false },
  { GPRNoX31, GPRNoX31Bits, 734, 31, sizeof(GPRNoX31Bits), RISCV::GPRNoX31RegClassID, 0, 1, true, false },
  { GPRNoX0X2, GPRNoX0X2Bits, 1098, 30, sizeof(GPRNoX0X2Bits), RISCV::GPRNoX0X2RegClassID, 0, 1, true, false },
  { GPRNoX0_and_GPRNoX31, GPRNoX0_and_GPRNoX31Bits, 722, 30, sizeof(GPRNoX0_and_GPRNoX31Bits), RISCV::GPRNoX0_and_GPRNoX31RegClassID, 0, 1, true, false },
  { GPRNoX2_and_GPRNoX31, GPRNoX2_and_GPRNoX31Bits, 766, 30, sizeof(GPRNoX2_and_GPRNoX31Bits), RISCV::GPRNoX2_and_GPRNoX31RegClassID, 0, 1, true, false },
  { GPRNoX0X2_and_GPRNoX31, GPRNoX0X2_and_GPRNoX31Bits, 743, 29, sizeof(GPRNoX0X2_and_GPRNoX31Bits), RISCV::GPRNoX0X2_and_GPRNoX31RegClassID, 0, 1, true, false },
  { GPRJALR, GPRJALRBits, 1757, 26, sizeof(GPRJALRBits), RISCV::GPRJALRRegClassID, 0, 1, true, false },
  { GPRJALRNonX7, GPRJALRNonX7Bits, 1469, 25, sizeof(GPRJALRNonX7Bits), RISCV::GPRJALRNonX7RegClassID, 0, 1, true, false },
  { GPRJALR_and_GPRNoX31, GPRJALR_and_GPRNoX31Bits, 869, 25, sizeof(GPRJALR_and_GPRNoX31Bits), RISCV::GPRJALR_and_GPRNoX31RegClassID, 0, 1, true, false },
  { GPRJALRNonX7_and_GPRNoX31, GPRJALRNonX7_and_GPRNoX31Bits, 815, 24, sizeof(GPRJALRNonX7_and_GPRNoX31Bits), RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID, 0, 1, true, false },
  { TR, TRBits, 1774, 16, sizeof(TRBits), RISCV::TRRegClassID, 0, 1, true, false },
  { GPRTC, GPRTCBits, 1599, 14, sizeof(GPRTCBits), RISCV::GPRTCRegClassID, 0, 1, true, false },
  { GPRNoX31_and_GPRTC, GPRNoX31_and_GPRTCBits, 1586, 13, sizeof(GPRNoX31_and_GPRTCBits), RISCV::GPRNoX31_and_GPRTCRegClassID, 0, 1, true, false },
  { GPRTCNonX7, GPRTCNonX7Bits, 1391, 13, sizeof(GPRTCNonX7Bits), RISCV::GPRTCNonX7RegClassID, 0, 1, true, false },
  { GPRNoX31_and_GPRTCNonX7, GPRNoX31_and_GPRTCNonX7Bits, 1378, 12, sizeof(GPRNoX31_and_GPRTCNonX7Bits), RISCV::GPRNoX31_and_GPRTCNonX7RegClassID, 0, 1, true, false },
  { FPR32C, FPR32CBits, 1502, 8, sizeof(FPR32CBits), RISCV::FPR32CRegClassID, 32, 1, true, false },
  { GPRC, GPRCBits, 1553, 8, sizeof(GPRCBits), RISCV::GPRCRegClassID, 0, 1, true, false },
  { GPRF32C, GPRF32CBits, 1494, 8, sizeof(GPRF32CBits), RISCV::GPRF32CRegClassID, 32, 1, true, false },
  { SR07, SR07Bits, 1277, 8, sizeof(SR07Bits), RISCV::SR07RegClassID, 0, 1, true, false },
  { TRM2, TRM2Bits, 1059, 8, sizeof(TRM2Bits), RISCV::TRM2RegClassID, 0, 1, true, false },
  { GPRC_and_GPRTC, GPRC_and_GPRTCBits, 1634, 6, sizeof(GPRC_and_GPRTCBits), RISCV::GPRC_and_GPRTCRegClassID, 0, 1, true, false },
  { TRM4, TRM4Bits, 1174, 4, sizeof(TRM4Bits), RISCV::TRM4RegClassID, 0, 1, true, false },
  { VCSR, VCSRBits, 1769, 3, sizeof(VCSRBits), RISCV::VCSRRegClassID, 0, 1, false, false },
  { GPRC_and_SR07, GPRC_and_SR07Bits, 1268, 2, sizeof(GPRC_and_SR07Bits), RISCV::GPRC_and_SR07RegClassID, 0, 1, true, false },
  { GPRX1X5, GPRX1X5Bits, 1212, 2, sizeof(GPRX1X5Bits), RISCV::GPRX1X5RegClassID, 0, 1, true, false },
  { GPRX0, GPRX0Bits, 674, 1, sizeof(GPRX0Bits), RISCV::GPRX0RegClassID, 0, 1, true, false },
  { GPRX1, GPRX1Bits, 1019, 1, sizeof(GPRX1Bits), RISCV::GPRX1RegClassID, 0, 1, true, false },
  { GPRX5, GPRX5Bits, 1220, 1, sizeof(GPRX5Bits), RISCV::GPRX5RegClassID, 0, 1, true, false },
  { GPRX7, GPRX7Bits, 1344, 1, sizeof(GPRX7Bits), RISCV::GPRX7RegClassID, 0, 1, true, false },
  { SP, SPBits, 1725, 1, sizeof(SPBits), RISCV::SPRegClassID, 0, 1, true, false },
  { anonymous_13783, anonymous_13783Bits, 1145, 1, sizeof(anonymous_13783Bits), RISCV::anonymous_13783RegClassID, 0, 1, false, false },
  { GPRPair, GPRPairBits, 1787, 16, sizeof(GPRPairBits), RISCV::GPRPairRegClassID, 0, 2, true, false },
  { GPRPairNoX0, GPRPairNoX0Bits, 710, 15, sizeof(GPRPairNoX0Bits), RISCV::GPRPairNoX0RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRNoX2, GPRPair_with_sub_gpr_even_in_GPRNoX2Bits, 1108, 15, sizeof(GPRPair_with_sub_gpr_even_in_GPRNoX2Bits), RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRNoX0X2, GPRPair_with_sub_gpr_even_in_GPRNoX0X2Bits, 1069, 14, sizeof(GPRPair_with_sub_gpr_even_in_GPRNoX0X2Bits), RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRNoX31, GPRPair_with_sub_gpr_odd_in_GPRNoX31Bits, 933, 14, sizeof(GPRPair_with_sub_gpr_odd_in_GPRNoX31Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRJALR, GPRPair_with_sub_gpr_even_in_GPRJALRBits, 1728, 13, sizeof(GPRPair_with_sub_gpr_even_in_GPRJALRBits), RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31, GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31Bits, 890, 13, sizeof(GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31Bits), RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7, GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7Bits, 1441, 12, sizeof(GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31, GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31Bits, 841, 12, sizeof(GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31, GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31Bits, 787, 11, sizeof(GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRTC, GPRPair_with_sub_gpr_even_in_GPRTCBits, 1649, 7, sizeof(GPRPair_with_sub_gpr_even_in_GPRTCBits), RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC, GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCBits, 1558, 6, sizeof(GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCBits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRTCNonX7, GPRPair_with_sub_gpr_odd_in_GPRTCNonX7Bits, 1402, 6, sizeof(GPRPair_with_sub_gpr_odd_in_GPRTCNonX7Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7, GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7Bits, 1350, 5, sizeof(GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClassID, 0, 2, true, false },
  { GPRPairC, GPRPairCBits, 1684, 4, sizeof(GPRPairCBits), RISCV::GPRPairCRegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_SR07, GPRPair_with_sub_gpr_even_in_SR07Bits, 1282, 4, sizeof(GPRPair_with_sub_gpr_even_in_SR07Bits), RISCV::GPRPair_with_sub_gpr_even_in_SR07RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC, GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCBits, 1605, 3, sizeof(GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCBits), RISCV::GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCRegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRC_and_SR07, GPRPair_with_sub_gpr_even_in_GPRC_and_SR07Bits, 1239, 1, sizeof(GPRPair_with_sub_gpr_even_in_GPRC_and_SR07Bits), RISCV::GPRPair_with_sub_gpr_even_in_GPRC_and_SR07RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_GPRX0, GPRPair_with_sub_gpr_even_in_GPRX0Bits, 645, 1, sizeof(GPRPair_with_sub_gpr_even_in_GPRX0Bits), RISCV::GPRPair_with_sub_gpr_even_in_GPRX0RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_even_in_SP, GPRPair_with_sub_gpr_even_in_SPBits, 1696, 1, sizeof(GPRPair_with_sub_gpr_even_in_SPBits), RISCV::GPRPair_with_sub_gpr_even_in_SPRegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRX1X5, GPRPair_with_sub_gpr_odd_in_GPRX1X5Bits, 1184, 1, sizeof(GPRPair_with_sub_gpr_odd_in_GPRX1X5Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRX1X5RegClassID, 0, 2, true, false },
  { GPRPair_with_sub_gpr_odd_in_GPRX7, GPRPair_with_sub_gpr_odd_in_GPRX7Bits, 1316, 1, sizeof(GPRPair_with_sub_gpr_odd_in_GPRX7Bits), RISCV::GPRPair_with_sub_gpr_odd_in_GPRX7RegClassID, 0, 2, true, false },
  { FPR64, FPR64Bits, 1161, 32, sizeof(FPR64Bits), RISCV::FPR64RegClassID, 64, 1, true, false },
  { VM, VMBits, 1693, 32, sizeof(VMBits), RISCV::VMRegClassID, 64, 1, true, false },
  { VR, VRBits, 1777, 32, sizeof(VRBits), RISCV::VRRegClassID, 64, 1, true, false },
  { VRNoV0, VRNoV0Bits, 638, 31, sizeof(VRNoV0Bits), RISCV::VRNoV0RegClassID, 64, 1, true, false },
  { FPR64C, FPR64CBits, 1509, 8, sizeof(FPR64CBits), RISCV::FPR64CRegClassID, 64, 1, true, false },
  { VMV0, VMV0Bits, 26, 1, sizeof(VMV0Bits), RISCV::VMV0RegClassID, 64, 1, true, false },
  { VRN2M1, VRN2M1Bits, 970, 31, sizeof(VRN2M1Bits), RISCV::VRN2M1RegClassID, 128, 2, true, false },
  { VRN2M1NoV0, VRN2M1NoV0Bits, 490, 30, sizeof(VRN2M1NoV0Bits), RISCV::VRN2M1NoV0RegClassID, 128, 2, true, false },
  { VRM2, VRM2Bits, 1064, 16, sizeof(VRM2Bits), RISCV::VRM2RegClassID, 128, 2, true, false },
  { VRM2NoV0, VRM2NoV0Bits, 600, 15, sizeof(VRM2NoV0Bits), RISCV::VRM2NoV0RegClassID, 128, 2, true, false },
  { VRM2_with_sub_vrm1_0_in_VMV0, VRM2_with_sub_vrm1_0_in_VMV0Bits, 243, 1, sizeof(VRM2_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRM2_with_sub_vrm1_0_in_VMV0RegClassID, 128, 2, true, false },
  { VRN2M1_with_sub_vrm1_0_in_VMV0, VRN2M1_with_sub_vrm1_0_in_VMV0Bits, 0, 1, sizeof(VRN2M1_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN2M1_with_sub_vrm1_0_in_VMV0RegClassID, 128, 2, true, false },
  { FPR128, FPR128Bits, 1482, 32, sizeof(FPR128Bits), RISCV::FPR128RegClassID, 128, 1, true, false },
  { FPR128_with_sub_16_in_FPR16C, FPR128_with_sub_16_in_FPR16CBits, 1524, 8, sizeof(FPR128_with_sub_16_in_FPR16CBits), RISCV::FPR128_with_sub_16_in_FPR16CRegClassID, 128, 1, true, false },
  { VRN3M1, VRN3M1Bits, 977, 30, sizeof(VRN3M1Bits), RISCV::VRN3M1RegClassID, 192, 3, true, false },
  { VRN3M1NoV0, VRN3M1NoV0Bits, 501, 29, sizeof(VRN3M1NoV0Bits), RISCV::VRN3M1NoV0RegClassID, 192, 3, true, false },
  { VRN3M1_with_sub_vrm1_0_in_VMV0, VRN3M1_with_sub_vrm1_0_in_VMV0Bits, 31, 1, sizeof(VRN3M1_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN3M1_with_sub_vrm1_0_in_VMV0RegClassID, 192, 3, true, false },
  { VRN4M1, VRN4M1Bits, 984, 29, sizeof(VRN4M1Bits), RISCV::VRN4M1RegClassID, 256, 4, true, false },
  { VRN4M1NoV0, VRN4M1NoV0Bits, 512, 28, sizeof(VRN4M1NoV0Bits), RISCV::VRN4M1NoV0RegClassID, 256, 4, true, false },
  { VRN2M2, VRN2M2Bits, 1038, 15, sizeof(VRN2M2Bits), RISCV::VRN2M2RegClassID, 256, 4, true, false },
  { VRN2M2NoV0, VRN2M2NoV0Bits, 567, 14, sizeof(VRN2M2NoV0Bits), RISCV::VRN2M2NoV0RegClassID, 256, 4, true, false },
  { VRM4, VRM4Bits, 1179, 8, sizeof(VRM4Bits), RISCV::VRM4RegClassID, 256, 4, true, false },
  { VRM4NoV0, VRM4NoV0Bits, 620, 7, sizeof(VRM4NoV0Bits), RISCV::VRM4NoV0RegClassID, 256, 4, true, false },
  { VRM4_with_sub_vrm1_0_in_VMV0, VRM4_with_sub_vrm1_0_in_VMV0Bits, 408, 1, sizeof(VRM4_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRM4_with_sub_vrm1_0_in_VMV0RegClassID, 256, 4, true, false },
  { VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0, VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits, 217, 1, sizeof(VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID, 256, 4, true, false },
  { VRN4M1_with_sub_vrm1_0_in_VMV0, VRN4M1_with_sub_vrm1_0_in_VMV0Bits, 62, 1, sizeof(VRN4M1_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN4M1_with_sub_vrm1_0_in_VMV0RegClassID, 256, 4, true, false },
  { VRN5M1, VRN5M1Bits, 991, 28, sizeof(VRN5M1Bits), RISCV::VRN5M1RegClassID, 320, 5, true, false },
  { VRN5M1NoV0, VRN5M1NoV0Bits, 523, 27, sizeof(VRN5M1NoV0Bits), RISCV::VRN5M1NoV0RegClassID, 320, 5, true, false },
  { VRN5M1_with_sub_vrm1_0_in_VMV0, VRN5M1_with_sub_vrm1_0_in_VMV0Bits, 93, 1, sizeof(VRN5M1_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN5M1_with_sub_vrm1_0_in_VMV0RegClassID, 320, 5, true, false },
  { VRN6M1, VRN6M1Bits, 998, 27, sizeof(VRN6M1Bits), RISCV::VRN6M1RegClassID, 384, 6, true, false },
  { VRN6M1NoV0, VRN6M1NoV0Bits, 534, 26, sizeof(VRN6M1NoV0Bits), RISCV::VRN6M1NoV0RegClassID, 384, 6, true, false },
  { VRN3M2, VRN3M2Bits, 1045, 14, sizeof(VRN3M2Bits), RISCV::VRN3M2RegClassID, 384, 6, true, false },
  { VRN3M2NoV0, VRN3M2NoV0Bits, 578, 13, sizeof(VRN3M2NoV0Bits), RISCV::VRN3M2NoV0RegClassID, 384, 6, true, false },
  { VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0, VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits, 272, 1, sizeof(VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID, 384, 6, true, false },
  { VRN6M1_with_sub_vrm1_0_in_VMV0, VRN6M1_with_sub_vrm1_0_in_VMV0Bits, 124, 1, sizeof(VRN6M1_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN6M1_with_sub_vrm1_0_in_VMV0RegClassID, 384, 6, true, false },
  { VRN7M1, VRN7M1Bits, 1005, 26, sizeof(VRN7M1Bits), RISCV::VRN7M1RegClassID, 448, 7, true, false },
  { VRN7M1NoV0, VRN7M1NoV0Bits, 545, 25, sizeof(VRN7M1NoV0Bits), RISCV::VRN7M1NoV0RegClassID, 448, 7, true, false },
  { VRN7M1_with_sub_vrm1_0_in_VMV0, VRN7M1_with_sub_vrm1_0_in_VMV0Bits, 155, 1, sizeof(VRN7M1_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN7M1_with_sub_vrm1_0_in_VMV0RegClassID, 448, 7, true, false },
  { VRN8M1, VRN8M1Bits, 1012, 25, sizeof(VRN8M1Bits), RISCV::VRN8M1RegClassID, 512, 8, true, false },
  { VRN8M1NoV0, VRN8M1NoV0Bits, 556, 24, sizeof(VRN8M1NoV0Bits), RISCV::VRN8M1NoV0RegClassID, 512, 8, true, false },
  { VRN4M2, VRN4M2Bits, 1052, 13, sizeof(VRN4M2Bits), RISCV::VRN4M2RegClassID, 512, 8, true, false },
  { VRN4M2NoV0, VRN4M2NoV0Bits, 589, 12, sizeof(VRN4M2NoV0Bits), RISCV::VRN4M2NoV0RegClassID, 512, 8, true, false },
  { VRN2M4, VRN2M4Bits, 1167, 7, sizeof(VRN2M4Bits), RISCV::VRN2M4RegClassID, 512, 8, true, false },
  { VRN2M4NoV0, VRN2M4NoV0Bits, 609, 6, sizeof(VRN2M4NoV0Bits), RISCV::VRN2M4NoV0RegClassID, 512, 8, true, false },
  { VRM8, VRM8Bits, 1489, 4, sizeof(VRM8Bits), RISCV::VRM8RegClassID, 512, 8, true, false },
  { VRM8NoV0, VRM8NoV0Bits, 629, 3, sizeof(VRM8NoV0Bits), RISCV::VRM8NoV0RegClassID, 512, 8, true, false },
  { VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0, VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Bits, 437, 1, sizeof(VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID, 512, 8, true, false },
  { VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0, VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Bits, 382, 1, sizeof(VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID, 512, 8, true, false },
  { VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0, VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits, 327, 1, sizeof(VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID, 512, 8, true, false },
  { VRN8M1_with_sub_vrm1_0_in_VMV0, VRN8M1_with_sub_vrm1_0_in_VMV0Bits, 186, 1, sizeof(VRN8M1_with_sub_vrm1_0_in_VMV0Bits), RISCV::VRN8M1_with_sub_vrm1_0_in_VMV0RegClassID, 512, 8, true, false },
};

// RISCV Dwarf<->LLVM register mappings.
extern const MCRegisterInfo::DwarfLLVMRegPair RISCVDwarfFlavour0Dwarf2L[] = {
  { 0U, RISCV::X0 },
  { 1U, RISCV::X1 },
  { 2U, RISCV::X2 },
  { 3U, RISCV::X3 },
  { 4U, RISCV::X4 },
  { 5U, RISCV::X5 },
  { 6U, RISCV::X6 },
  { 7U, RISCV::X7 },
  { 8U, RISCV::X8 },
  { 9U, RISCV::X9 },
  { 10U, RISCV::X10 },
  { 11U, RISCV::X11 },
  { 12U, RISCV::X12 },
  { 13U, RISCV::X13 },
  { 14U, RISCV::X14 },
  { 15U, RISCV::X15 },
  { 16U, RISCV::X16 },
  { 17U, RISCV::X17 },
  { 18U, RISCV::X18 },
  { 19U, RISCV::X19 },
  { 20U, RISCV::X20 },
  { 21U, RISCV::X21 },
  { 22U, RISCV::X22 },
  { 23U, RISCV::X23 },
  { 24U, RISCV::X24 },
  { 25U, RISCV::X25 },
  { 26U, RISCV::X26 },
  { 27U, RISCV::X27 },
  { 28U, RISCV::X28 },
  { 29U, RISCV::X29 },
  { 30U, RISCV::X30 },
  { 31U, RISCV::X31 },
  { 32U, RISCV::F0_H },
  { 33U, RISCV::F1_H },
  { 34U, RISCV::F2_H },
  { 35U, RISCV::F3_H },
  { 36U, RISCV::F4_H },
  { 37U, RISCV::F5_H },
  { 38U, RISCV::F6_H },
  { 39U, RISCV::F7_H },
  { 40U, RISCV::F8_H },
  { 41U, RISCV::F9_H },
  { 42U, RISCV::F10_H },
  { 43U, RISCV::F11_H },
  { 44U, RISCV::F12_H },
  { 45U, RISCV::F13_H },
  { 46U, RISCV::F14_H },
  { 47U, RISCV::F15_H },
  { 48U, RISCV::F16_H },
  { 49U, RISCV::F17_H },
  { 50U, RISCV::F18_H },
  { 51U, RISCV::F19_H },
  { 52U, RISCV::F20_H },
  { 53U, RISCV::F21_H },
  { 54U, RISCV::F22_H },
  { 55U, RISCV::F23_H },
  { 56U, RISCV::F24_H },
  { 57U, RISCV::F25_H },
  { 58U, RISCV::F26_H },
  { 59U, RISCV::F27_H },
  { 60U, RISCV::F28_H },
  { 61U, RISCV::F29_H },
  { 62U, RISCV::F30_H },
  { 63U, RISCV::F31_H },
  { 96U, RISCV::V0 },
  { 97U, RISCV::V1 },
  { 98U, RISCV::V2 },
  { 99U, RISCV::V3 },
  { 100U, RISCV::V4 },
  { 101U, RISCV::V5 },
  { 102U, RISCV::V6 },
  { 103U, RISCV::V7 },
  { 104U, RISCV::V8 },
  { 105U, RISCV::V9 },
  { 106U, RISCV::V10 },
  { 107U, RISCV::V11 },
  { 108U, RISCV::V12 },
  { 109U, RISCV::V13 },
  { 110U, RISCV::V14 },
  { 111U, RISCV::V15 },
  { 112U, RISCV::V16 },
  { 113U, RISCV::V17 },
  { 114U, RISCV::V18 },
  { 115U, RISCV::V19 },
  { 116U, RISCV::V20 },
  { 117U, RISCV::V21 },
  { 118U, RISCV::V22 },
  { 119U, RISCV::V23 },
  { 120U, RISCV::V24 },
  { 121U, RISCV::V25 },
  { 122U, RISCV::V26 },
  { 123U, RISCV::V27 },
  { 124U, RISCV::V28 },
  { 125U, RISCV::V29 },
  { 126U, RISCV::V30 },
  { 127U, RISCV::V31 },
  { 3072U, RISCV::T0 },
  { 3073U, RISCV::T1 },
  { 3074U, RISCV::T2 },
  { 3075U, RISCV::T3 },
  { 3076U, RISCV::T4 },
  { 3077U, RISCV::T5 },
  { 3078U, RISCV::T6 },
  { 3079U, RISCV::T7 },
  { 3080U, RISCV::T8 },
  { 3081U, RISCV::T9 },
  { 3082U, RISCV::T10 },
  { 3083U, RISCV::T11 },
  { 3084U, RISCV::T12 },
  { 3085U, RISCV::T13 },
  { 3086U, RISCV::T14 },
  { 3087U, RISCV::T15 },
  { 7202U, RISCV::VLENB },
};
extern const unsigned RISCVDwarfFlavour0Dwarf2LSize = std::size(RISCVDwarfFlavour0Dwarf2L);

extern const MCRegisterInfo::DwarfLLVMRegPair RISCVEHFlavour0Dwarf2L[] = {
  { 0U, RISCV::X0 },
  { 1U, RISCV::X1 },
  { 2U, RISCV::X2 },
  { 3U, RISCV::X3 },
  { 4U, RISCV::X4 },
  { 5U, RISCV::X5 },
  { 6U, RISCV::X6 },
  { 7U, RISCV::X7 },
  { 8U, RISCV::X8 },
  { 9U, RISCV::X9 },
  { 10U, RISCV::X10 },
  { 11U, RISCV::X11 },
  { 12U, RISCV::X12 },
  { 13U, RISCV::X13 },
  { 14U, RISCV::X14 },
  { 15U, RISCV::X15 },
  { 16U, RISCV::X16 },
  { 17U, RISCV::X17 },
  { 18U, RISCV::X18 },
  { 19U, RISCV::X19 },
  { 20U, RISCV::X20 },
  { 21U, RISCV::X21 },
  { 22U, RISCV::X22 },
  { 23U, RISCV::X23 },
  { 24U, RISCV::X24 },
  { 25U, RISCV::X25 },
  { 26U, RISCV::X26 },
  { 27U, RISCV::X27 },
  { 28U, RISCV::X28 },
  { 29U, RISCV::X29 },
  { 30U, RISCV::X30 },
  { 31U, RISCV::X31 },
  { 32U, RISCV::F0_H },
  { 33U, RISCV::F1_H },
  { 34U, RISCV::F2_H },
  { 35U, RISCV::F3_H },
  { 36U, RISCV::F4_H },
  { 37U, RISCV::F5_H },
  { 38U, RISCV::F6_H },
  { 39U, RISCV::F7_H },
  { 40U, RISCV::F8_H },
  { 41U, RISCV::F9_H },
  { 42U, RISCV::F10_H },
  { 43U, RISCV::F11_H },
  { 44U, RISCV::F12_H },
  { 45U, RISCV::F13_H },
  { 46U, RISCV::F14_H },
  { 47U, RISCV::F15_H },
  { 48U, RISCV::F16_H },
  { 49U, RISCV::F17_H },
  { 50U, RISCV::F18_H },
  { 51U, RISCV::F19_H },
  { 52U, RISCV::F20_H },
  { 53U, RISCV::F21_H },
  { 54U, RISCV::F22_H },
  { 55U, RISCV::F23_H },
  { 56U, RISCV::F24_H },
  { 57U, RISCV::F25_H },
  { 58U, RISCV::F26_H },
  { 59U, RISCV::F27_H },
  { 60U, RISCV::F28_H },
  { 61U, RISCV::F29_H },
  { 62U, RISCV::F30_H },
  { 63U, RISCV::F31_H },
  { 96U, RISCV::V0 },
  { 97U, RISCV::V1 },
  { 98U, RISCV::V2 },
  { 99U, RISCV::V3 },
  { 100U, RISCV::V4 },
  { 101U, RISCV::V5 },
  { 102U, RISCV::V6 },
  { 103U, RISCV::V7 },
  { 104U, RISCV::V8 },
  { 105U, RISCV::V9 },
  { 106U, RISCV::V10 },
  { 107U, RISCV::V11 },
  { 108U, RISCV::V12 },
  { 109U, RISCV::V13 },
  { 110U, RISCV::V14 },
  { 111U, RISCV::V15 },
  { 112U, RISCV::V16 },
  { 113U, RISCV::V17 },
  { 114U, RISCV::V18 },
  { 115U, RISCV::V19 },
  { 116U, RISCV::V20 },
  { 117U, RISCV::V21 },
  { 118U, RISCV::V22 },
  { 119U, RISCV::V23 },
  { 120U, RISCV::V24 },
  { 121U, RISCV::V25 },
  { 122U, RISCV::V26 },
  { 123U, RISCV::V27 },
  { 124U, RISCV::V28 },
  { 125U, RISCV::V29 },
  { 126U, RISCV::V30 },
  { 127U, RISCV::V31 },
  { 3072U, RISCV::T0 },
  { 3073U, RISCV::T1 },
  { 3074U, RISCV::T2 },
  { 3075U, RISCV::T3 },
  { 3076U, RISCV::T4 },
  { 3077U, RISCV::T5 },
  { 3078U, RISCV::T6 },
  { 3079U, RISCV::T7 },
  { 3080U, RISCV::T8 },
  { 3081U, RISCV::T9 },
  { 3082U, RISCV::T10 },
  { 3083U, RISCV::T11 },
  { 3084U, RISCV::T12 },
  { 3085U, RISCV::T13 },
  { 3086U, RISCV::T14 },
  { 3087U, RISCV::T15 },
  { 7202U, RISCV::VLENB },
};
extern const unsigned RISCVEHFlavour0Dwarf2LSize = std::size(RISCVEHFlavour0Dwarf2L);

extern const MCRegisterInfo::DwarfLLVMRegPair RISCVDwarfFlavour0L2Dwarf[] = {
  { RISCV::VLENB, 7202U },
  { RISCV::T0, 3072U },
  { RISCV::T1, 3073U },
  { RISCV::T2, 3074U },
  { RISCV::T3, 3075U },
  { RISCV::T4, 3076U },
  { RISCV::T5, 3077U },
  { RISCV::T6, 3078U },
  { RISCV::T7, 3079U },
  { RISCV::T8, 3080U },
  { RISCV::T9, 3081U },
  { RISCV::T10, 3082U },
  { RISCV::T11, 3083U },
  { RISCV::T12, 3084U },
  { RISCV::T13, 3085U },
  { RISCV::T14, 3086U },
  { RISCV::T15, 3087U },
  { RISCV::V0, 96U },
  { RISCV::V1, 97U },
  { RISCV::V2, 98U },
  { RISCV::V3, 99U },
  { RISCV::V4, 100U },
  { RISCV::V5, 101U },
  { RISCV::V6, 102U },
  { RISCV::V7, 103U },
  { RISCV::V8, 104U },
  { RISCV::V9, 105U },
  { RISCV::V10, 106U },
  { RISCV::V11, 107U },
  { RISCV::V12, 108U },
  { RISCV::V13, 109U },
  { RISCV::V14, 110U },
  { RISCV::V15, 111U },
  { RISCV::V16, 112U },
  { RISCV::V17, 113U },
  { RISCV::V18, 114U },
  { RISCV::V19, 115U },
  { RISCV::V20, 116U },
  { RISCV::V21, 117U },
  { RISCV::V22, 118U },
  { RISCV::V23, 119U },
  { RISCV::V24, 120U },
  { RISCV::V25, 121U },
  { RISCV::V26, 122U },
  { RISCV::V27, 123U },
  { RISCV::V28, 124U },
  { RISCV::V29, 125U },
  { RISCV::V30, 126U },
  { RISCV::V31, 127U },
  { RISCV::X0, 0U },
  { RISCV::X1, 1U },
  { RISCV::X2, 2U },
  { RISCV::X3, 3U },
  { RISCV::X4, 4U },
  { RISCV::X5, 5U },
  { RISCV::X6, 6U },
  { RISCV::X7, 7U },
  { RISCV::X8, 8U },
  { RISCV::X9, 9U },
  { RISCV::X10, 10U },
  { RISCV::X11, 11U },
  { RISCV::X12, 12U },
  { RISCV::X13, 13U },
  { RISCV::X14, 14U },
  { RISCV::X15, 15U },
  { RISCV::X16, 16U },
  { RISCV::X17, 17U },
  { RISCV::X18, 18U },
  { RISCV::X19, 19U },
  { RISCV::X20, 20U },
  { RISCV::X21, 21U },
  { RISCV::X22, 22U },
  { RISCV::X23, 23U },
  { RISCV::X24, 24U },
  { RISCV::X25, 25U },
  { RISCV::X26, 26U },
  { RISCV::X27, 27U },
  { RISCV::X28, 28U },
  { RISCV::X29, 29U },
  { RISCV::X30, 30U },
  { RISCV::X31, 31U },
  { RISCV::F0_D, 32U },
  { RISCV::F1_D, 33U },
  { RISCV::F2_D, 34U },
  { RISCV::F3_D, 35U },
  { RISCV::F4_D, 36U },
  { RISCV::F5_D, 37U },
  { RISCV::F6_D, 38U },
  { RISCV::F7_D, 39U },
  { RISCV::F8_D, 40U },
  { RISCV::F9_D, 41U },
  { RISCV::F10_D, 42U },
  { RISCV::F11_D, 43U },
  { RISCV::F12_D, 44U },
  { RISCV::F13_D, 45U },
  { RISCV::F14_D, 46U },
  { RISCV::F15_D, 47U },
  { RISCV::F16_D, 48U },
  { RISCV::F17_D, 49U },
  { RISCV::F18_D, 50U },
  { RISCV::F19_D, 51U },
  { RISCV::F20_D, 52U },
  { RISCV::F21_D, 53U },
  { RISCV::F22_D, 54U },
  { RISCV::F23_D, 55U },
  { RISCV::F24_D, 56U },
  { RISCV::F25_D, 57U },
  { RISCV::F26_D, 58U },
  { RISCV::F27_D, 59U },
  { RISCV::F28_D, 60U },
  { RISCV::F29_D, 61U },
  { RISCV::F30_D, 62U },
  { RISCV::F31_D, 63U },
  { RISCV::F0_F, 32U },
  { RISCV::F1_F, 33U },
  { RISCV::F2_F, 34U },
  { RISCV::F3_F, 35U },
  { RISCV::F4_F, 36U },
  { RISCV::F5_F, 37U },
  { RISCV::F6_F, 38U },
  { RISCV::F7_F, 39U },
  { RISCV::F8_F, 40U },
  { RISCV::F9_F, 41U },
  { RISCV::F10_F, 42U },
  { RISCV::F11_F, 43U },
  { RISCV::F12_F, 44U },
  { RISCV::F13_F, 45U },
  { RISCV::F14_F, 46U },
  { RISCV::F15_F, 47U },
  { RISCV::F16_F, 48U },
  { RISCV::F17_F, 49U },
  { RISCV::F18_F, 50U },
  { RISCV::F19_F, 51U },
  { RISCV::F20_F, 52U },
  { RISCV::F21_F, 53U },
  { RISCV::F22_F, 54U },
  { RISCV::F23_F, 55U },
  { RISCV::F24_F, 56U },
  { RISCV::F25_F, 57U },
  { RISCV::F26_F, 58U },
  { RISCV::F27_F, 59U },
  { RISCV::F28_F, 60U },
  { RISCV::F29_F, 61U },
  { RISCV::F30_F, 62U },
  { RISCV::F31_F, 63U },
  { RISCV::F0_H, 32U },
  { RISCV::F1_H, 33U },
  { RISCV::F2_H, 34U },
  { RISCV::F3_H, 35U },
  { RISCV::F4_H, 36U },
  { RISCV::F5_H, 37U },
  { RISCV::F6_H, 38U },
  { RISCV::F7_H, 39U },
  { RISCV::F8_H, 40U },
  { RISCV::F9_H, 41U },
  { RISCV::F10_H, 42U },
  { RISCV::F11_H, 43U },
  { RISCV::F12_H, 44U },
  { RISCV::F13_H, 45U },
  { RISCV::F14_H, 46U },
  { RISCV::F15_H, 47U },
  { RISCV::F16_H, 48U },
  { RISCV::F17_H, 49U },
  { RISCV::F18_H, 50U },
  { RISCV::F19_H, 51U },
  { RISCV::F20_H, 52U },
  { RISCV::F21_H, 53U },
  { RISCV::F22_H, 54U },
  { RISCV::F23_H, 55U },
  { RISCV::F24_H, 56U },
  { RISCV::F25_H, 57U },
  { RISCV::F26_H, 58U },
  { RISCV::F27_H, 59U },
  { RISCV::F28_H, 60U },
  { RISCV::F29_H, 61U },
  { RISCV::F30_H, 62U },
  { RISCV::F31_H, 63U },
  { RISCV::F0_Q, 32U },
  { RISCV::F1_Q, 33U },
  { RISCV::F2_Q, 34U },
  { RISCV::F3_Q, 35U },
  { RISCV::F4_Q, 36U },
  { RISCV::F5_Q, 37U },
  { RISCV::F6_Q, 38U },
  { RISCV::F7_Q, 39U },
  { RISCV::F8_Q, 40U },
  { RISCV::F9_Q, 41U },
  { RISCV::F10_Q, 42U },
  { RISCV::F11_Q, 43U },
  { RISCV::F12_Q, 44U },
  { RISCV::F13_Q, 45U },
  { RISCV::F14_Q, 46U },
  { RISCV::F15_Q, 47U },
  { RISCV::F16_Q, 48U },
  { RISCV::F17_Q, 49U },
  { RISCV::F18_Q, 50U },
  { RISCV::F19_Q, 51U },
  { RISCV::F20_Q, 52U },
  { RISCV::F21_Q, 53U },
  { RISCV::F22_Q, 54U },
  { RISCV::F23_Q, 55U },
  { RISCV::F24_Q, 56U },
  { RISCV::F25_Q, 57U },
  { RISCV::F26_Q, 58U },
  { RISCV::F27_Q, 59U },
  { RISCV::F28_Q, 60U },
  { RISCV::F29_Q, 61U },
  { RISCV::F30_Q, 62U },
  { RISCV::F31_Q, 63U },
  { RISCV::V0M2, 96U },
  { RISCV::V0M4, 96U },
  { RISCV::V0M8, 96U },
  { RISCV::V2M2, 98U },
  { RISCV::V4M2, 100U },
  { RISCV::V4M4, 100U },
  { RISCV::V6M2, 102U },
  { RISCV::V8M2, 104U },
  { RISCV::V8M4, 104U },
  { RISCV::V8M8, 104U },
  { RISCV::V10M2, 106U },
  { RISCV::V12M2, 108U },
  { RISCV::V12M4, 108U },
  { RISCV::V14M2, 110U },
  { RISCV::V16M2, 112U },
  { RISCV::V16M4, 112U },
  { RISCV::V16M8, 112U },
  { RISCV::V18M2, 114U },
  { RISCV::V20M2, 116U },
  { RISCV::V20M4, 116U },
  { RISCV::V22M2, 118U },
  { RISCV::V24M2, 120U },
  { RISCV::V24M4, 120U },
  { RISCV::V24M8, 120U },
  { RISCV::V26M2, 122U },
  { RISCV::V28M2, 124U },
  { RISCV::V28M4, 124U },
  { RISCV::V30M2, 126U },
};
extern const unsigned RISCVDwarfFlavour0L2DwarfSize = std::size(RISCVDwarfFlavour0L2Dwarf);

extern const MCRegisterInfo::DwarfLLVMRegPair RISCVEHFlavour0L2Dwarf[] = {
  { RISCV::VLENB, 7202U },
  { RISCV::T0, 3072U },
  { RISCV::T1, 3073U },
  { RISCV::T2, 3074U },
  { RISCV::T3, 3075U },
  { RISCV::T4, 3076U },
  { RISCV::T5, 3077U },
  { RISCV::T6, 3078U },
  { RISCV::T7, 3079U },
  { RISCV::T8, 3080U },
  { RISCV::T9, 3081U },
  { RISCV::T10, 3082U },
  { RISCV::T11, 3083U },
  { RISCV::T12, 3084U },
  { RISCV::T13, 3085U },
  { RISCV::T14, 3086U },
  { RISCV::T15, 3087U },
  { RISCV::V0, 96U },
  { RISCV::V1, 97U },
  { RISCV::V2, 98U },
  { RISCV::V3, 99U },
  { RISCV::V4, 100U },
  { RISCV::V5, 101U },
  { RISCV::V6, 102U },
  { RISCV::V7, 103U },
  { RISCV::V8, 104U },
  { RISCV::V9, 105U },
  { RISCV::V10, 106U },
  { RISCV::V11, 107U },
  { RISCV::V12, 108U },
  { RISCV::V13, 109U },
  { RISCV::V14, 110U },
  { RISCV::V15, 111U },
  { RISCV::V16, 112U },
  { RISCV::V17, 113U },
  { RISCV::V18, 114U },
  { RISCV::V19, 115U },
  { RISCV::V20, 116U },
  { RISCV::V21, 117U },
  { RISCV::V22, 118U },
  { RISCV::V23, 119U },
  { RISCV::V24, 120U },
  { RISCV::V25, 121U },
  { RISCV::V26, 122U },
  { RISCV::V27, 123U },
  { RISCV::V28, 124U },
  { RISCV::V29, 125U },
  { RISCV::V30, 126U },
  { RISCV::V31, 127U },
  { RISCV::X0, 0U },
  { RISCV::X1, 1U },
  { RISCV::X2, 2U },
  { RISCV::X3, 3U },
  { RISCV::X4, 4U },
  { RISCV::X5, 5U },
  { RISCV::X6, 6U },
  { RISCV::X7, 7U },
  { RISCV::X8, 8U },
  { RISCV::X9, 9U },
  { RISCV::X10, 10U },
  { RISCV::X11, 11U },
  { RISCV::X12, 12U },
  { RISCV::X13, 13U },
  { RISCV::X14, 14U },
  { RISCV::X15, 15U },
  { RISCV::X16, 16U },
  { RISCV::X17, 17U },
  { RISCV::X18, 18U },
  { RISCV::X19, 19U },
  { RISCV::X20, 20U },
  { RISCV::X21, 21U },
  { RISCV::X22, 22U },
  { RISCV::X23, 23U },
  { RISCV::X24, 24U },
  { RISCV::X25, 25U },
  { RISCV::X26, 26U },
  { RISCV::X27, 27U },
  { RISCV::X28, 28U },
  { RISCV::X29, 29U },
  { RISCV::X30, 30U },
  { RISCV::X31, 31U },
  { RISCV::F0_D, 32U },
  { RISCV::F1_D, 33U },
  { RISCV::F2_D, 34U },
  { RISCV::F3_D, 35U },
  { RISCV::F4_D, 36U },
  { RISCV::F5_D, 37U },
  { RISCV::F6_D, 38U },
  { RISCV::F7_D, 39U },
  { RISCV::F8_D, 40U },
  { RISCV::F9_D, 41U },
  { RISCV::F10_D, 42U },
  { RISCV::F11_D, 43U },
  { RISCV::F12_D, 44U },
  { RISCV::F13_D, 45U },
  { RISCV::F14_D, 46U },
  { RISCV::F15_D, 47U },
  { RISCV::F16_D, 48U },
  { RISCV::F17_D, 49U },
  { RISCV::F18_D, 50U },
  { RISCV::F19_D, 51U },
  { RISCV::F20_D, 52U },
  { RISCV::F21_D, 53U },
  { RISCV::F22_D, 54U },
  { RISCV::F23_D, 55U },
  { RISCV::F24_D, 56U },
  { RISCV::F25_D, 57U },
  { RISCV::F26_D, 58U },
  { RISCV::F27_D, 59U },
  { RISCV::F28_D, 60U },
  { RISCV::F29_D, 61U },
  { RISCV::F30_D, 62U },
  { RISCV::F31_D, 63U },
  { RISCV::F0_F, 32U },
  { RISCV::F1_F, 33U },
  { RISCV::F2_F, 34U },
  { RISCV::F3_F, 35U },
  { RISCV::F4_F, 36U },
  { RISCV::F5_F, 37U },
  { RISCV::F6_F, 38U },
  { RISCV::F7_F, 39U },
  { RISCV::F8_F, 40U },
  { RISCV::F9_F, 41U },
  { RISCV::F10_F, 42U },
  { RISCV::F11_F, 43U },
  { RISCV::F12_F, 44U },
  { RISCV::F13_F, 45U },
  { RISCV::F14_F, 46U },
  { RISCV::F15_F, 47U },
  { RISCV::F16_F, 48U },
  { RISCV::F17_F, 49U },
  { RISCV::F18_F, 50U },
  { RISCV::F19_F, 51U },
  { RISCV::F20_F, 52U },
  { RISCV::F21_F, 53U },
  { RISCV::F22_F, 54U },
  { RISCV::F23_F, 55U },
  { RISCV::F24_F, 56U },
  { RISCV::F25_F, 57U },
  { RISCV::F26_F, 58U },
  { RISCV::F27_F, 59U },
  { RISCV::F28_F, 60U },
  { RISCV::F29_F, 61U },
  { RISCV::F30_F, 62U },
  { RISCV::F31_F, 63U },
  { RISCV::F0_H, 32U },
  { RISCV::F1_H, 33U },
  { RISCV::F2_H, 34U },
  { RISCV::F3_H, 35U },
  { RISCV::F4_H, 36U },
  { RISCV::F5_H, 37U },
  { RISCV::F6_H, 38U },
  { RISCV::F7_H, 39U },
  { RISCV::F8_H, 40U },
  { RISCV::F9_H, 41U },
  { RISCV::F10_H, 42U },
  { RISCV::F11_H, 43U },
  { RISCV::F12_H, 44U },
  { RISCV::F13_H, 45U },
  { RISCV::F14_H, 46U },
  { RISCV::F15_H, 47U },
  { RISCV::F16_H, 48U },
  { RISCV::F17_H, 49U },
  { RISCV::F18_H, 50U },
  { RISCV::F19_H, 51U },
  { RISCV::F20_H, 52U },
  { RISCV::F21_H, 53U },
  { RISCV::F22_H, 54U },
  { RISCV::F23_H, 55U },
  { RISCV::F24_H, 56U },
  { RISCV::F25_H, 57U },
  { RISCV::F26_H, 58U },
  { RISCV::F27_H, 59U },
  { RISCV::F28_H, 60U },
  { RISCV::F29_H, 61U },
  { RISCV::F30_H, 62U },
  { RISCV::F31_H, 63U },
  { RISCV::F0_Q, 32U },
  { RISCV::F1_Q, 33U },
  { RISCV::F2_Q, 34U },
  { RISCV::F3_Q, 35U },
  { RISCV::F4_Q, 36U },
  { RISCV::F5_Q, 37U },
  { RISCV::F6_Q, 38U },
  { RISCV::F7_Q, 39U },
  { RISCV::F8_Q, 40U },
  { RISCV::F9_Q, 41U },
  { RISCV::F10_Q, 42U },
  { RISCV::F11_Q, 43U },
  { RISCV::F12_Q, 44U },
  { RISCV::F13_Q, 45U },
  { RISCV::F14_Q, 46U },
  { RISCV::F15_Q, 47U },
  { RISCV::F16_Q, 48U },
  { RISCV::F17_Q, 49U },
  { RISCV::F18_Q, 50U },
  { RISCV::F19_Q, 51U },
  { RISCV::F20_Q, 52U },
  { RISCV::F21_Q, 53U },
  { RISCV::F22_Q, 54U },
  { RISCV::F23_Q, 55U },
  { RISCV::F24_Q, 56U },
  { RISCV::F25_Q, 57U },
  { RISCV::F26_Q, 58U },
  { RISCV::F27_Q, 59U },
  { RISCV::F28_Q, 60U },
  { RISCV::F29_Q, 61U },
  { RISCV::F30_Q, 62U },
  { RISCV::F31_Q, 63U },
  { RISCV::V0M2, 96U },
  { RISCV::V0M4, 96U },
  { RISCV::V0M8, 96U },
  { RISCV::V2M2, 98U },
  { RISCV::V4M2, 100U },
  { RISCV::V4M4, 100U },
  { RISCV::V6M2, 102U },
  { RISCV::V8M2, 104U },
  { RISCV::V8M4, 104U },
  { RISCV::V8M8, 104U },
  { RISCV::V10M2, 106U },
  { RISCV::V12M2, 108U },
  { RISCV::V12M4, 108U },
  { RISCV::V14M2, 110U },
  { RISCV::V16M2, 112U },
  { RISCV::V16M4, 112U },
  { RISCV::V16M8, 112U },
  { RISCV::V18M2, 114U },
  { RISCV::V20M2, 116U },
  { RISCV::V20M4, 116U },
  { RISCV::V22M2, 118U },
  { RISCV::V24M2, 120U },
  { RISCV::V24M4, 120U },
  { RISCV::V24M8, 120U },
  { RISCV::V26M2, 122U },
  { RISCV::V28M2, 124U },
  { RISCV::V28M4, 124U },
  { RISCV::V30M2, 126U },
};
extern const unsigned RISCVEHFlavour0L2DwarfSize = std::size(RISCVEHFlavour0L2Dwarf);

extern const uint16_t RISCVRegEncodingTable[] = {
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  31,
  0,
  0,
  0,
  2,
  4,
  4,
  6,
  8,
  8,
  8,
  10,
  12,
  12,
  14,
  16,
  16,
  16,
  18,
  20,
  20,
  22,
  24,
  24,
  24,
  26,
  28,
  28,
  30,
  2,
  4,
  6,
  8,
  10,
  12,
  14,
  16,
  18,
  20,
  22,
  24,
  26,
  28,
  30,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  30,
  0,
  2,
  4,
  6,
  8,
  10,
  12,
  14,
  16,
  18,
  20,
  22,
  24,
  26,
  28,
  0,
  4,
  8,
  12,
  16,
  20,
  24,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  29,
  0,
  2,
  4,
  6,
  8,
  10,
  12,
  14,
  16,
  18,
  20,
  22,
  24,
  26,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  28,
  0,
  2,
  4,
  6,
  8,
  10,
  12,
  14,
  16,
  18,
  20,
  22,
  24,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  27,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  26,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  25,
  0,
  1,
  2,
  3,
  4,
  5,
  6,
  7,
  8,
  9,
  10,
  11,
  12,
  13,
  14,
  15,
  16,
  17,
  18,
  19,
  20,
  21,
  22,
  23,
  24,
  0,
};
static inline void InitRISCVMCRegisterInfo(MCRegisterInfo *RI, unsigned RA, unsigned DwarfFlavour = 0, unsigned EHFlavour = 0, unsigned PC = 0) {
  RI->InitMCRegisterInfo(RISCVRegDesc, 573, RA, PC, RISCVMCRegisterClasses, 114, RISCVRegUnitRoots, 123, RISCVRegDiffLists, RISCVLaneMaskLists, RISCVRegStrings, RISCVRegClassStrings, RISCVSubRegIdxLists, 56,
RISCVRegEncodingTable);

  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapDwarfRegsToLLVMRegs(RISCVDwarfFlavour0Dwarf2L, RISCVDwarfFlavour0Dwarf2LSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapDwarfRegsToLLVMRegs(RISCVEHFlavour0Dwarf2L, RISCVEHFlavour0Dwarf2LSize, true);
    break;
  }
  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapLLVMRegsToDwarfRegs(RISCVDwarfFlavour0L2Dwarf, RISCVDwarfFlavour0L2DwarfSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    RI->mapLLVMRegsToDwarfRegs(RISCVEHFlavour0L2Dwarf, RISCVEHFlavour0L2DwarfSize, true);
    break;
  }
}

} // end namespace llvm

#endif // GET_REGINFO_MC_DESC

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Register Information Header Fragment                                       *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_HEADER
#undef GET_REGINFO_HEADER

#include "llvm/CodeGen/TargetRegisterInfo.h"

namespace llvm {

class RISCVFrameLowering;

struct RISCVGenRegisterInfo : public TargetRegisterInfo {
  explicit RISCVGenRegisterInfo(unsigned RA, unsigned D = 0, unsigned E = 0,
      unsigned PC = 0, unsigned HwMode = 0);
  unsigned composeSubRegIndicesImpl(unsigned, unsigned) const override;
  unsigned reverseComposeSubRegIndicesImpl(unsigned, unsigned) const override;
  LaneBitmask composeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const override;
  LaneBitmask reverseComposeSubRegIndexLaneMaskImpl(unsigned, LaneBitmask) const override;
  const TargetRegisterClass *getSubClassWithSubReg(const TargetRegisterClass *, unsigned) const override;
  const TargetRegisterClass *getSubRegisterClass(const TargetRegisterClass *, unsigned) const override;
  const RegClassWeight &getRegClassWeight(const TargetRegisterClass *RC) const override;
  unsigned getRegUnitWeight(unsigned RegUnit) const override;
  unsigned getNumRegPressureSets() const override;
  const char *getRegPressureSetName(unsigned Idx) const override;
  unsigned getRegPressureSetLimit(const MachineFunction &MF, unsigned Idx) const override;
  const int *getRegClassPressureSets(const TargetRegisterClass *RC) const override;
  const int *getRegUnitPressureSets(unsigned RegUnit) const override;
  ArrayRef<const char *> getRegMaskNames() const override;
  ArrayRef<const uint32_t *> getRegMasks() const override;
  bool isGeneralPurposeRegister(const MachineFunction &, MCRegister) const override;
  bool isGeneralPurposeRegisterClass(const TargetRegisterClass *RC) const override;
  bool isFixedRegister(const MachineFunction &, MCRegister) const override;
  bool isArgumentRegister(const MachineFunction &, MCRegister) const override;
  bool isConstantPhysReg(MCRegister PhysReg) const override final;
  /// Devirtualized TargetFrameLowering.
  static const RISCVFrameLowering *getFrameLowering(
      const MachineFunction &MF);
};

namespace RISCV { // Register classes
  extern const TargetRegisterClass FPR16RegClass;
  extern const TargetRegisterClass GPRF16RegClass;
  extern const TargetRegisterClass GPRF16NoX0RegClass;
  extern const TargetRegisterClass FPR16CRegClass;
  extern const TargetRegisterClass GPRF16CRegClass;
  extern const TargetRegisterClass GPRAllRegClass;
  extern const TargetRegisterClass FPR32RegClass;
  extern const TargetRegisterClass GPRRegClass;
  extern const TargetRegisterClass GPRF32RegClass;
  extern const TargetRegisterClass GPRF32NoX0RegClass;
  extern const TargetRegisterClass GPRNoX0RegClass;
  extern const TargetRegisterClass GPRNoX2RegClass;
  extern const TargetRegisterClass GPRNoX31RegClass;
  extern const TargetRegisterClass GPRNoX0X2RegClass;
  extern const TargetRegisterClass GPRNoX0_and_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRNoX2_and_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRNoX0X2_and_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRJALRRegClass;
  extern const TargetRegisterClass GPRJALRNonX7RegClass;
  extern const TargetRegisterClass GPRJALR_and_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRJALRNonX7_and_GPRNoX31RegClass;
  extern const TargetRegisterClass TRRegClass;
  extern const TargetRegisterClass GPRTCRegClass;
  extern const TargetRegisterClass GPRNoX31_and_GPRTCRegClass;
  extern const TargetRegisterClass GPRTCNonX7RegClass;
  extern const TargetRegisterClass GPRNoX31_and_GPRTCNonX7RegClass;
  extern const TargetRegisterClass FPR32CRegClass;
  extern const TargetRegisterClass GPRCRegClass;
  extern const TargetRegisterClass GPRF32CRegClass;
  extern const TargetRegisterClass SR07RegClass;
  extern const TargetRegisterClass TRM2RegClass;
  extern const TargetRegisterClass GPRC_and_GPRTCRegClass;
  extern const TargetRegisterClass TRM4RegClass;
  extern const TargetRegisterClass VCSRRegClass;
  extern const TargetRegisterClass GPRC_and_SR07RegClass;
  extern const TargetRegisterClass GPRX1X5RegClass;
  extern const TargetRegisterClass GPRX0RegClass;
  extern const TargetRegisterClass GPRX1RegClass;
  extern const TargetRegisterClass GPRX5RegClass;
  extern const TargetRegisterClass GPRX7RegClass;
  extern const TargetRegisterClass SPRegClass;
  extern const TargetRegisterClass anonymous_13783RegClass;
  extern const TargetRegisterClass GPRPairRegClass;
  extern const TargetRegisterClass GPRPairNoX0RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRNoX2RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRJALRRegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRTCRegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClass;
  extern const TargetRegisterClass GPRPairCRegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_SR07RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCRegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRC_and_SR07RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRX0RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_SPRegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRX1X5RegClass;
  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRX7RegClass;
  extern const TargetRegisterClass FPR64RegClass;
  extern const TargetRegisterClass VMRegClass;
  extern const TargetRegisterClass VRRegClass;
  extern const TargetRegisterClass VRNoV0RegClass;
  extern const TargetRegisterClass FPR64CRegClass;
  extern const TargetRegisterClass VMV0RegClass;
  extern const TargetRegisterClass VRN2M1RegClass;
  extern const TargetRegisterClass VRN2M1NoV0RegClass;
  extern const TargetRegisterClass VRM2RegClass;
  extern const TargetRegisterClass VRM2NoV0RegClass;
  extern const TargetRegisterClass VRM2_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN2M1_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass FPR128RegClass;
  extern const TargetRegisterClass FPR128_with_sub_16_in_FPR16CRegClass;
  extern const TargetRegisterClass VRN3M1RegClass;
  extern const TargetRegisterClass VRN3M1NoV0RegClass;
  extern const TargetRegisterClass VRN3M1_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN4M1RegClass;
  extern const TargetRegisterClass VRN4M1NoV0RegClass;
  extern const TargetRegisterClass VRN2M2RegClass;
  extern const TargetRegisterClass VRN2M2NoV0RegClass;
  extern const TargetRegisterClass VRM4RegClass;
  extern const TargetRegisterClass VRM4NoV0RegClass;
  extern const TargetRegisterClass VRM4_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN4M1_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN5M1RegClass;
  extern const TargetRegisterClass VRN5M1NoV0RegClass;
  extern const TargetRegisterClass VRN5M1_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN6M1RegClass;
  extern const TargetRegisterClass VRN6M1NoV0RegClass;
  extern const TargetRegisterClass VRN3M2RegClass;
  extern const TargetRegisterClass VRN3M2NoV0RegClass;
  extern const TargetRegisterClass VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN6M1_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN7M1RegClass;
  extern const TargetRegisterClass VRN7M1NoV0RegClass;
  extern const TargetRegisterClass VRN7M1_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN8M1RegClass;
  extern const TargetRegisterClass VRN8M1NoV0RegClass;
  extern const TargetRegisterClass VRN4M2RegClass;
  extern const TargetRegisterClass VRN4M2NoV0RegClass;
  extern const TargetRegisterClass VRN2M4RegClass;
  extern const TargetRegisterClass VRN2M4NoV0RegClass;
  extern const TargetRegisterClass VRM8RegClass;
  extern const TargetRegisterClass VRM8NoV0RegClass;
  extern const TargetRegisterClass VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass;
  extern const TargetRegisterClass VRN8M1_with_sub_vrm1_0_in_VMV0RegClass;
} // end namespace RISCV

} // end namespace llvm

#endif // GET_REGINFO_HEADER

/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Target Register and Register Classes Information                           *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_REGINFO_TARGET_DESC
#undef GET_REGINFO_TARGET_DESC

namespace llvm {

extern const MCRegisterClass RISCVMCRegisterClasses[];

static const MVT::SimpleValueType VTLists[] = {
  /* 0 */ MVT::i32, MVT::Other,
  /* 2 */ MVT::i64, MVT::Other,
  /* 4 */ MVT::f16, MVT::bf16, MVT::Other,
  /* 7 */ MVT::f16, MVT::Other,
  /* 9 */ MVT::f32, MVT::Other,
  /* 11 */ MVT::i64, MVT::f64, MVT::Other,
  /* 14 */ MVT::Untyped, MVT::f64, MVT::Other,
  /* 17 */ MVT::f128, MVT::Other,
  /* 19 */ MVT::nxv8i8, MVT::nxv4i16, MVT::nxv2i32, MVT::nxv1i64, MVT::nxv4bf16, MVT::nxv4f16, MVT::nxv2f32, MVT::nxv1f64, MVT::nxv4i8, MVT::nxv2i8, MVT::nxv1i8, MVT::nxv2i16, MVT::nxv1i16, MVT::nxv1i32, MVT::nxv1f16, MVT::nxv2f16, MVT::nxv1bf16, MVT::nxv2bf16, MVT::nxv1f32, MVT::nxv64i1, MVT::nxv32i1, MVT::nxv16i1, MVT::nxv8i1, MVT::nxv4i1, MVT::nxv2i1, MVT::nxv1i1, MVT::Other,
  /* 46 */ MVT::nxv16i8, MVT::nxv8i16, MVT::nxv4i32, MVT::nxv2i64, MVT::nxv8f16, MVT::nxv8bf16, MVT::nxv4f32, MVT::nxv2f64, MVT::Other,
  /* 55 */ MVT::nxv32i8, MVT::nxv16i16, MVT::nxv8i32, MVT::nxv4i64, MVT::nxv16f16, MVT::nxv16bf16, MVT::nxv8f32, MVT::nxv4f64, MVT::Other,
  /* 64 */ MVT::nxv64i8, MVT::nxv32i16, MVT::nxv16i32, MVT::nxv8i64, MVT::nxv32f16, MVT::nxv32bf16, MVT::nxv16f32, MVT::nxv8f64, MVT::Other,
  /* 73 */ MVT::riscv_nxv8i8x2, MVT::riscv_nxv4i8x2, MVT::riscv_nxv2i8x2, MVT::riscv_nxv1i8x2, MVT::Other,
  /* 78 */ MVT::riscv_nxv8i8x3, MVT::riscv_nxv4i8x3, MVT::riscv_nxv2i8x3, MVT::riscv_nxv1i8x3, MVT::Other,
  /* 83 */ MVT::riscv_nxv8i8x4, MVT::riscv_nxv4i8x4, MVT::riscv_nxv2i8x4, MVT::riscv_nxv1i8x4, MVT::Other,
  /* 88 */ MVT::riscv_nxv8i8x5, MVT::riscv_nxv4i8x5, MVT::riscv_nxv2i8x5, MVT::riscv_nxv1i8x5, MVT::Other,
  /* 93 */ MVT::riscv_nxv8i8x6, MVT::riscv_nxv4i8x6, MVT::riscv_nxv2i8x6, MVT::riscv_nxv1i8x6, MVT::Other,
  /* 98 */ MVT::riscv_nxv8i8x7, MVT::riscv_nxv4i8x7, MVT::riscv_nxv2i8x7, MVT::riscv_nxv1i8x7, MVT::Other,
  /* 103 */ MVT::riscv_nxv8i8x8, MVT::riscv_nxv4i8x8, MVT::riscv_nxv2i8x8, MVT::riscv_nxv1i8x8, MVT::Other,
  /* 108 */ MVT::riscv_nxv16i8x2, MVT::Other,
  /* 110 */ MVT::riscv_nxv16i8x3, MVT::Other,
  /* 112 */ MVT::riscv_nxv16i8x4, MVT::Other,
  /* 114 */ MVT::riscv_nxv32i8x2, MVT::Other,
  /* 116 */ MVT::Untyped, MVT::Other,
};

static const char *SubRegIndexNameTable[] = { "sub_16", "sub_32", "sub_64", "sub_gpr_even", "sub_gpr_odd", "sub_vrm1_0", "sub_vrm1_1", "sub_vrm1_2", "sub_vrm1_3", "sub_vrm1_4", "sub_vrm1_5", "sub_vrm1_6", "sub_vrm1_7", "sub_vrm2_0", "sub_vrm2_1", "sub_vrm2_2", "sub_vrm2_3", "sub_vrm4_0", "sub_vrm4_1", "sub_gpr_odd_then_sub_16", "sub_gpr_odd_then_sub_32", "sub_vrm1_0_sub_vrm1_1", "sub_vrm1_0_sub_vrm1_1_sub_vrm1_2", "sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3", "sub_vrm1_1_sub_vrm1_2", "sub_vrm1_1_sub_vrm1_2_sub_vrm1_3", "sub_vrm1_2_sub_vrm1_3", "sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4", "sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5", "sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6", "sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7", "sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4", "sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5", "sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6", "sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7", "sub_vrm1_2_sub_vrm1_3_sub_vrm1_4", "sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5", "sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6", "sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7", "sub_vrm1_3_sub_vrm1_4", "sub_vrm1_3_sub_vrm1_4_sub_vrm1_5", "sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6", "sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7", "sub_vrm1_4_sub_vrm1_5", "sub_vrm1_4_sub_vrm1_5_sub_vrm1_6", "sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7", "sub_vrm1_5_sub_vrm1_6", "sub_vrm1_5_sub_vrm1_6_sub_vrm1_7", "sub_vrm1_6_sub_vrm1_7", "sub_vrm2_0_sub_vrm2_1", "sub_vrm2_0_sub_vrm2_1_sub_vrm2_2", "sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3", "sub_vrm2_1_sub_vrm2_2", "sub_vrm2_1_sub_vrm2_2_sub_vrm2_3", "sub_vrm2_2_sub_vrm2_3", "" };

static const TargetRegisterInfo::SubRegCoveredBits SubRegIdxRangeTable[] = {
  { 65535, 65535 },
  { 0, 16 },	// sub_16
  { 0, 32 },	// sub_32
  { 0, 64 },	// sub_64
  { 0, 32 },	// sub_gpr_even
  { 32, 32 },	// sub_gpr_odd
  { 0, 64 },	// sub_vrm1_0
  { 64, 64 },	// sub_vrm1_1
  { 128, 64 },	// sub_vrm1_2
  { 192, 64 },	// sub_vrm1_3
  { 256, 64 },	// sub_vrm1_4
  { 320, 64 },	// sub_vrm1_5
  { 384, 64 },	// sub_vrm1_6
  { 448, 64 },	// sub_vrm1_7
  { 0, 128 },	// sub_vrm2_0
  { 128, 128 },	// sub_vrm2_1
  { 256, 128 },	// sub_vrm2_2
  { 384, 128 },	// sub_vrm2_3
  { 0, 256 },	// sub_vrm4_0
  { 256, 256 },	// sub_vrm4_1
  { 32, 16 },	// sub_gpr_odd_then_sub_16
  { 32, 32 },	// sub_gpr_odd_then_sub_32
  { 0, 128 },	// sub_vrm1_0_sub_vrm1_1
  { 0, 192 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
  { 0, 256 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  { 64, 128 },	// sub_vrm1_1_sub_vrm1_2
  { 64, 192 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  { 128, 128 },	// sub_vrm1_2_sub_vrm1_3
  { 0, 320 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  { 0, 384 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 0, 448 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 0, 512 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 64, 256 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  { 64, 320 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 64, 384 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 64, 448 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 128, 192 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  { 128, 256 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 128, 320 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 128, 384 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 192, 128 },	// sub_vrm1_3_sub_vrm1_4
  { 192, 192 },	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 192, 256 },	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 192, 320 },	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 256, 128 },	// sub_vrm1_4_sub_vrm1_5
  { 256, 192 },	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 256, 256 },	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 320, 128 },	// sub_vrm1_5_sub_vrm1_6
  { 320, 192 },	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 384, 128 },	// sub_vrm1_6_sub_vrm1_7
  { 0, 256 },	// sub_vrm2_0_sub_vrm2_1
  { 0, 384 },	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
  { 0, 512 },	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
  { 128, 256 },	// sub_vrm2_1_sub_vrm2_2
  { 128, 384 },	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
  { 256, 256 },	// sub_vrm2_2_sub_vrm2_3
  { 65535, 65535 },
  { 0, 16 },	// sub_16
  { 0, 32 },	// sub_32
  { 0, 64 },	// sub_64
  { 0, 64 },	// sub_gpr_even
  { 64, 64 },	// sub_gpr_odd
  { 0, 64 },	// sub_vrm1_0
  { 64, 64 },	// sub_vrm1_1
  { 128, 64 },	// sub_vrm1_2
  { 192, 64 },	// sub_vrm1_3
  { 256, 64 },	// sub_vrm1_4
  { 320, 64 },	// sub_vrm1_5
  { 384, 64 },	// sub_vrm1_6
  { 448, 64 },	// sub_vrm1_7
  { 0, 128 },	// sub_vrm2_0
  { 128, 128 },	// sub_vrm2_1
  { 256, 128 },	// sub_vrm2_2
  { 384, 128 },	// sub_vrm2_3
  { 0, 256 },	// sub_vrm4_0
  { 256, 256 },	// sub_vrm4_1
  { 64, 16 },	// sub_gpr_odd_then_sub_16
  { 64, 32 },	// sub_gpr_odd_then_sub_32
  { 0, 128 },	// sub_vrm1_0_sub_vrm1_1
  { 0, 192 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
  { 0, 256 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  { 64, 128 },	// sub_vrm1_1_sub_vrm1_2
  { 64, 192 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  { 128, 128 },	// sub_vrm1_2_sub_vrm1_3
  { 0, 320 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  { 0, 384 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 0, 448 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 0, 512 },	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 64, 256 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  { 64, 320 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 64, 384 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 64, 448 },	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 128, 192 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  { 128, 256 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 128, 320 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 128, 384 },	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 192, 128 },	// sub_vrm1_3_sub_vrm1_4
  { 192, 192 },	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  { 192, 256 },	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 192, 320 },	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 256, 128 },	// sub_vrm1_4_sub_vrm1_5
  { 256, 192 },	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  { 256, 256 },	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 320, 128 },	// sub_vrm1_5_sub_vrm1_6
  { 320, 192 },	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  { 384, 128 },	// sub_vrm1_6_sub_vrm1_7
  { 0, 256 },	// sub_vrm2_0_sub_vrm2_1
  { 0, 384 },	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
  { 0, 512 },	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
  { 128, 256 },	// sub_vrm2_1_sub_vrm2_2
  { 128, 384 },	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
  { 256, 256 },	// sub_vrm2_2_sub_vrm2_3
};


static const LaneBitmask SubRegIndexLaneMaskTable[] = {
  LaneBitmask::getAll(),
  LaneBitmask(0x0000000000000001), // sub_16
  LaneBitmask(0x0000000000000001), // sub_32
  LaneBitmask(0x0000000000000001), // sub_64
  LaneBitmask(0x0000000000000001), // sub_gpr_even
  LaneBitmask(0x0000000000000200), // sub_gpr_odd
  LaneBitmask(0x0000000000000002), // sub_vrm1_0
  LaneBitmask(0x0000000000000004), // sub_vrm1_1
  LaneBitmask(0x0000000000000008), // sub_vrm1_2
  LaneBitmask(0x0000000000000010), // sub_vrm1_3
  LaneBitmask(0x0000000000000020), // sub_vrm1_4
  LaneBitmask(0x0000000000000040), // sub_vrm1_5
  LaneBitmask(0x0000000000000080), // sub_vrm1_6
  LaneBitmask(0x0000000000000100), // sub_vrm1_7
  LaneBitmask(0x0000000000000006), // sub_vrm2_0
  LaneBitmask(0x0000000000000018), // sub_vrm2_1
  LaneBitmask(0x0000000000000060), // sub_vrm2_2
  LaneBitmask(0x0000000000000180), // sub_vrm2_3
  LaneBitmask(0x000000000000001E), // sub_vrm4_0
  LaneBitmask(0x00000000000001E0), // sub_vrm4_1
  LaneBitmask(0x0000000000000200), // sub_gpr_odd_then_sub_16
  LaneBitmask(0x0000000000000200), // sub_gpr_odd_then_sub_32
  LaneBitmask(0x0000000000000006), // sub_vrm1_0_sub_vrm1_1
  LaneBitmask(0x000000000000000E), // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
  LaneBitmask(0x000000000000001E), // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  LaneBitmask(0x000000000000000C), // sub_vrm1_1_sub_vrm1_2
  LaneBitmask(0x000000000000001C), // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  LaneBitmask(0x0000000000000018), // sub_vrm1_2_sub_vrm1_3
  LaneBitmask(0x000000000000003E), // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  LaneBitmask(0x000000000000007E), // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  LaneBitmask(0x00000000000000FE), // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  LaneBitmask(0x00000000000001FE), // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  LaneBitmask(0x000000000000003C), // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  LaneBitmask(0x000000000000007C), // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  LaneBitmask(0x00000000000000FC), // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  LaneBitmask(0x00000000000001FC), // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  LaneBitmask(0x0000000000000038), // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  LaneBitmask(0x0000000000000078), // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  LaneBitmask(0x00000000000000F8), // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  LaneBitmask(0x00000000000001F8), // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  LaneBitmask(0x0000000000000030), // sub_vrm1_3_sub_vrm1_4
  LaneBitmask(0x0000000000000070), // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  LaneBitmask(0x00000000000000F0), // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  LaneBitmask(0x00000000000001F0), // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  LaneBitmask(0x0000000000000060), // sub_vrm1_4_sub_vrm1_5
  LaneBitmask(0x00000000000000E0), // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  LaneBitmask(0x00000000000001E0), // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  LaneBitmask(0x00000000000000C0), // sub_vrm1_5_sub_vrm1_6
  LaneBitmask(0x00000000000001C0), // sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
  LaneBitmask(0x0000000000000180), // sub_vrm1_6_sub_vrm1_7
  LaneBitmask(0x000000000000001E), // sub_vrm2_0_sub_vrm2_1
  LaneBitmask(0x000000000000007E), // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
  LaneBitmask(0x00000000000001FE), // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
  LaneBitmask(0x0000000000000078), // sub_vrm2_1_sub_vrm2_2
  LaneBitmask(0x00000000000001F8), // sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
  LaneBitmask(0x00000000000001E0), // sub_vrm2_2_sub_vrm2_3
 };



static const TargetRegisterInfo::RegClassInfo RegClassInfos[] = {
  // Mode = 0 (Default)
  { 16, 16, 16, /*VTLists+*/4 },    // FPR16
  { 16, 16, 16, /*VTLists+*/7 },    // GPRF16
  { 16, 16, 16, /*VTLists+*/7 },    // GPRF16NoX0
  { 16, 16, 16, /*VTLists+*/4 },    // FPR16C
  { 16, 16, 16, /*VTLists+*/7 },    // GPRF16C
  { 32, 32, 32, /*VTLists+*/0 },    // GPRAll
  { 32, 32, 32, /*VTLists+*/9 },    // FPR32
  { 32, 32, 32, /*VTLists+*/0 },    // GPR
  { 32, 32, 32, /*VTLists+*/9 },    // GPRF32
  { 32, 32, 32, /*VTLists+*/9 },    // GPRF32NoX0
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX0
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX2
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX31
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX0X2
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX0_and_GPRNoX31
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX2_and_GPRNoX31
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX0X2_and_GPRNoX31
  { 32, 32, 32, /*VTLists+*/0 },    // GPRJALR
  { 32, 32, 32, /*VTLists+*/0 },    // GPRJALRNonX7
  { 32, 32, 32, /*VTLists+*/0 },    // GPRJALR_and_GPRNoX31
  { 32, 32, 32, /*VTLists+*/0 },    // GPRJALRNonX7_and_GPRNoX31
  { 32, 32, 32, /*VTLists+*/116 },    // TR
  { 32, 32, 32, /*VTLists+*/0 },    // GPRTC
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX31_and_GPRTC
  { 32, 32, 32, /*VTLists+*/0 },    // GPRTCNonX7
  { 32, 32, 32, /*VTLists+*/0 },    // GPRNoX31_and_GPRTCNonX7
  { 32, 32, 32, /*VTLists+*/9 },    // FPR32C
  { 32, 32, 32, /*VTLists+*/0 },    // GPRC
  { 32, 32, 32, /*VTLists+*/9 },    // GPRF32C
  { 32, 32, 32, /*VTLists+*/0 },    // SR07
  { 32, 32, 32, /*VTLists+*/116 },    // TRM2
  { 32, 32, 32, /*VTLists+*/0 },    // GPRC_and_GPRTC
  { 32, 32, 32, /*VTLists+*/116 },    // TRM4
  { 32, 32, 32, /*VTLists+*/0 },    // VCSR
  { 32, 32, 32, /*VTLists+*/0 },    // GPRC_and_SR07
  { 32, 32, 32, /*VTLists+*/0 },    // GPRX1X5
  { 32, 32, 32, /*VTLists+*/0 },    // GPRX0
  { 32, 32, 32, /*VTLists+*/0 },    // GPRX1
  { 32, 32, 32, /*VTLists+*/0 },    // GPRX5
  { 32, 32, 32, /*VTLists+*/0 },    // GPRX7
  { 32, 32, 32, /*VTLists+*/0 },    // SP
  { 32, 32, 32, /*VTLists+*/0 },    // anonymous_13783
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPairNoX0
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRNoX2
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRNoX0X2
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRNoX31
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRJALR
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRTC
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPairC
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_SR07
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRX0
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_SP
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRX1X5
  { 64, 64, 32, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRX7
  { 64, 64, 64, /*VTLists+*/12 },    // FPR64
  { 64, 64, 64, /*VTLists+*/38 },    // VM
  { 64, 64, 64, /*VTLists+*/19 },    // VR
  { 64, 64, 64, /*VTLists+*/19 },    // VRNoV0
  { 64, 64, 64, /*VTLists+*/12 },    // FPR64C
  { 64, 64, 64, /*VTLists+*/38 },    // VMV0
  { 128, 128, 64, /*VTLists+*/73 },    // VRN2M1
  { 128, 128, 64, /*VTLists+*/73 },    // VRN2M1NoV0
  { 128, 128, 64, /*VTLists+*/46 },    // VRM2
  { 128, 128, 64, /*VTLists+*/46 },    // VRM2NoV0
  { 128, 128, 64, /*VTLists+*/46 },    // VRM2_with_sub_vrm1_0_in_VMV0
  { 128, 128, 64, /*VTLists+*/73 },    // VRN2M1_with_sub_vrm1_0_in_VMV0
  { 128, 128, 128, /*VTLists+*/17 },    // FPR128
  { 128, 128, 128, /*VTLists+*/17 },    // FPR128_with_sub_16_in_FPR16C
  { 192, 192, 64, /*VTLists+*/78 },    // VRN3M1
  { 192, 192, 64, /*VTLists+*/78 },    // VRN3M1NoV0
  { 192, 192, 64, /*VTLists+*/78 },    // VRN3M1_with_sub_vrm1_0_in_VMV0
  { 256, 256, 64, /*VTLists+*/83 },    // VRN4M1
  { 256, 256, 64, /*VTLists+*/83 },    // VRN4M1NoV0
  { 256, 256, 64, /*VTLists+*/108 },    // VRN2M2
  { 256, 256, 64, /*VTLists+*/108 },    // VRN2M2NoV0
  { 256, 256, 64, /*VTLists+*/55 },    // VRM4
  { 256, 256, 64, /*VTLists+*/55 },    // VRM4NoV0
  { 256, 256, 64, /*VTLists+*/55 },    // VRM4_with_sub_vrm1_0_in_VMV0
  { 256, 256, 64, /*VTLists+*/108 },    // VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
  { 256, 256, 64, /*VTLists+*/83 },    // VRN4M1_with_sub_vrm1_0_in_VMV0
  { 320, 320, 64, /*VTLists+*/88 },    // VRN5M1
  { 320, 320, 64, /*VTLists+*/88 },    // VRN5M1NoV0
  { 320, 320, 64, /*VTLists+*/88 },    // VRN5M1_with_sub_vrm1_0_in_VMV0
  { 384, 384, 64, /*VTLists+*/93 },    // VRN6M1
  { 384, 384, 64, /*VTLists+*/93 },    // VRN6M1NoV0
  { 384, 384, 64, /*VTLists+*/110 },    // VRN3M2
  { 384, 384, 64, /*VTLists+*/110 },    // VRN3M2NoV0
  { 384, 384, 64, /*VTLists+*/110 },    // VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
  { 384, 384, 64, /*VTLists+*/93 },    // VRN6M1_with_sub_vrm1_0_in_VMV0
  { 448, 448, 64, /*VTLists+*/98 },    // VRN7M1
  { 448, 448, 64, /*VTLists+*/98 },    // VRN7M1NoV0
  { 448, 448, 64, /*VTLists+*/98 },    // VRN7M1_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/103 },    // VRN8M1
  { 512, 512, 64, /*VTLists+*/103 },    // VRN8M1NoV0
  { 512, 512, 64, /*VTLists+*/112 },    // VRN4M2
  { 512, 512, 64, /*VTLists+*/112 },    // VRN4M2NoV0
  { 512, 512, 64, /*VTLists+*/114 },    // VRN2M4
  { 512, 512, 64, /*VTLists+*/114 },    // VRN2M4NoV0
  { 512, 512, 64, /*VTLists+*/64 },    // VRM8
  { 512, 512, 64, /*VTLists+*/64 },    // VRM8NoV0
  { 512, 512, 64, /*VTLists+*/64 },    // VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/114 },    // VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/112 },    // VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/103 },    // VRN8M1_with_sub_vrm1_0_in_VMV0
  // Mode = 1 (RV64)
  { 16, 16, 16, /*VTLists+*/4 },    // FPR16
  { 16, 16, 16, /*VTLists+*/7 },    // GPRF16
  { 16, 16, 16, /*VTLists+*/7 },    // GPRF16NoX0
  { 16, 16, 16, /*VTLists+*/4 },    // FPR16C
  { 16, 16, 16, /*VTLists+*/7 },    // GPRF16C
  { 64, 64, 64, /*VTLists+*/11 },    // GPRAll
  { 32, 32, 32, /*VTLists+*/9 },    // FPR32
  { 64, 64, 64, /*VTLists+*/11 },    // GPR
  { 32, 32, 32, /*VTLists+*/9 },    // GPRF32
  { 32, 32, 32, /*VTLists+*/9 },    // GPRF32NoX0
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX0
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX2
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX31
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX0X2
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX0_and_GPRNoX31
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX2_and_GPRNoX31
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX0X2_and_GPRNoX31
  { 64, 64, 64, /*VTLists+*/11 },    // GPRJALR
  { 64, 64, 64, /*VTLists+*/11 },    // GPRJALRNonX7
  { 64, 64, 64, /*VTLists+*/11 },    // GPRJALR_and_GPRNoX31
  { 64, 64, 64, /*VTLists+*/11 },    // GPRJALRNonX7_and_GPRNoX31
  { 64, 64, 64, /*VTLists+*/116 },    // TR
  { 64, 64, 64, /*VTLists+*/11 },    // GPRTC
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX31_and_GPRTC
  { 64, 64, 64, /*VTLists+*/11 },    // GPRTCNonX7
  { 64, 64, 64, /*VTLists+*/11 },    // GPRNoX31_and_GPRTCNonX7
  { 32, 32, 32, /*VTLists+*/9 },    // FPR32C
  { 64, 64, 64, /*VTLists+*/11 },    // GPRC
  { 32, 32, 32, /*VTLists+*/9 },    // GPRF32C
  { 64, 64, 64, /*VTLists+*/11 },    // SR07
  { 64, 64, 64, /*VTLists+*/116 },    // TRM2
  { 64, 64, 64, /*VTLists+*/11 },    // GPRC_and_GPRTC
  { 64, 64, 64, /*VTLists+*/116 },    // TRM4
  { 64, 64, 64, /*VTLists+*/2 },    // VCSR
  { 64, 64, 64, /*VTLists+*/11 },    // GPRC_and_SR07
  { 64, 64, 64, /*VTLists+*/11 },    // GPRX1X5
  { 64, 64, 64, /*VTLists+*/11 },    // GPRX0
  { 64, 64, 64, /*VTLists+*/11 },    // GPRX1
  { 64, 64, 64, /*VTLists+*/11 },    // GPRX5
  { 64, 64, 64, /*VTLists+*/11 },    // GPRX7
  { 64, 64, 64, /*VTLists+*/11 },    // SP
  { 64, 64, 64, /*VTLists+*/2 },    // anonymous_13783
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPairNoX0
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRNoX2
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRNoX0X2
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRNoX31
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRJALR
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRTC
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPairC
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_SR07
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_GPRX0
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_even_in_SP
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRX1X5
  { 128, 128, 64, /*VTLists+*/14 },    // GPRPair_with_sub_gpr_odd_in_GPRX7
  { 64, 64, 64, /*VTLists+*/12 },    // FPR64
  { 64, 64, 64, /*VTLists+*/38 },    // VM
  { 64, 64, 64, /*VTLists+*/19 },    // VR
  { 64, 64, 64, /*VTLists+*/19 },    // VRNoV0
  { 64, 64, 64, /*VTLists+*/12 },    // FPR64C
  { 64, 64, 64, /*VTLists+*/38 },    // VMV0
  { 128, 128, 64, /*VTLists+*/73 },    // VRN2M1
  { 128, 128, 64, /*VTLists+*/73 },    // VRN2M1NoV0
  { 128, 128, 64, /*VTLists+*/46 },    // VRM2
  { 128, 128, 64, /*VTLists+*/46 },    // VRM2NoV0
  { 128, 128, 64, /*VTLists+*/46 },    // VRM2_with_sub_vrm1_0_in_VMV0
  { 128, 128, 64, /*VTLists+*/73 },    // VRN2M1_with_sub_vrm1_0_in_VMV0
  { 128, 128, 128, /*VTLists+*/17 },    // FPR128
  { 128, 128, 128, /*VTLists+*/17 },    // FPR128_with_sub_16_in_FPR16C
  { 192, 192, 64, /*VTLists+*/78 },    // VRN3M1
  { 192, 192, 64, /*VTLists+*/78 },    // VRN3M1NoV0
  { 192, 192, 64, /*VTLists+*/78 },    // VRN3M1_with_sub_vrm1_0_in_VMV0
  { 256, 256, 64, /*VTLists+*/83 },    // VRN4M1
  { 256, 256, 64, /*VTLists+*/83 },    // VRN4M1NoV0
  { 256, 256, 64, /*VTLists+*/108 },    // VRN2M2
  { 256, 256, 64, /*VTLists+*/108 },    // VRN2M2NoV0
  { 256, 256, 64, /*VTLists+*/55 },    // VRM4
  { 256, 256, 64, /*VTLists+*/55 },    // VRM4NoV0
  { 256, 256, 64, /*VTLists+*/55 },    // VRM4_with_sub_vrm1_0_in_VMV0
  { 256, 256, 64, /*VTLists+*/108 },    // VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
  { 256, 256, 64, /*VTLists+*/83 },    // VRN4M1_with_sub_vrm1_0_in_VMV0
  { 320, 320, 64, /*VTLists+*/88 },    // VRN5M1
  { 320, 320, 64, /*VTLists+*/88 },    // VRN5M1NoV0
  { 320, 320, 64, /*VTLists+*/88 },    // VRN5M1_with_sub_vrm1_0_in_VMV0
  { 384, 384, 64, /*VTLists+*/93 },    // VRN6M1
  { 384, 384, 64, /*VTLists+*/93 },    // VRN6M1NoV0
  { 384, 384, 64, /*VTLists+*/110 },    // VRN3M2
  { 384, 384, 64, /*VTLists+*/110 },    // VRN3M2NoV0
  { 384, 384, 64, /*VTLists+*/110 },    // VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
  { 384, 384, 64, /*VTLists+*/93 },    // VRN6M1_with_sub_vrm1_0_in_VMV0
  { 448, 448, 64, /*VTLists+*/98 },    // VRN7M1
  { 448, 448, 64, /*VTLists+*/98 },    // VRN7M1NoV0
  { 448, 448, 64, /*VTLists+*/98 },    // VRN7M1_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/103 },    // VRN8M1
  { 512, 512, 64, /*VTLists+*/103 },    // VRN8M1NoV0
  { 512, 512, 64, /*VTLists+*/112 },    // VRN4M2
  { 512, 512, 64, /*VTLists+*/112 },    // VRN4M2NoV0
  { 512, 512, 64, /*VTLists+*/114 },    // VRN2M4
  { 512, 512, 64, /*VTLists+*/114 },    // VRN2M4NoV0
  { 512, 512, 64, /*VTLists+*/64 },    // VRM8
  { 512, 512, 64, /*VTLists+*/64 },    // VRM8NoV0
  { 512, 512, 64, /*VTLists+*/64 },    // VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/114 },    // VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/112 },    // VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
  { 512, 512, 64, /*VTLists+*/103 },    // VRN8M1_with_sub_vrm1_0_in_VMV0
};
static const uint32_t FPR16SubClassMask[] = {
  0x00000009, 0x00000000, 0x00000000, 0x00000000, 
  0x04000040, 0x00000000, 0x00003011, 0x00000000, // sub_16
};

static const uint32_t GPRF16SubClassMask[] = {
  0x00000016, 0x00000000, 0x00000000, 0x00000000, 
  0xbbdfff80, 0xfffffdfc, 0x00000000, 0x00000000, // sub_16
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_16
};

static const uint32_t GPRF16NoX0SubClassMask[] = {
  0x00000014, 0x00000000, 0x00000000, 0x00000000, 
  0xbbdf6600, 0xefffe9ec, 0x00000000, 0x00000000, // sub_16
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_16
};

static const uint32_t FPR16CSubClassMask[] = {
  0x00000008, 0x00000000, 0x00000000, 0x00000000, 
  0x04000000, 0x00000000, 0x00002010, 0x00000000, // sub_16
};

static const uint32_t GPRF16CSubClassMask[] = {
  0x00000010, 0x00000000, 0x00000000, 0x00000000, 
  0x98000000, 0x0d000004, 0x00000000, 0x00000000, // sub_16
  0x00000000, 0x0d000000, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_16
};

static const uint32_t GPRAllSubClassMask[] = {
  0xabdffca0, 0x000001fc, 0x00000000, 0x00000000, 
  0x00000000, 0xfffffc00, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xfffffc00, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t FPR32SubClassMask[] = {
  0x04000040, 0x00000000, 0x00000000, 0x00000000, 
  0x00000000, 0x00000000, 0x00003011, 0x00000000, // sub_32
};

static const uint32_t GPRSubClassMask[] = {
  0xabdffc80, 0x000001fc, 0x00000000, 0x00000000, 
  0x00000000, 0xfffffc00, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRF32SubClassMask[] = {
  0x10000300, 0x00000000, 0x00000000, 0x00000000, 
  0xabdffc80, 0xfffffdfc, 0x00000000, 0x00000000, // sub_32
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_32
};

static const uint32_t GPRF32NoX0SubClassMask[] = {
  0x10000200, 0x00000000, 0x00000000, 0x00000000, 
  0xabdf6400, 0xefffe9ec, 0x00000000, 0x00000000, // sub_32
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_32
};

static const uint32_t GPRNoX0SubClassMask[] = {
  0xabdf6400, 0x000001ec, 0x00000000, 0x00000000, 
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX2SubClassMask[] = {
  0xabdfa800, 0x000000fc, 0x00000000, 0x00000000, 
  0x00000000, 0xdfffb000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX31SubClassMask[] = {
  0xaa99d000, 0x000001fc, 0x00000000, 0x00000000, 
  0x00000000, 0xfffffc00, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefad4000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX0X2SubClassMask[] = {
  0xabdf2000, 0x000000ec, 0x00000000, 0x00000000, 
  0x00000000, 0xcfffa000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX0_and_GPRNoX31SubClassMask[] = {
  0xaa994000, 0x000001ec, 0x00000000, 0x00000000, 
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefad4000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX2_and_GPRNoX31SubClassMask[] = {
  0xaa998000, 0x000000fc, 0x00000000, 0x00000000, 
  0x00000000, 0xdfffb000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefad4000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX0X2_and_GPRNoX31SubClassMask[] = {
  0xaa990000, 0x000000ec, 0x00000000, 0x00000000, 
  0x00000000, 0xcfffa000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0xefad4000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRJALRSubClassMask[] = {
  0xabde0000, 0x00000084, 0x00000000, 0x00000000, 
  0x00000000, 0x8ffe8000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x8ffe8000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRJALRNonX7SubClassMask[] = {
  0xab140000, 0x00000004, 0x00000000, 0x00000000, 
  0x00000000, 0x8ffe8000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x0fca0000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRJALR_and_GPRNoX31SubClassMask[] = {
  0xaa980000, 0x00000084, 0x00000000, 0x00000000, 
  0x00000000, 0x8ffe8000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x8fac0000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRJALRNonX7_and_GPRNoX31SubClassMask[] = {
  0xaa100000, 0x00000004, 0x00000000, 0x00000000, 
  0x00000000, 0x8ffe8000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x0f880000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t TRSubClassMask[] = {
  0x40200000, 0x00000001, 0x00000000, 0x00000000, 
};

static const uint32_t GPRTCSubClassMask[] = {
  0x83c00000, 0x00000080, 0x00000000, 0x00000000, 
  0x00000000, 0x84f00000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x84f00000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX31_and_GPRTCSubClassMask[] = {
  0x82800000, 0x00000080, 0x00000000, 0x00000000, 
  0x00000000, 0x84f00000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x84a00000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRTCNonX7SubClassMask[] = {
  0x83000000, 0x00000000, 0x00000000, 0x00000000, 
  0x00000000, 0x84f00000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x04c00000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRNoX31_and_GPRTCNonX7SubClassMask[] = {
  0x82000000, 0x00000000, 0x00000000, 0x00000000, 
  0x00000000, 0x84f00000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x04800000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t FPR32CSubClassMask[] = {
  0x04000000, 0x00000000, 0x00000000, 0x00000000, 
  0x00000000, 0x00000000, 0x00002010, 0x00000000, // sub_32
};

static const uint32_t GPRCSubClassMask[] = {
  0x88000000, 0x00000004, 0x00000000, 0x00000000, 
  0x00000000, 0x0d000000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x0d000000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRF32CSubClassMask[] = {
  0x10000000, 0x00000000, 0x00000000, 0x00000000, 
  0x88000000, 0x0d000004, 0x00000000, 0x00000000, // sub_32
  0x00000000, 0x0d000000, 0x00000000, 0x00000000, // sub_gpr_odd_then_sub_32
};

static const uint32_t SR07SubClassMask[] = {
  0x20000000, 0x00000004, 0x00000000, 0x00000000, 
  0x00000000, 0x0a000000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x0a000000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t TRM2SubClassMask[] = {
  0x40000000, 0x00000001, 0x00000000, 0x00000000, 
};

static const uint32_t GPRC_and_GPRTCSubClassMask[] = {
  0x80000000, 0x00000000, 0x00000000, 0x00000000, 
  0x00000000, 0x04000000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x04000000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t TRM4SubClassMask[] = {
  0x00000000, 0x00000001, 0x00000000, 0x00000000, 
};

static const uint32_t VCSRSubClassMask[] = {
  0x00000000, 0x00000002, 0x00000000, 0x00000000, 
};

static const uint32_t GPRC_and_SR07SubClassMask[] = {
  0x00000000, 0x00000004, 0x00000000, 0x00000000, 
  0x00000000, 0x08000000, 0x00000000, 0x00000000, // sub_gpr_even
  0x00000000, 0x08000000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRX1X5SubClassMask[] = {
  0x00000000, 0x00000068, 0x00000000, 0x00000000, 
  0x00000000, 0x40000000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRX0SubClassMask[] = {
  0x00000000, 0x00000010, 0x00000000, 0x00000000, 
  0x00000000, 0x10000000, 0x00000000, 0x00000000, // sub_gpr_even
};

static const uint32_t GPRX1SubClassMask[] = {
  0x00000000, 0x00000020, 0x00000000, 0x00000000, 
};

static const uint32_t GPRX5SubClassMask[] = {
  0x00000000, 0x00000040, 0x00000000, 0x00000000, 
  0x00000000, 0x40000000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t GPRX7SubClassMask[] = {
  0x00000000, 0x00000080, 0x00000000, 0x00000000, 
  0x00000000, 0x80000000, 0x00000000, 0x00000000, // sub_gpr_odd
};

static const uint32_t SPSubClassMask[] = {
  0x00000000, 0x00000100, 0x00000000, 0x00000000, 
  0x00000000, 0x20000000, 0x00000000, 0x00000000, // sub_gpr_even
};

static const uint32_t anonymous_13783SubClassMask[] = {
  0x00000000, 0x00000200, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPairSubClassMask[] = {
  0x00000000, 0xfffffc00, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPairNoX0SubClassMask[] = {
  0x00000000, 0xefffe800, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRNoX2SubClassMask[] = {
  0x00000000, 0xdfffb000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRNoX0X2SubClassMask[] = {
  0x00000000, 0xcfffa000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRNoX31SubClassMask[] = {
  0x00000000, 0xefad4000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRJALRSubClassMask[] = {
  0x00000000, 0x8ffe8000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31SubClassMask[] = {
  0x00000000, 0xcfad0000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7SubClassMask[] = {
  0x00000000, 0x0fca0000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31SubClassMask[] = {
  0x00000000, 0x8fac0000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31SubClassMask[] = {
  0x00000000, 0x0f880000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRTCSubClassMask[] = {
  0x00000000, 0x84f00000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCSubClassMask[] = {
  0x00000000, 0x84a00000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRTCNonX7SubClassMask[] = {
  0x00000000, 0x04c00000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7SubClassMask[] = {
  0x00000000, 0x04800000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPairCSubClassMask[] = {
  0x00000000, 0x0d000000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_SR07SubClassMask[] = {
  0x00000000, 0x0a000000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCSubClassMask[] = {
  0x00000000, 0x04000000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRC_and_SR07SubClassMask[] = {
  0x00000000, 0x08000000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_GPRX0SubClassMask[] = {
  0x00000000, 0x10000000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_even_in_SPSubClassMask[] = {
  0x00000000, 0x20000000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRX1X5SubClassMask[] = {
  0x00000000, 0x40000000, 0x00000000, 0x00000000, 
};

static const uint32_t GPRPair_with_sub_gpr_odd_in_GPRX7SubClassMask[] = {
  0x00000000, 0x80000000, 0x00000000, 0x00000000, 
};

static const uint32_t FPR64SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000011, 0x00000000, 
  0x00000000, 0x00000000, 0x00003000, 0x00000000, // sub_64
};

static const uint32_t VMSubClassMask[] = {
  0x00000000, 0x00000000, 0x0000002e, 0x00000000, 
  0x00000000, 0x00000000, 0xffffcfc0, 0x0003ffff, // sub_vrm1_0
  0x00000000, 0x00000000, 0xffffcfc0, 0x0003ffff, // sub_vrm1_1
  0x00000000, 0x00000000, 0xffffc000, 0x0003ffff, // sub_vrm1_2
  0x00000000, 0x00000000, 0xfffe0000, 0x0003ffff, // sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x0003ffff, // sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x0003ffff, // sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x0003fff8, // sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x0003ffc0, // sub_vrm1_7
};

static const uint32_t VRSubClassMask[] = {
  0x00000000, 0x00000000, 0x0000002e, 0x00000000, 
  0x00000000, 0x00000000, 0xffffcfc0, 0x0003ffff, // sub_vrm1_0
  0x00000000, 0x00000000, 0xffffcfc0, 0x0003ffff, // sub_vrm1_1
  0x00000000, 0x00000000, 0xffffc000, 0x0003ffff, // sub_vrm1_2
  0x00000000, 0x00000000, 0xfffe0000, 0x0003ffff, // sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x0003ffff, // sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x0003ffff, // sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x0003fff8, // sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x0003ffc0, // sub_vrm1_7
};

static const uint32_t VRNoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000008, 0x00000000, 
  0x00000000, 0x00000000, 0x48548280, 0x00002a91, // sub_vrm1_0
  0x00000000, 0x00000000, 0xffffcfc0, 0x0003ffff, // sub_vrm1_1
  0x00000000, 0x00000000, 0xffffc000, 0x0003ffff, // sub_vrm1_2
  0x00000000, 0x00000000, 0xfffe0000, 0x0003ffff, // sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x0003ffff, // sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x0003ffff, // sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x0003fff8, // sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x0003ffc0, // sub_vrm1_7
};

static const uint32_t FPR64CSubClassMask[] = {
  0x00000000, 0x00000000, 0x00000010, 0x00000000, 
  0x00000000, 0x00000000, 0x00002000, 0x00000000, // sub_64
};

static const uint32_t VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000020, 0x00000000, 
  0x00000000, 0x00000000, 0x13810c00, 0x0003c026, // sub_vrm1_0
};

static const uint32_t VRN2M1SubClassMask[] = {
  0x00000000, 0x00000000, 0x000008c0, 0x00000000, 
  0x00000000, 0x00000000, 0xff1fc000, 0x00038fff, // sub_vrm1_0_sub_vrm1_1
  0x00000000, 0x00000000, 0xff1fc000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2
  0x00000000, 0x00000000, 0xff1e0000, 0x00038fff, // sub_vrm1_2_sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x00038fff, // sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN2M1NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000080, 0x00000000, 
  0x00000000, 0x00000000, 0x48148000, 0x00000a91, // sub_vrm1_0_sub_vrm1_1
  0x00000000, 0x00000000, 0xff1fc000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2
  0x00000000, 0x00000000, 0xff1e0000, 0x00038fff, // sub_vrm1_2_sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x00038fff, // sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRM2SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000700, 0x00000000, 
  0x00000000, 0x00000000, 0x81f80000, 0x0001ff03, // sub_vrm2_0
  0x00000000, 0x00000000, 0x81f80000, 0x0001ff03, // sub_vrm2_1
  0x00000000, 0x00000000, 0x80000000, 0x0001ff03, // sub_vrm2_2
  0x00000000, 0x00000000, 0x00000000, 0x0001ff00, // sub_vrm2_3
};

static const uint32_t VRM2NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000200, 0x00000000, 
  0x00000000, 0x00000000, 0x00500000, 0x00002a01, // sub_vrm2_0
  0x00000000, 0x00000000, 0x81f80000, 0x0001ff03, // sub_vrm2_1
  0x00000000, 0x00000000, 0x80000000, 0x0001ff03, // sub_vrm2_2
  0x00000000, 0x00000000, 0x00000000, 0x0001ff00, // sub_vrm2_3
};

static const uint32_t VRM2_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000400, 0x00000000, 
  0x00000000, 0x00000000, 0x01800000, 0x0001c002, // sub_vrm2_0
};

static const uint32_t VRN2M1_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000800, 0x00000000, 
  0x00000000, 0x00000000, 0x13010000, 0x00038026, // sub_vrm1_0_sub_vrm1_1
};

static const uint32_t FPR128SubClassMask[] = {
  0x00000000, 0x00000000, 0x00003000, 0x00000000, 
};

static const uint32_t FPR128_with_sub_16_in_FPR16CSubClassMask[] = {
  0x00000000, 0x00000000, 0x00002000, 0x00000000, 
};

static const uint32_t VRN3M1SubClassMask[] = {
  0x00000000, 0x00000000, 0x0001c000, 0x00000000, 
  0x00000000, 0x00000000, 0xff1e0000, 0x00038fff, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
  0x00000000, 0x00000000, 0xff1e0000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x00038fff, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN3M1NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00008000, 0x00000000, 
  0x00000000, 0x00000000, 0x48140000, 0x00000a91, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
  0x00000000, 0x00000000, 0xff1e0000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x00038fff, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN3M1_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00010000, 0x00000000, 
  0x00000000, 0x00000000, 0x13000000, 0x00038026, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
};

static const uint32_t VRN4M1SubClassMask[] = {
  0x00000000, 0x00000000, 0x02060000, 0x00000000, 
  0x00000000, 0x00000000, 0xfd180000, 0x00038fff, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN4M1NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00040000, 0x00000000, 
  0x00000000, 0x00000000, 0x48100000, 0x00000a91, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
  0x00000000, 0x00000000, 0xfc000000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN2M2SubClassMask[] = {
  0x00000000, 0x00000000, 0x01180000, 0x00000000, 
  0x00000000, 0x00000000, 0x80000000, 0x00018f03, // sub_vrm2_0_sub_vrm2_1
  0x00000000, 0x00000000, 0x80000000, 0x00018f03, // sub_vrm2_1_sub_vrm2_2
  0x00000000, 0x00000000, 0x00000000, 0x00018f00, // sub_vrm2_2_sub_vrm2_3
};

static const uint32_t VRN2M2NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00100000, 0x00000000, 
  0x00000000, 0x00000000, 0x00000000, 0x00000a01, // sub_vrm2_0_sub_vrm2_1
  0x00000000, 0x00000000, 0x80000000, 0x00018f03, // sub_vrm2_1_sub_vrm2_2
  0x00000000, 0x00000000, 0x00000000, 0x00018f00, // sub_vrm2_2_sub_vrm2_3
};

static const uint32_t VRM4SubClassMask[] = {
  0x00000000, 0x00000000, 0x00e00000, 0x00000000, 
  0x00000000, 0x00000000, 0x00000000, 0x0000fc00, // sub_vrm4_0
  0x00000000, 0x00000000, 0x00000000, 0x0000fc00, // sub_vrm4_1
};

static const uint32_t VRM4NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00400000, 0x00000000, 
  0x00000000, 0x00000000, 0x00000000, 0x00002800, // sub_vrm4_0
  0x00000000, 0x00000000, 0x00000000, 0x0000fc00, // sub_vrm4_1
};

static const uint32_t VRM4_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00800000, 0x00000000, 
  0x00000000, 0x00000000, 0x00000000, 0x0000c000, // sub_vrm4_0
};

static const uint32_t VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x01000000, 0x00000000, 
  0x00000000, 0x00000000, 0x00000000, 0x00018002, // sub_vrm2_0_sub_vrm2_1
};

static const uint32_t VRN4M1_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x02000000, 0x00000000, 
  0x00000000, 0x00000000, 0x11000000, 0x00038026, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
};

static const uint32_t VRN5M1SubClassMask[] = {
  0x00000000, 0x00000000, 0x1c000000, 0x00000000, 
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN5M1NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x08000000, 0x00000000, 
  0x00000000, 0x00000000, 0x40000000, 0x00000a91, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
  0x00000000, 0x00000000, 0xe0000000, 0x00038fff, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN5M1_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x10000000, 0x00000000, 
  0x00000000, 0x00000000, 0x00000000, 0x00038026, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
};

static const uint32_t VRN6M1SubClassMask[] = {
  0x00000000, 0x00000000, 0x60000000, 0x00000004, 
  0x00000000, 0x00000000, 0x80000000, 0x00038ffb, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN6M1NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x40000000, 0x00000000, 
  0x00000000, 0x00000000, 0x00000000, 0x00000a91, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
  0x00000000, 0x00000000, 0x00000000, 0x00038ff8, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN3M2SubClassMask[] = {
  0x00000000, 0x00000000, 0x80000000, 0x00000003, 
  0x00000000, 0x00000000, 0x00000000, 0x00018f00, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
  0x00000000, 0x00000000, 0x00000000, 0x00018f00, // sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
};

static const uint32_t VRN3M2NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000001, 
  0x00000000, 0x00000000, 0x00000000, 0x00000a00, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
  0x00000000, 0x00000000, 0x00000000, 0x00018f00, // sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
};

static const uint32_t VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000002, 
  0x00000000, 0x00000000, 0x00000000, 0x00018000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
};

static const uint32_t VRN6M1_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000004, 
  0x00000000, 0x00000000, 0x00000000, 0x00038022, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
};

static const uint32_t VRN7M1SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000038, 
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN7M1NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000010, 
  0x00000000, 0x00000000, 0x00000000, 0x00000a80, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
  0x00000000, 0x00000000, 0x00000000, 0x00038fc0, // sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN7M1_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000020, 
  0x00000000, 0x00000000, 0x00000000, 0x00038000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
};

static const uint32_t VRN8M1SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x000200c0, 
  0x00000000, 0x00000000, 0x00000000, 0x00018f00, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN8M1NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000080, 
  0x00000000, 0x00000000, 0x00000000, 0x00000a00, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint32_t VRN4M2SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00010300, 
  0x00000000, 0x00000000, 0x00000000, 0x00008c00, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
};

static const uint32_t VRN4M2NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000200, 
  0x00000000, 0x00000000, 0x00000000, 0x00000800, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
};

static const uint32_t VRN2M4SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00008c00, 
};

static const uint32_t VRN2M4NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00000800, 
};

static const uint32_t VRM8SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00007000, 
};

static const uint32_t VRM8NoV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00002000, 
};

static const uint32_t VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00004000, 
};

static const uint32_t VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00008000, 
};

static const uint32_t VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00010000, 
  0x00000000, 0x00000000, 0x00000000, 0x00008000, // sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
};

static const uint32_t VRN8M1_with_sub_vrm1_0_in_VMV0SubClassMask[] = {
  0x00000000, 0x00000000, 0x00000000, 0x00020000, 
  0x00000000, 0x00000000, 0x00000000, 0x00018000, // sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
};

static const uint16_t SuperRegIdxSeqs[] = {
  /* 0 */ 1, 0,
  /* 2 */ 2, 0,
  /* 4 */ 3, 0,
  /* 6 */ 4, 0,
  /* 8 */ 4, 5, 0,
  /* 11 */ 6, 0,
  /* 13 */ 6, 7, 8, 9, 10, 11, 12, 13, 0,
  /* 22 */ 14, 0,
  /* 24 */ 14, 15, 16, 17, 0,
  /* 29 */ 18, 0,
  /* 31 */ 18, 19, 0,
  /* 34 */ 1, 20, 0,
  /* 37 */ 2, 21, 0,
  /* 40 */ 22, 0,
  /* 42 */ 23, 0,
  /* 44 */ 24, 0,
  /* 46 */ 28, 0,
  /* 48 */ 29, 0,
  /* 50 */ 30, 0,
  /* 52 */ 31, 0,
  /* 54 */ 30, 35, 0,
  /* 57 */ 29, 34, 39, 0,
  /* 61 */ 28, 33, 38, 43, 0,
  /* 66 */ 24, 32, 37, 42, 46, 0,
  /* 72 */ 23, 26, 36, 41, 45, 48, 0,
  /* 79 */ 22, 25, 27, 40, 44, 47, 49, 0,
  /* 87 */ 50, 0,
  /* 89 */ 51, 0,
  /* 91 */ 52, 0,
  /* 93 */ 51, 54, 0,
  /* 96 */ 50, 53, 55, 0,
};

static unsigned const GPRF16NoX0Superclasses[] = {
  RISCV::GPRF16RegClassID,
};

static unsigned const FPR16CSuperclasses[] = {
  RISCV::FPR16RegClassID,
};

static unsigned const GPRF16CSuperclasses[] = {
  RISCV::GPRF16RegClassID,
  RISCV::GPRF16NoX0RegClassID,
};

static unsigned const GPRSuperclasses[] = {
  RISCV::GPRAllRegClassID,
};

static unsigned const GPRF32NoX0Superclasses[] = {
  RISCV::GPRF32RegClassID,
};

static unsigned const GPRNoX0Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
};

static unsigned const GPRNoX2Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
};

static unsigned const GPRNoX31Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
};

static unsigned const GPRNoX0X2Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
};

static unsigned const GPRNoX0_and_GPRNoX31Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX31RegClassID,
};

static unsigned const GPRNoX2_and_GPRNoX31Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
};

static unsigned const GPRNoX0X2_and_GPRNoX31Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
};

static unsigned const GPRJALRSuperclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX0X2RegClassID,
};

static unsigned const GPRJALRNonX7Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRJALRRegClassID,
};

static unsigned const GPRJALR_and_GPRNoX31Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
};

static unsigned const GPRJALRNonX7_and_GPRNoX31Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALRNonX7RegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
};

static unsigned const GPRTCSuperclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRJALRRegClassID,
};

static unsigned const GPRNoX31_and_GPRTCSuperclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRTCRegClassID,
};

static unsigned const GPRTCNonX7Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALRNonX7RegClassID,
  RISCV::GPRTCRegClassID,
};

static unsigned const GPRNoX31_and_GPRTCNonX7Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALRNonX7RegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID,
  RISCV::GPRTCRegClassID,
  RISCV::GPRNoX31_and_GPRTCRegClassID,
  RISCV::GPRTCNonX7RegClassID,
};

static unsigned const FPR32CSuperclasses[] = {
  RISCV::FPR32RegClassID,
};

static unsigned const GPRCSuperclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALRNonX7RegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID,
};

static unsigned const GPRF32CSuperclasses[] = {
  RISCV::GPRF32RegClassID,
  RISCV::GPRF32NoX0RegClassID,
};

static unsigned const SR07Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALRNonX7RegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID,
};

static unsigned const TRM2Superclasses[] = {
  RISCV::TRRegClassID,
};

static unsigned const GPRC_and_GPRTCSuperclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALRNonX7RegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID,
  RISCV::GPRTCRegClassID,
  RISCV::GPRNoX31_and_GPRTCRegClassID,
  RISCV::GPRTCNonX7RegClassID,
  RISCV::GPRNoX31_and_GPRTCNonX7RegClassID,
  RISCV::GPRCRegClassID,
};

static unsigned const TRM4Superclasses[] = {
  RISCV::TRRegClassID,
  RISCV::TRM2RegClassID,
};

static unsigned const GPRC_and_SR07Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALRNonX7RegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRJALRNonX7_and_GPRNoX31RegClassID,
  RISCV::GPRCRegClassID,
  RISCV::SR07RegClassID,
};

static unsigned const GPRX1X5Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
};

static unsigned const GPRX0Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
};

static unsigned const GPRX1Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRX1X5RegClassID,
};

static unsigned const GPRX5Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRX1X5RegClassID,
};

static unsigned const GPRX7Superclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX2RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0X2RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
  RISCV::GPRNoX2_and_GPRNoX31RegClassID,
  RISCV::GPRNoX0X2_and_GPRNoX31RegClassID,
  RISCV::GPRJALRRegClassID,
  RISCV::GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRTCRegClassID,
  RISCV::GPRNoX31_and_GPRTCRegClassID,
};

static unsigned const SPSuperclasses[] = {
  RISCV::GPRAllRegClassID,
  RISCV::GPRRegClassID,
  RISCV::GPRNoX0RegClassID,
  RISCV::GPRNoX31RegClassID,
  RISCV::GPRNoX0_and_GPRNoX31RegClassID,
};

static unsigned const GPRPairNoX0Superclasses[] = {
  RISCV::GPRPairRegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRNoX2Superclasses[] = {
  RISCV::GPRPairRegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRNoX0X2Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRNoX31Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRJALRSuperclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRTCSuperclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCSuperclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRTCNonX7Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClassID,
};

static unsigned const GPRPairCSuperclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_SR07Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCSuperclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClassID,
  RISCV::GPRPairCRegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRC_and_SR07Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID,
  RISCV::GPRPairCRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_SR07RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_GPRX0Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_even_in_SPSuperclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRX1X5Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
};

static unsigned const GPRPair_with_sub_gpr_odd_in_GPRX7Superclasses[] = {
  RISCV::GPRPairRegClassID,
  RISCV::GPRPairNoX0RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID,
  RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClassID,
  RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID,
};

static unsigned const VMSuperclasses[] = {
  RISCV::VRRegClassID,
};

static unsigned const VRSuperclasses[] = {
  RISCV::VMRegClassID,
};

static unsigned const VRNoV0Superclasses[] = {
  RISCV::VMRegClassID,
  RISCV::VRRegClassID,
};

static unsigned const FPR64CSuperclasses[] = {
  RISCV::FPR64RegClassID,
};

static unsigned const VMV0Superclasses[] = {
  RISCV::VMRegClassID,
  RISCV::VRRegClassID,
};

static unsigned const VRN2M1NoV0Superclasses[] = {
  RISCV::VRN2M1RegClassID,
};

static unsigned const VRM2NoV0Superclasses[] = {
  RISCV::VRM2RegClassID,
};

static unsigned const VRM2_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRM2RegClassID,
};

static unsigned const VRN2M1_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN2M1RegClassID,
};

static unsigned const FPR128_with_sub_16_in_FPR16CSuperclasses[] = {
  RISCV::FPR128RegClassID,
};

static unsigned const VRN3M1NoV0Superclasses[] = {
  RISCV::VRN3M1RegClassID,
};

static unsigned const VRN3M1_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN3M1RegClassID,
};

static unsigned const VRN4M1NoV0Superclasses[] = {
  RISCV::VRN4M1RegClassID,
};

static unsigned const VRN2M2NoV0Superclasses[] = {
  RISCV::VRN2M2RegClassID,
};

static unsigned const VRM4NoV0Superclasses[] = {
  RISCV::VRM4RegClassID,
};

static unsigned const VRM4_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRM4RegClassID,
};

static unsigned const VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN2M2RegClassID,
};

static unsigned const VRN4M1_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN4M1RegClassID,
};

static unsigned const VRN5M1NoV0Superclasses[] = {
  RISCV::VRN5M1RegClassID,
};

static unsigned const VRN5M1_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN5M1RegClassID,
};

static unsigned const VRN6M1NoV0Superclasses[] = {
  RISCV::VRN6M1RegClassID,
};

static unsigned const VRN3M2NoV0Superclasses[] = {
  RISCV::VRN3M2RegClassID,
};

static unsigned const VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN3M2RegClassID,
};

static unsigned const VRN6M1_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN6M1RegClassID,
};

static unsigned const VRN7M1NoV0Superclasses[] = {
  RISCV::VRN7M1RegClassID,
};

static unsigned const VRN7M1_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN7M1RegClassID,
};

static unsigned const VRN8M1NoV0Superclasses[] = {
  RISCV::VRN8M1RegClassID,
};

static unsigned const VRN4M2NoV0Superclasses[] = {
  RISCV::VRN4M2RegClassID,
};

static unsigned const VRN2M4NoV0Superclasses[] = {
  RISCV::VRN2M4RegClassID,
};

static unsigned const VRM8NoV0Superclasses[] = {
  RISCV::VRM8RegClassID,
};

static unsigned const VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRM8RegClassID,
};

static unsigned const VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN2M4RegClassID,
};

static unsigned const VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN4M2RegClassID,
};

static unsigned const VRN8M1_with_sub_vrm1_0_in_VMV0Superclasses[] = {
  RISCV::VRN8M1RegClassID,
};


namespace RISCV {   // Register class instances
  extern const TargetRegisterClass FPR16RegClass = {
    &RISCVMCRegisterClasses[FPR16RegClassID],
    FPR16SubClassMask,
    SuperRegIdxSeqs + 0,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRF16RegClass = {
    &RISCVMCRegisterClasses[GPRF16RegClassID],
    GPRF16SubClassMask,
    SuperRegIdxSeqs + 34,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRF16NoX0RegClass = {
    &RISCVMCRegisterClasses[GPRF16NoX0RegClassID],
    GPRF16NoX0SubClassMask,
    SuperRegIdxSeqs + 34,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRF16NoX0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass FPR16CRegClass = {
    &RISCVMCRegisterClasses[FPR16CRegClassID],
    FPR16CSubClassMask,
    SuperRegIdxSeqs + 0,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    FPR16CSuperclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass GPRF16CRegClass = {
    &RISCVMCRegisterClasses[GPRF16CRegClassID],
    GPRF16CSubClassMask,
    SuperRegIdxSeqs + 34,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRF16CSuperclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass GPRAllRegClass = {
    &RISCVMCRegisterClasses[GPRAllRegClassID],
    GPRAllSubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass FPR32RegClass = {
    &RISCVMCRegisterClasses[FPR32RegClassID],
    FPR32SubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRRegClass = {
    &RISCVMCRegisterClasses[GPRRegClassID],
    GPRSubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRSuperclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass GPRF32RegClass = {
    &RISCVMCRegisterClasses[GPRF32RegClassID],
    GPRF32SubClassMask,
    SuperRegIdxSeqs + 37,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRF32NoX0RegClass = {
    &RISCVMCRegisterClasses[GPRF32NoX0RegClassID],
    GPRF32NoX0SubClassMask,
    SuperRegIdxSeqs + 37,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRF32NoX0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX0RegClass = {
    &RISCVMCRegisterClasses[GPRNoX0RegClassID],
    GPRNoX0SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX0Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX2RegClass = {
    &RISCVMCRegisterClasses[GPRNoX2RegClassID],
    GPRNoX2SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX2Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRNoX31RegClassID],
    GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX31Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX0X2RegClass = {
    &RISCVMCRegisterClasses[GPRNoX0X2RegClassID],
    GPRNoX0X2SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX0X2Superclasses,  4,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX0_and_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRNoX0_and_GPRNoX31RegClassID],
    GPRNoX0_and_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX0_and_GPRNoX31Superclasses,  4,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX2_and_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRNoX2_and_GPRNoX31RegClassID],
    GPRNoX2_and_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX2_and_GPRNoX31Superclasses,  4,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX0X2_and_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRNoX0X2_and_GPRNoX31RegClassID],
    GPRNoX0X2_and_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX0X2_and_GPRNoX31Superclasses,  8,
    nullptr
  };

  extern const TargetRegisterClass GPRJALRRegClass = {
    &RISCVMCRegisterClasses[GPRJALRRegClassID],
    GPRJALRSubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRJALRSuperclasses,  5,
    nullptr
  };

  extern const TargetRegisterClass GPRJALRNonX7RegClass = {
    &RISCVMCRegisterClasses[GPRJALRNonX7RegClassID],
    GPRJALRNonX7SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRJALRNonX7Superclasses,  6,
    nullptr
  };

  extern const TargetRegisterClass GPRJALR_and_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRJALR_and_GPRNoX31RegClassID],
    GPRJALR_and_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRJALR_and_GPRNoX31Superclasses,  10,
    nullptr
  };

  extern const TargetRegisterClass GPRJALRNonX7_and_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRJALRNonX7_and_GPRNoX31RegClassID],
    GPRJALRNonX7_and_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRJALRNonX7_and_GPRNoX31Superclasses,  12,
    nullptr
  };

  extern const TargetRegisterClass TRRegClass = {
    &RISCVMCRegisterClasses[TRRegClassID],
    TRSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRTCRegClass = {
    &RISCVMCRegisterClasses[GPRTCRegClassID],
    GPRTCSubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRTCSuperclasses,  6,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX31_and_GPRTCRegClass = {
    &RISCVMCRegisterClasses[GPRNoX31_and_GPRTCRegClassID],
    GPRNoX31_and_GPRTCSubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX31_and_GPRTCSuperclasses,  12,
    nullptr
  };

  extern const TargetRegisterClass GPRTCNonX7RegClass = {
    &RISCVMCRegisterClasses[GPRTCNonX7RegClassID],
    GPRTCNonX7SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRTCNonX7Superclasses,  8,
    nullptr
  };

  extern const TargetRegisterClass GPRNoX31_and_GPRTCNonX7RegClass = {
    &RISCVMCRegisterClasses[GPRNoX31_and_GPRTCNonX7RegClassID],
    GPRNoX31_and_GPRTCNonX7SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRNoX31_and_GPRTCNonX7Superclasses,  16,
    nullptr
  };

  extern const TargetRegisterClass FPR32CRegClass = {
    &RISCVMCRegisterClasses[FPR32CRegClassID],
    FPR32CSubClassMask,
    SuperRegIdxSeqs + 2,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    FPR32CSuperclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass GPRCRegClass = {
    &RISCVMCRegisterClasses[GPRCRegClassID],
    GPRCSubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRCSuperclasses,  13,
    nullptr
  };

  extern const TargetRegisterClass GPRF32CRegClass = {
    &RISCVMCRegisterClasses[GPRF32CRegClassID],
    GPRF32CSubClassMask,
    SuperRegIdxSeqs + 37,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRF32CSuperclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass SR07RegClass = {
    &RISCVMCRegisterClasses[SR07RegClassID],
    SR07SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    SR07Superclasses,  13,
    nullptr
  };

  extern const TargetRegisterClass TRM2RegClass = {
    &RISCVMCRegisterClasses[TRM2RegClassID],
    TRM2SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    TRM2Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass GPRC_and_GPRTCRegClass = {
    &RISCVMCRegisterClasses[GPRC_and_GPRTCRegClassID],
    GPRC_and_GPRTCSubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRC_and_GPRTCSuperclasses,  18,
    nullptr
  };

  extern const TargetRegisterClass TRM4RegClass = {
    &RISCVMCRegisterClasses[TRM4RegClassID],
    TRM4SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    TRM4Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass VCSRRegClass = {
    &RISCVMCRegisterClasses[VCSRRegClassID],
    VCSRSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRC_and_SR07RegClass = {
    &RISCVMCRegisterClasses[GPRC_and_SR07RegClassID],
    GPRC_and_SR07SubClassMask,
    SuperRegIdxSeqs + 8,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRC_and_SR07Superclasses,  15,
    nullptr
  };

  extern const TargetRegisterClass GPRX1X5RegClass = {
    &RISCVMCRegisterClasses[GPRX1X5RegClassID],
    GPRX1X5SubClassMask,
    SuperRegIdxSeqs + 9,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRX1X5Superclasses,  9,
    nullptr
  };

  extern const TargetRegisterClass GPRX0RegClass = {
    &RISCVMCRegisterClasses[GPRX0RegClassID],
    GPRX0SubClassMask,
    SuperRegIdxSeqs + 6,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRX0Superclasses,  5,
    nullptr
  };

  extern const TargetRegisterClass GPRX1RegClass = {
    &RISCVMCRegisterClasses[GPRX1RegClassID],
    GPRX1SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRX1Superclasses,  10,
    nullptr
  };

  extern const TargetRegisterClass GPRX5RegClass = {
    &RISCVMCRegisterClasses[GPRX5RegClassID],
    GPRX5SubClassMask,
    SuperRegIdxSeqs + 9,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRX5Superclasses,  10,
    nullptr
  };

  extern const TargetRegisterClass GPRX7RegClass = {
    &RISCVMCRegisterClasses[GPRX7RegClassID],
    GPRX7SubClassMask,
    SuperRegIdxSeqs + 9,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    GPRX7Superclasses,  13,
    nullptr
  };

  extern const TargetRegisterClass SPRegClass = {
    &RISCVMCRegisterClasses[SPRegClassID],
    SPSubClassMask,
    SuperRegIdxSeqs + 6,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    SPSuperclasses,  5,
    nullptr
  };

  extern const TargetRegisterClass anonymous_13783RegClass = {
    &RISCVMCRegisterClasses[anonymous_13783RegClassID],
    anonymous_13783SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRPairRegClass = {
    &RISCVMCRegisterClasses[GPRPairRegClassID],
    GPRPairSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass GPRPairNoX0RegClass = {
    &RISCVMCRegisterClasses[GPRPairNoX0RegClassID],
    GPRPairNoX0SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPairNoX0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRNoX2RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRNoX2RegClassID],
    GPRPair_with_sub_gpr_even_in_GPRNoX2SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRNoX2Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClassID],
    GPRPair_with_sub_gpr_even_in_GPRNoX0X2SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRNoX0X2Superclasses,  3,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRNoX31Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRJALRRegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRJALRRegClassID],
    GPRPair_with_sub_gpr_even_in_GPRJALRSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRJALRSuperclasses,  4,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClassID],
    GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31Superclasses,  5,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7Superclasses,  5,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31Superclasses,  7,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31Superclasses,  9,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRTCRegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRTCRegClassID],
    GPRPair_with_sub_gpr_even_in_GPRTCSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRTCSuperclasses,  5,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCSuperclasses,  9,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRTCNonX7SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRTCNonX7Superclasses,  7,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7Superclasses,  13,
    nullptr
  };

  extern const TargetRegisterClass GPRPairCRegClass = {
    &RISCVMCRegisterClasses[GPRPairCRegClassID],
    GPRPairCSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPairCSuperclasses,  10,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_SR07RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_SR07RegClassID],
    GPRPair_with_sub_gpr_even_in_SR07SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_SR07Superclasses,  10,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCRegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCRegClassID],
    GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCSuperclasses,  15,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRC_and_SR07RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRC_and_SR07RegClassID],
    GPRPair_with_sub_gpr_even_in_GPRC_and_SR07SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRC_and_SR07Superclasses,  12,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_GPRX0RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_GPRX0RegClassID],
    GPRPair_with_sub_gpr_even_in_GPRX0SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_GPRX0Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_even_in_SPRegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_even_in_SPRegClassID],
    GPRPair_with_sub_gpr_even_in_SPSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_even_in_SPSuperclasses,  3,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRX1X5RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRX1X5RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRX1X5SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRX1X5Superclasses,  6,
    nullptr
  };

  extern const TargetRegisterClass GPRPair_with_sub_gpr_odd_in_GPRX7RegClass = {
    &RISCVMCRegisterClasses[GPRPair_with_sub_gpr_odd_in_GPRX7RegClassID],
    GPRPair_with_sub_gpr_odd_in_GPRX7SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000201),
    0,
    false,
    0x00, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    GPRPair_with_sub_gpr_odd_in_GPRX7Superclasses,  10,
    nullptr
  };

  extern const TargetRegisterClass FPR64RegClass = {
    &RISCVMCRegisterClasses[FPR64RegClassID],
    FPR64SubClassMask,
    SuperRegIdxSeqs + 4,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VMRegClass = {
    &RISCVMCRegisterClasses[VMRegClassID],
    VMSubClassMask,
    SuperRegIdxSeqs + 13,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x01, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VMSuperclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRRegClass = {
    &RISCVMCRegisterClasses[VRRegClassID],
    VRSubClassMask,
    SuperRegIdxSeqs + 13,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x01, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRSuperclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRNoV0RegClass = {
    &RISCVMCRegisterClasses[VRNoV0RegClassID],
    VRNoV0SubClassMask,
    SuperRegIdxSeqs + 13,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x01, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRNoV0Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass FPR64CRegClass = {
    &RISCVMCRegisterClasses[FPR64CRegClassID],
    FPR64CSubClassMask,
    SuperRegIdxSeqs + 4,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    FPR64CSuperclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VMV0RegClass = {
    &RISCVMCRegisterClasses[VMV0RegClassID],
    VMV0SubClassMask,
    SuperRegIdxSeqs + 11,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x01, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VMV0Superclasses,  2,
    nullptr
  };

  extern const TargetRegisterClass VRN2M1RegClass = {
    &RISCVMCRegisterClasses[VRN2M1RegClassID],
    VRN2M1SubClassMask,
    SuperRegIdxSeqs + 79,
    LaneBitmask(0x0000000000000006),
    0,
    false,
    0x09, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN2M1NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN2M1NoV0RegClassID],
    VRN2M1NoV0SubClassMask,
    SuperRegIdxSeqs + 79,
    LaneBitmask(0x0000000000000006),
    0,
    false,
    0x09, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN2M1NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRM2RegClass = {
    &RISCVMCRegisterClasses[VRM2RegClassID],
    VRM2SubClassMask,
    SuperRegIdxSeqs + 24,
    LaneBitmask(0x0000000000000006),
    2,
    false,
    0x03, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRM2NoV0RegClass = {
    &RISCVMCRegisterClasses[VRM2NoV0RegClassID],
    VRM2NoV0SubClassMask,
    SuperRegIdxSeqs + 24,
    LaneBitmask(0x0000000000000006),
    2,
    false,
    0x03, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRM2NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRM2_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRM2_with_sub_vrm1_0_in_VMV0RegClassID],
    VRM2_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 22,
    LaneBitmask(0x0000000000000006),
    2,
    false,
    0x03, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRM2_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN2M1_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN2M1_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN2M1_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 40,
    LaneBitmask(0x0000000000000006),
    0,
    false,
    0x09, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN2M1_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass FPR128RegClass = {
    &RISCVMCRegisterClasses[FPR128RegClassID],
    FPR128SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass FPR128_with_sub_16_in_FPR16CRegClass = {
    &RISCVMCRegisterClasses[FPR128_with_sub_16_in_FPR16CRegClassID],
    FPR128_with_sub_16_in_FPR16CSubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x0000000000000001),
    0,
    false,
    0x00, /* TSFlags */
    false, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    FPR128_with_sub_16_in_FPR16CSuperclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN3M1RegClass = {
    &RISCVMCRegisterClasses[VRN3M1RegClassID],
    VRN3M1SubClassMask,
    SuperRegIdxSeqs + 72,
    LaneBitmask(0x000000000000000E),
    0,
    false,
    0x11, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN3M1NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN3M1NoV0RegClassID],
    VRN3M1NoV0SubClassMask,
    SuperRegIdxSeqs + 72,
    LaneBitmask(0x000000000000000E),
    0,
    false,
    0x11, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN3M1NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN3M1_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN3M1_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN3M1_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 42,
    LaneBitmask(0x000000000000000E),
    0,
    false,
    0x11, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN3M1_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN4M1RegClass = {
    &RISCVMCRegisterClasses[VRN4M1RegClassID],
    VRN4M1SubClassMask,
    SuperRegIdxSeqs + 66,
    LaneBitmask(0x000000000000001E),
    0,
    false,
    0x19, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN4M1NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN4M1NoV0RegClassID],
    VRN4M1NoV0SubClassMask,
    SuperRegIdxSeqs + 66,
    LaneBitmask(0x000000000000001E),
    0,
    false,
    0x19, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN4M1NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN2M2RegClass = {
    &RISCVMCRegisterClasses[VRN2M2RegClassID],
    VRN2M2SubClassMask,
    SuperRegIdxSeqs + 96,
    LaneBitmask(0x000000000000001E),
    2,
    false,
    0x0b, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN2M2NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN2M2NoV0RegClassID],
    VRN2M2NoV0SubClassMask,
    SuperRegIdxSeqs + 96,
    LaneBitmask(0x000000000000001E),
    2,
    false,
    0x0b, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN2M2NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRM4RegClass = {
    &RISCVMCRegisterClasses[VRM4RegClassID],
    VRM4SubClassMask,
    SuperRegIdxSeqs + 31,
    LaneBitmask(0x000000000000001E),
    4,
    false,
    0x05, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRM4NoV0RegClass = {
    &RISCVMCRegisterClasses[VRM4NoV0RegClassID],
    VRM4NoV0SubClassMask,
    SuperRegIdxSeqs + 31,
    LaneBitmask(0x000000000000001E),
    4,
    false,
    0x05, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRM4NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRM4_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRM4_with_sub_vrm1_0_in_VMV0RegClassID],
    VRM4_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 29,
    LaneBitmask(0x000000000000001E),
    4,
    false,
    0x05, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRM4_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 87,
    LaneBitmask(0x000000000000001E),
    2,
    false,
    0x0b, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN4M1_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN4M1_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN4M1_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 44,
    LaneBitmask(0x000000000000001E),
    0,
    false,
    0x19, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN4M1_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN5M1RegClass = {
    &RISCVMCRegisterClasses[VRN5M1RegClassID],
    VRN5M1SubClassMask,
    SuperRegIdxSeqs + 61,
    LaneBitmask(0x000000000000003E),
    0,
    false,
    0x21, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN5M1NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN5M1NoV0RegClassID],
    VRN5M1NoV0SubClassMask,
    SuperRegIdxSeqs + 61,
    LaneBitmask(0x000000000000003E),
    0,
    false,
    0x21, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN5M1NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN5M1_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN5M1_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN5M1_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 46,
    LaneBitmask(0x000000000000003E),
    0,
    false,
    0x21, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN5M1_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN6M1RegClass = {
    &RISCVMCRegisterClasses[VRN6M1RegClassID],
    VRN6M1SubClassMask,
    SuperRegIdxSeqs + 57,
    LaneBitmask(0x000000000000007E),
    0,
    false,
    0x29, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN6M1NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN6M1NoV0RegClassID],
    VRN6M1NoV0SubClassMask,
    SuperRegIdxSeqs + 57,
    LaneBitmask(0x000000000000007E),
    0,
    false,
    0x29, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN6M1NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN3M2RegClass = {
    &RISCVMCRegisterClasses[VRN3M2RegClassID],
    VRN3M2SubClassMask,
    SuperRegIdxSeqs + 93,
    LaneBitmask(0x000000000000007E),
    2,
    false,
    0x13, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN3M2NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN3M2NoV0RegClassID],
    VRN3M2NoV0SubClassMask,
    SuperRegIdxSeqs + 93,
    LaneBitmask(0x000000000000007E),
    2,
    false,
    0x13, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN3M2NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 89,
    LaneBitmask(0x000000000000007E),
    2,
    false,
    0x13, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN6M1_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN6M1_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN6M1_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 48,
    LaneBitmask(0x000000000000007E),
    0,
    false,
    0x29, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN6M1_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN7M1RegClass = {
    &RISCVMCRegisterClasses[VRN7M1RegClassID],
    VRN7M1SubClassMask,
    SuperRegIdxSeqs + 54,
    LaneBitmask(0x00000000000000FE),
    0,
    false,
    0x31, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN7M1NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN7M1NoV0RegClassID],
    VRN7M1NoV0SubClassMask,
    SuperRegIdxSeqs + 54,
    LaneBitmask(0x00000000000000FE),
    0,
    false,
    0x31, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN7M1NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN7M1_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN7M1_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN7M1_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 50,
    LaneBitmask(0x00000000000000FE),
    0,
    false,
    0x31, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN7M1_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN8M1RegClass = {
    &RISCVMCRegisterClasses[VRN8M1RegClassID],
    VRN8M1SubClassMask,
    SuperRegIdxSeqs + 52,
    LaneBitmask(0x00000000000001FE),
    0,
    false,
    0x39, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN8M1NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN8M1NoV0RegClassID],
    VRN8M1NoV0SubClassMask,
    SuperRegIdxSeqs + 52,
    LaneBitmask(0x00000000000001FE),
    0,
    false,
    0x39, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN8M1NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN4M2RegClass = {
    &RISCVMCRegisterClasses[VRN4M2RegClassID],
    VRN4M2SubClassMask,
    SuperRegIdxSeqs + 91,
    LaneBitmask(0x00000000000001FE),
    2,
    false,
    0x1b, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN4M2NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN4M2NoV0RegClassID],
    VRN4M2NoV0SubClassMask,
    SuperRegIdxSeqs + 91,
    LaneBitmask(0x00000000000001FE),
    2,
    false,
    0x1b, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN4M2NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN2M4RegClass = {
    &RISCVMCRegisterClasses[VRN2M4RegClassID],
    VRN2M4SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x00000000000001FE),
    4,
    false,
    0x0d, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRN2M4NoV0RegClass = {
    &RISCVMCRegisterClasses[VRN2M4NoV0RegClassID],
    VRN2M4NoV0SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x00000000000001FE),
    4,
    false,
    0x0d, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN2M4NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRM8RegClass = {
    &RISCVMCRegisterClasses[VRM8RegClassID],
    VRM8SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x00000000000001FE),
    8,
    false,
    0x07, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    nullptr, 0,
    nullptr
  };

  extern const TargetRegisterClass VRM8NoV0RegClass = {
    &RISCVMCRegisterClasses[VRM8NoV0RegClassID],
    VRM8NoV0SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x00000000000001FE),
    8,
    false,
    0x07, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRM8NoV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID],
    VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x00000000000001FE),
    8,
    false,
    0x07, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    false, /* CoveredBySubRegs */
    VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 1,
    LaneBitmask(0x00000000000001FE),
    4,
    false,
    0x0d, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 91,
    LaneBitmask(0x00000000000001FE),
    2,
    false,
    0x1b, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

  extern const TargetRegisterClass VRN8M1_with_sub_vrm1_0_in_VMV0RegClass = {
    &RISCVMCRegisterClasses[VRN8M1_with_sub_vrm1_0_in_VMV0RegClassID],
    VRN8M1_with_sub_vrm1_0_in_VMV0SubClassMask,
    SuperRegIdxSeqs + 52,
    LaneBitmask(0x00000000000001FE),
    0,
    false,
    0x39, /* TSFlags */
    true, /* HasDisjunctSubRegs */
    true, /* CoveredBySubRegs */
    VRN8M1_with_sub_vrm1_0_in_VMV0Superclasses,  1,
    nullptr
  };

} // end namespace RISCV

namespace {
  const TargetRegisterClass *const RegisterClasses[] = {
    &RISCV::FPR16RegClass,
    &RISCV::GPRF16RegClass,
    &RISCV::GPRF16NoX0RegClass,
    &RISCV::FPR16CRegClass,
    &RISCV::GPRF16CRegClass,
    &RISCV::GPRAllRegClass,
    &RISCV::FPR32RegClass,
    &RISCV::GPRRegClass,
    &RISCV::GPRF32RegClass,
    &RISCV::GPRF32NoX0RegClass,
    &RISCV::GPRNoX0RegClass,
    &RISCV::GPRNoX2RegClass,
    &RISCV::GPRNoX31RegClass,
    &RISCV::GPRNoX0X2RegClass,
    &RISCV::GPRNoX0_and_GPRNoX31RegClass,
    &RISCV::GPRNoX2_and_GPRNoX31RegClass,
    &RISCV::GPRNoX0X2_and_GPRNoX31RegClass,
    &RISCV::GPRJALRRegClass,
    &RISCV::GPRJALRNonX7RegClass,
    &RISCV::GPRJALR_and_GPRNoX31RegClass,
    &RISCV::GPRJALRNonX7_and_GPRNoX31RegClass,
    &RISCV::TRRegClass,
    &RISCV::GPRTCRegClass,
    &RISCV::GPRNoX31_and_GPRTCRegClass,
    &RISCV::GPRTCNonX7RegClass,
    &RISCV::GPRNoX31_and_GPRTCNonX7RegClass,
    &RISCV::FPR32CRegClass,
    &RISCV::GPRCRegClass,
    &RISCV::GPRF32CRegClass,
    &RISCV::SR07RegClass,
    &RISCV::TRM2RegClass,
    &RISCV::GPRC_and_GPRTCRegClass,
    &RISCV::TRM4RegClass,
    &RISCV::VCSRRegClass,
    &RISCV::GPRC_and_SR07RegClass,
    &RISCV::GPRX1X5RegClass,
    &RISCV::GPRX0RegClass,
    &RISCV::GPRX1RegClass,
    &RISCV::GPRX5RegClass,
    &RISCV::GPRX7RegClass,
    &RISCV::SPRegClass,
    &RISCV::anonymous_13783RegClass,
    &RISCV::GPRPairRegClass,
    &RISCV::GPRPairNoX0RegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX2RegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2RegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRJALRRegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31RegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7RegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31RegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31RegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRTCRegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCRegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRTCNonX7RegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7RegClass,
    &RISCV::GPRPairCRegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_SR07RegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTCRegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRC_and_SR07RegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_GPRX0RegClass,
    &RISCV::GPRPair_with_sub_gpr_even_in_SPRegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRX1X5RegClass,
    &RISCV::GPRPair_with_sub_gpr_odd_in_GPRX7RegClass,
    &RISCV::FPR64RegClass,
    &RISCV::VMRegClass,
    &RISCV::VRRegClass,
    &RISCV::VRNoV0RegClass,
    &RISCV::FPR64CRegClass,
    &RISCV::VMV0RegClass,
    &RISCV::VRN2M1RegClass,
    &RISCV::VRN2M1NoV0RegClass,
    &RISCV::VRM2RegClass,
    &RISCV::VRM2NoV0RegClass,
    &RISCV::VRM2_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN2M1_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::FPR128RegClass,
    &RISCV::FPR128_with_sub_16_in_FPR16CRegClass,
    &RISCV::VRN3M1RegClass,
    &RISCV::VRN3M1NoV0RegClass,
    &RISCV::VRN3M1_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN4M1RegClass,
    &RISCV::VRN4M1NoV0RegClass,
    &RISCV::VRN2M2RegClass,
    &RISCV::VRN2M2NoV0RegClass,
    &RISCV::VRM4RegClass,
    &RISCV::VRM4NoV0RegClass,
    &RISCV::VRM4_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN4M1_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN5M1RegClass,
    &RISCV::VRN5M1NoV0RegClass,
    &RISCV::VRN5M1_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN6M1RegClass,
    &RISCV::VRN6M1NoV0RegClass,
    &RISCV::VRN3M2RegClass,
    &RISCV::VRN3M2NoV0RegClass,
    &RISCV::VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN6M1_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN7M1RegClass,
    &RISCV::VRN7M1NoV0RegClass,
    &RISCV::VRN7M1_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN8M1RegClass,
    &RISCV::VRN8M1NoV0RegClass,
    &RISCV::VRN4M2RegClass,
    &RISCV::VRN4M2NoV0RegClass,
    &RISCV::VRN2M4RegClass,
    &RISCV::VRN2M4NoV0RegClass,
    &RISCV::VRM8RegClass,
    &RISCV::VRM8NoV0RegClass,
    &RISCV::VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0RegClass,
    &RISCV::VRN8M1_with_sub_vrm1_0_in_VMV0RegClass,
  };
} // end anonymous namespace

static const uint8_t CostPerUseTable[] = { 
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, };


static const bool InAllocatableClassTable[] = { 
false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, };


static const TargetRegisterInfoDesc RISCVRegInfoDesc = { // Extra Descriptors
CostPerUseTable, 2, InAllocatableClassTable};

unsigned RISCVGenRegisterInfo::composeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
  static const uint8_t RowMap[55] = {
    0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 2, 0, 1, 0, 0, 0, 4, 4, 1, 0, 0, 0, 0, 4, 4, 4, 4, 1, 1, 1, 1, 5, 5, 5, 5, 2, 2, 2, 6, 6, 3, 0, 0, 0, 1, 1, 2, 
  };
  static const uint8_t Rows[7][55] = {
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_gpr_odd_then_sub_16, RISCV::sub_gpr_odd_then_sub_32, 0, 0, 0, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, 0, 0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, 0, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, 0, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, 0, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, 0, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, 0, RISCV::sub_vrm1_6_sub_vrm1_7, 0, 0, 0, 0, 0, RISCV::sub_vrm2_1_sub_vrm2_2, 0, 0, RISCV::sub_vrm2_2_sub_vrm2_3, 0, 0, },
    { 0, 0, 0, 0, 0, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, 0, 0, 0, 0, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, 0, 0, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, RISCV::sub_vrm1_6_sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, 0, 0, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, 0, 0, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, 0, 0, 0, RISCV::sub_vrm1_6_sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, RISCV::sub_vrm1_6_sub_vrm1_7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, },
  };

  --IdxA; assert(IdxA < 55); (void) IdxA;
  --IdxB; assert(IdxB < 55);
  return Rows[RowMap[IdxA]][IdxB];
}

unsigned RISCVGenRegisterInfo::reverseComposeSubRegIndicesImpl(unsigned IdxA, unsigned IdxB) const {
  static const uint8_t Table[55][55] = {
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, 0, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, 0, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, 0, 0, 0, 0, 0, 0, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, 0, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, 0, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, 0, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, 0, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, 0, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, 0, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, 0, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, 0, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, 0, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, 0, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, 0, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, 0, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, 0, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, RISCV::sub_vrm1_1_sub_vrm1_2, 0, 0, 0, 0, 0, 0, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { RISCV::sub_16, RISCV::sub_32, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, RISCV::sub_vrm1_6, RISCV::sub_vrm1_7, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, RISCV::sub_vrm2_3, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_5_sub_vrm1_6, RISCV::sub_vrm1_5_sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm1_6_sub_vrm1_7, RISCV::sub_vrm2_0_sub_vrm2_1, RISCV::sub_vrm2_0_sub_vrm2_1_sub_vrm2_2, 0, RISCV::sub_vrm2_1_sub_vrm2_2, RISCV::sub_vrm2_1_sub_vrm2_2_sub_vrm2_3, RISCV::sub_vrm2_2_sub_vrm2_3, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, RISCV::sub_vrm1_4, RISCV::sub_vrm1_5, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, RISCV::sub_vrm2_2, 0, 0, RISCV::sub_16, RISCV::sub_32, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_3_sub_vrm1_4, RISCV::sub_vrm1_3_sub_vrm1_4_sub_vrm1_5, RISCV::sub_vrm1_4_sub_vrm1_5, 0, 0, 0, RISCV::sub_vrm2_0_sub_vrm2_1, 0, RISCV::sub_vrm2_1_sub_vrm2_2, },
    { 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0, RISCV::sub_vrm1_1, RISCV::sub_vrm1_2, RISCV::sub_vrm1_3, 0, 0, RISCV::sub_vrm2_0, RISCV::sub_vrm2_1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, RISCV::sub_vrm1_0_sub_vrm1_1, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_1_sub_vrm1_2, RISCV::sub_vrm1_1_sub_vrm1_2_sub_vrm1_3, RISCV::sub_vrm1_2_sub_vrm1_3, 0, 0, 0, 0, 0, 0, },
  };

  --IdxA; assert(IdxA < 55);
  --IdxB; assert(IdxB < 55);
  return Table[IdxA][IdxB];
  }

  struct MaskRolOp {
    LaneBitmask Mask;
    uint8_t  RotateLeft;
  };
  static const MaskRolOp LaneMaskComposeSequences[] = {
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  0 }, { LaneBitmask::getNone(), 0 },   // Sequence 0
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  9 }, { LaneBitmask::getNone(), 0 },   // Sequence 2
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  1 }, { LaneBitmask::getNone(), 0 },   // Sequence 4
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  2 }, { LaneBitmask::getNone(), 0 },   // Sequence 6
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  3 }, { LaneBitmask::getNone(), 0 },   // Sequence 8
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  4 }, { LaneBitmask::getNone(), 0 },   // Sequence 10
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  5 }, { LaneBitmask::getNone(), 0 },   // Sequence 12
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  6 }, { LaneBitmask::getNone(), 0 },   // Sequence 14
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  7 }, { LaneBitmask::getNone(), 0 },   // Sequence 16
    { LaneBitmask(0xFFFFFFFFFFFFFFFF),  8 }, { LaneBitmask::getNone(), 0 }  // Sequence 18
  };
  static const uint8_t CompositeSequences[] = {
    0, // to sub_16
    0, // to sub_32
    0, // to sub_64
    0, // to sub_gpr_even
    2, // to sub_gpr_odd
    4, // to sub_vrm1_0
    6, // to sub_vrm1_1
    8, // to sub_vrm1_2
    10, // to sub_vrm1_3
    12, // to sub_vrm1_4
    14, // to sub_vrm1_5
    16, // to sub_vrm1_6
    18, // to sub_vrm1_7
    0, // to sub_vrm2_0
    6, // to sub_vrm2_1
    10, // to sub_vrm2_2
    14, // to sub_vrm2_3
    0, // to sub_vrm4_0
    10, // to sub_vrm4_1
    2, // to sub_gpr_odd_then_sub_16
    2, // to sub_gpr_odd_then_sub_32
    0, // to sub_vrm1_0_sub_vrm1_1
    0, // to sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
    0, // to sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
    4, // to sub_vrm1_1_sub_vrm1_2
    4, // to sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
    6, // to sub_vrm1_2_sub_vrm1_3
    0, // to sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
    0, // to sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
    0, // to sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
    0, // to sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
    4, // to sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
    4, // to sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
    4, // to sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
    4, // to sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
    6, // to sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
    6, // to sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
    6, // to sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
    6, // to sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
    8, // to sub_vrm1_3_sub_vrm1_4
    8, // to sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
    8, // to sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
    8, // to sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
    10, // to sub_vrm1_4_sub_vrm1_5
    10, // to sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
    10, // to sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
    12, // to sub_vrm1_5_sub_vrm1_6
    12, // to sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
    14, // to sub_vrm1_6_sub_vrm1_7
    0, // to sub_vrm2_0_sub_vrm2_1
    0, // to sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
    0, // to sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
    6, // to sub_vrm2_1_sub_vrm2_2
    6, // to sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
    10 // to sub_vrm2_2_sub_vrm2_3
  };

LaneBitmask RISCVGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
  --IdxA; assert(IdxA < 55 && "Subregister index out of bounds");
  LaneBitmask Result;
  for (const MaskRolOp *Ops =
       &LaneMaskComposeSequences[CompositeSequences[IdxA]];
       Ops->Mask.any(); ++Ops) {
    LaneBitmask::Type M = LaneMask.getAsInteger() & Ops->Mask.getAsInteger();
    if (unsigned S = Ops->RotateLeft)
      Result |= LaneBitmask((M << S) | (M >> (LaneBitmask::BitWidth - S)));
    else
      Result |= LaneBitmask(M);
  }
  return Result;
}

LaneBitmask RISCVGenRegisterInfo::reverseComposeSubRegIndexLaneMaskImpl(unsigned IdxA,  LaneBitmask LaneMask) const {
  LaneMask &= getSubRegIndexLaneMask(IdxA);
  --IdxA; assert(IdxA < 55 && "Subregister index out of bounds");
  LaneBitmask Result;
  for (const MaskRolOp *Ops =
       &LaneMaskComposeSequences[CompositeSequences[IdxA]];
       Ops->Mask.any(); ++Ops) {
    LaneBitmask::Type M = LaneMask.getAsInteger();
    if (unsigned S = Ops->RotateLeft)
      Result |= LaneBitmask((M >> S) | (M << (LaneBitmask::BitWidth - S)));
    else
      Result |= LaneBitmask(M);
  }
  return Result;
}

const TargetRegisterClass *RISCVGenRegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const {
  static const uint8_t Table[114][55] = {
    {	// FPR16
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF16
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF16NoX0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR16C
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF16C
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRAll
      8,	// sub_16 -> GPR
      8,	// sub_32 -> GPR
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR32
      7,	// sub_16 -> FPR32
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPR
      8,	// sub_16 -> GPR
      8,	// sub_32 -> GPR
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF32
      9,	// sub_16 -> GPRF32
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF32NoX0
      10,	// sub_16 -> GPRF32NoX0
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0
      11,	// sub_16 -> GPRNoX0
      11,	// sub_32 -> GPRNoX0
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX2
      12,	// sub_16 -> GPRNoX2
      12,	// sub_32 -> GPRNoX2
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX31
      13,	// sub_16 -> GPRNoX31
      13,	// sub_32 -> GPRNoX31
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0X2
      14,	// sub_16 -> GPRNoX0X2
      14,	// sub_32 -> GPRNoX0X2
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0_and_GPRNoX31
      15,	// sub_16 -> GPRNoX0_and_GPRNoX31
      15,	// sub_32 -> GPRNoX0_and_GPRNoX31
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX2_and_GPRNoX31
      16,	// sub_16 -> GPRNoX2_and_GPRNoX31
      16,	// sub_32 -> GPRNoX2_and_GPRNoX31
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0X2_and_GPRNoX31
      17,	// sub_16 -> GPRNoX0X2_and_GPRNoX31
      17,	// sub_32 -> GPRNoX0X2_and_GPRNoX31
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALR
      18,	// sub_16 -> GPRJALR
      18,	// sub_32 -> GPRJALR
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALRNonX7
      19,	// sub_16 -> GPRJALRNonX7
      19,	// sub_32 -> GPRJALRNonX7
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALR_and_GPRNoX31
      20,	// sub_16 -> GPRJALR_and_GPRNoX31
      20,	// sub_32 -> GPRJALR_and_GPRNoX31
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALRNonX7_and_GPRNoX31
      21,	// sub_16 -> GPRJALRNonX7_and_GPRNoX31
      21,	// sub_32 -> GPRJALRNonX7_and_GPRNoX31
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// TR
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRTC
      23,	// sub_16 -> GPRTC
      23,	// sub_32 -> GPRTC
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX31_and_GPRTC
      24,	// sub_16 -> GPRNoX31_and_GPRTC
      24,	// sub_32 -> GPRNoX31_and_GPRTC
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRTCNonX7
      25,	// sub_16 -> GPRTCNonX7
      25,	// sub_32 -> GPRTCNonX7
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX31_and_GPRTCNonX7
      26,	// sub_16 -> GPRNoX31_and_GPRTCNonX7
      26,	// sub_32 -> GPRNoX31_and_GPRTCNonX7
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR32C
      27,	// sub_16 -> FPR32C
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRC
      28,	// sub_16 -> GPRC
      28,	// sub_32 -> GPRC
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF32C
      29,	// sub_16 -> GPRF32C
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// SR07
      30,	// sub_16 -> SR07
      30,	// sub_32 -> SR07
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// TRM2
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRC_and_GPRTC
      32,	// sub_16 -> GPRC_and_GPRTC
      32,	// sub_32 -> GPRC_and_GPRTC
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// TRM4
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VCSR
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRC_and_SR07
      35,	// sub_16 -> GPRC_and_SR07
      35,	// sub_32 -> GPRC_and_SR07
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX1X5
      36,	// sub_16 -> GPRX1X5
      36,	// sub_32 -> GPRX1X5
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX0
      37,	// sub_16 -> GPRX0
      37,	// sub_32 -> GPRX0
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX1
      38,	// sub_16 -> GPRX1
      38,	// sub_32 -> GPRX1
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX5
      39,	// sub_16 -> GPRX5
      39,	// sub_32 -> GPRX5
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX7
      40,	// sub_16 -> GPRX7
      40,	// sub_32 -> GPRX7
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// SP
      41,	// sub_16 -> SP
      41,	// sub_32 -> SP
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// anonymous_13783
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair
      43,	// sub_16 -> GPRPair
      43,	// sub_32 -> GPRPair
      0,	// sub_64
      43,	// sub_gpr_even -> GPRPair
      43,	// sub_gpr_odd -> GPRPair
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      44,	// sub_gpr_odd_then_sub_16 -> GPRPairNoX0
      44,	// sub_gpr_odd_then_sub_32 -> GPRPairNoX0
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPairNoX0
      44,	// sub_16 -> GPRPairNoX0
      44,	// sub_32 -> GPRPairNoX0
      0,	// sub_64
      44,	// sub_gpr_even -> GPRPairNoX0
      44,	// sub_gpr_odd -> GPRPairNoX0
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      44,	// sub_gpr_odd_then_sub_16 -> GPRPairNoX0
      44,	// sub_gpr_odd_then_sub_32 -> GPRPairNoX0
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRNoX2
      45,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRNoX2
      45,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRNoX2
      0,	// sub_64
      45,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRNoX2
      45,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRNoX2
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      46,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      46,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      46,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      46,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      0,	// sub_64
      46,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      46,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      46,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      46,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRNoX31
      47,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31
      47,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31
      0,	// sub_64
      47,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRNoX31
      47,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRNoX31
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      47,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31
      47,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRJALR
      48,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRJALR
      48,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRJALR
      0,	// sub_64
      48,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRJALR
      48,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRJALR
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      48,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_GPRJALR
      48,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_GPRJALR
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      49,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      49,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      0,	// sub_64
      49,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      49,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      49,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      49,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      50,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      50,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      0,	// sub_64
      50,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      50,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      50,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      50,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      51,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      51,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      0,	// sub_64
      51,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      51,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      51,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      51,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      52,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      52,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      0,	// sub_64
      52,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      52,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      52,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      52,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRTC
      53,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRTC
      53,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRTC
      0,	// sub_64
      53,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRTC
      53,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRTC
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      53,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_GPRTC
      53,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_GPRTC
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      54,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      54,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      0,	// sub_64
      54,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      54,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      54,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      54,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      55,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      55,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      0,	// sub_64
      55,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      55,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      55,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      55,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      56,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      56,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      0,	// sub_64
      56,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      56,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      56,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      56,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPairC
      57,	// sub_16 -> GPRPairC
      57,	// sub_32 -> GPRPairC
      0,	// sub_64
      57,	// sub_gpr_even -> GPRPairC
      57,	// sub_gpr_odd -> GPRPairC
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      57,	// sub_gpr_odd_then_sub_16 -> GPRPairC
      57,	// sub_gpr_odd_then_sub_32 -> GPRPairC
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_SR07
      58,	// sub_16 -> GPRPair_with_sub_gpr_even_in_SR07
      58,	// sub_32 -> GPRPair_with_sub_gpr_even_in_SR07
      0,	// sub_64
      58,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_SR07
      58,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_SR07
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      58,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_SR07
      58,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_SR07
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      59,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      59,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      0,	// sub_64
      59,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      59,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      59,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      59,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      60,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      60,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      0,	// sub_64
      60,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      60,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      60,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      60,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRX0
      61,	// sub_16 -> GPRPair_with_sub_gpr_even_in_GPRX0
      61,	// sub_32 -> GPRPair_with_sub_gpr_even_in_GPRX0
      0,	// sub_64
      61,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_GPRX0
      61,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_GPRX0
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_SP
      62,	// sub_16 -> GPRPair_with_sub_gpr_even_in_SP
      62,	// sub_32 -> GPRPair_with_sub_gpr_even_in_SP
      0,	// sub_64
      62,	// sub_gpr_even -> GPRPair_with_sub_gpr_even_in_SP
      62,	// sub_gpr_odd -> GPRPair_with_sub_gpr_even_in_SP
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      62,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_even_in_SP
      62,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_even_in_SP
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRX1X5
      63,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRX1X5
      63,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRX1X5
      0,	// sub_64
      63,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRX1X5
      63,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRX1X5
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      63,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRX1X5
      63,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRX1X5
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRX7
      64,	// sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRX7
      64,	// sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRX7
      0,	// sub_64
      64,	// sub_gpr_even -> GPRPair_with_sub_gpr_odd_in_GPRX7
      64,	// sub_gpr_odd -> GPRPair_with_sub_gpr_odd_in_GPRX7
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      64,	// sub_gpr_odd_then_sub_16 -> GPRPair_with_sub_gpr_odd_in_GPRX7
      64,	// sub_gpr_odd_then_sub_32 -> GPRPair_with_sub_gpr_odd_in_GPRX7
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR64
      65,	// sub_16 -> FPR64
      65,	// sub_32 -> FPR64
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VM
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VR
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRNoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR64C
      69,	// sub_16 -> FPR64C
      69,	// sub_32 -> FPR64C
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M1
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      71,	// sub_vrm1_0 -> VRN2M1
      71,	// sub_vrm1_1 -> VRN2M1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M1NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      72,	// sub_vrm1_0 -> VRN2M1NoV0
      72,	// sub_vrm1_1 -> VRN2M1NoV0
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM2
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      73,	// sub_vrm1_0 -> VRM2
      73,	// sub_vrm1_1 -> VRM2
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM2NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      74,	// sub_vrm1_0 -> VRM2NoV0
      74,	// sub_vrm1_1 -> VRM2NoV0
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      75,	// sub_vrm1_0 -> VRM2_with_sub_vrm1_0_in_VMV0
      75,	// sub_vrm1_1 -> VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      76,	// sub_vrm1_0 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      76,	// sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR128
      77,	// sub_16 -> FPR128
      77,	// sub_32 -> FPR128
      77,	// sub_64 -> FPR128
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR128_with_sub_16_in_FPR16C
      78,	// sub_16 -> FPR128_with_sub_16_in_FPR16C
      78,	// sub_32 -> FPR128_with_sub_16_in_FPR16C
      78,	// sub_64 -> FPR128_with_sub_16_in_FPR16C
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      0,	// sub_vrm1_0
      0,	// sub_vrm1_1
      0,	// sub_vrm1_2
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M1
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      79,	// sub_vrm1_0 -> VRN3M1
      79,	// sub_vrm1_1 -> VRN3M1
      79,	// sub_vrm1_2 -> VRN3M1
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      79,	// sub_vrm1_0_sub_vrm1_1 -> VRN3M1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      79,	// sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M1NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      80,	// sub_vrm1_0 -> VRN3M1NoV0
      80,	// sub_vrm1_1 -> VRN3M1NoV0
      80,	// sub_vrm1_2 -> VRN3M1NoV0
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      80,	// sub_vrm1_0_sub_vrm1_1 -> VRN3M1NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      80,	// sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      81,	// sub_vrm1_0 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      81,	// sub_vrm1_1 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      81,	// sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_3
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      81,	// sub_vrm1_0_sub_vrm1_1 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      81,	// sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M1
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      82,	// sub_vrm1_0 -> VRN4M1
      82,	// sub_vrm1_1 -> VRN4M1
      82,	// sub_vrm1_2 -> VRN4M1
      82,	// sub_vrm1_3 -> VRN4M1
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      82,	// sub_vrm1_0_sub_vrm1_1 -> VRN4M1
      82,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN4M1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      82,	// sub_vrm1_1_sub_vrm1_2 -> VRN4M1
      82,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      82,	// sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M1NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      83,	// sub_vrm1_0 -> VRN4M1NoV0
      83,	// sub_vrm1_1 -> VRN4M1NoV0
      83,	// sub_vrm1_2 -> VRN4M1NoV0
      83,	// sub_vrm1_3 -> VRN4M1NoV0
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      83,	// sub_vrm1_0_sub_vrm1_1 -> VRN4M1NoV0
      83,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN4M1NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      83,	// sub_vrm1_1_sub_vrm1_2 -> VRN4M1NoV0
      83,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      83,	// sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M2
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      84,	// sub_vrm1_0 -> VRN2M2
      84,	// sub_vrm1_1 -> VRN2M2
      84,	// sub_vrm1_2 -> VRN2M2
      84,	// sub_vrm1_3 -> VRN2M2
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      84,	// sub_vrm2_0 -> VRN2M2
      84,	// sub_vrm2_1 -> VRN2M2
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      84,	// sub_vrm1_0_sub_vrm1_1 -> VRN2M2
      84,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN2M2
      84,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M2
      84,	// sub_vrm1_1_sub_vrm1_2 -> VRN2M2
      84,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M2
      84,	// sub_vrm1_2_sub_vrm1_3 -> VRN2M2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M2NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      85,	// sub_vrm1_0 -> VRN2M2NoV0
      85,	// sub_vrm1_1 -> VRN2M2NoV0
      85,	// sub_vrm1_2 -> VRN2M2NoV0
      85,	// sub_vrm1_3 -> VRN2M2NoV0
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      85,	// sub_vrm2_0 -> VRN2M2NoV0
      85,	// sub_vrm2_1 -> VRN2M2NoV0
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      85,	// sub_vrm1_0_sub_vrm1_1 -> VRN2M2NoV0
      85,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN2M2NoV0
      85,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M2NoV0
      85,	// sub_vrm1_1_sub_vrm1_2 -> VRN2M2NoV0
      85,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M2NoV0
      85,	// sub_vrm1_2_sub_vrm1_3 -> VRN2M2NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM4
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      86,	// sub_vrm1_0 -> VRM4
      86,	// sub_vrm1_1 -> VRM4
      86,	// sub_vrm1_2 -> VRM4
      86,	// sub_vrm1_3 -> VRM4
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      86,	// sub_vrm2_0 -> VRM4
      86,	// sub_vrm2_1 -> VRM4
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM4NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      87,	// sub_vrm1_0 -> VRM4NoV0
      87,	// sub_vrm1_1 -> VRM4NoV0
      87,	// sub_vrm1_2 -> VRM4NoV0
      87,	// sub_vrm1_3 -> VRM4NoV0
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      87,	// sub_vrm2_0 -> VRM4NoV0
      87,	// sub_vrm2_1 -> VRM4NoV0
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM4_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      88,	// sub_vrm1_0 -> VRM4_with_sub_vrm1_0_in_VMV0
      88,	// sub_vrm1_1 -> VRM4_with_sub_vrm1_0_in_VMV0
      88,	// sub_vrm1_2 -> VRM4_with_sub_vrm1_0_in_VMV0
      88,	// sub_vrm1_3 -> VRM4_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      88,	// sub_vrm2_0 -> VRM4_with_sub_vrm1_0_in_VMV0
      88,	// sub_vrm2_1 -> VRM4_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      89,	// sub_vrm1_0 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_1 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_2 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_3 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      89,	// sub_vrm2_0 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm2_1 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      89,	// sub_vrm1_0_sub_vrm1_1 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_1_sub_vrm1_2 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      89,	// sub_vrm1_2_sub_vrm1_3 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      90,	// sub_vrm1_0 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      90,	// sub_vrm1_1 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      90,	// sub_vrm1_2 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      90,	// sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_4
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      90,	// sub_vrm1_0_sub_vrm1_1 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      90,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      90,	// sub_vrm1_1_sub_vrm1_2 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      90,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      90,	// sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN5M1
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      91,	// sub_vrm1_0 -> VRN5M1
      91,	// sub_vrm1_1 -> VRN5M1
      91,	// sub_vrm1_2 -> VRN5M1
      91,	// sub_vrm1_3 -> VRN5M1
      91,	// sub_vrm1_4 -> VRN5M1
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      91,	// sub_vrm1_0_sub_vrm1_1 -> VRN5M1
      91,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN5M1
      91,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN5M1
      91,	// sub_vrm1_1_sub_vrm1_2 -> VRN5M1
      91,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN5M1
      91,	// sub_vrm1_2_sub_vrm1_3 -> VRN5M1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      91,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      91,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      91,	// sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN5M1NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      92,	// sub_vrm1_0 -> VRN5M1NoV0
      92,	// sub_vrm1_1 -> VRN5M1NoV0
      92,	// sub_vrm1_2 -> VRN5M1NoV0
      92,	// sub_vrm1_3 -> VRN5M1NoV0
      92,	// sub_vrm1_4 -> VRN5M1NoV0
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      92,	// sub_vrm1_0_sub_vrm1_1 -> VRN5M1NoV0
      92,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN5M1NoV0
      92,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN5M1NoV0
      92,	// sub_vrm1_1_sub_vrm1_2 -> VRN5M1NoV0
      92,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN5M1NoV0
      92,	// sub_vrm1_2_sub_vrm1_3 -> VRN5M1NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      92,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      92,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      92,	// sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      93,	// sub_vrm1_0 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_1 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_2 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_3 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_5
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      93,	// sub_vrm1_0_sub_vrm1_1 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_1_sub_vrm1_2 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      93,	// sub_vrm1_2_sub_vrm1_3 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      93,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      93,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      93,	// sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN6M1
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      94,	// sub_vrm1_0 -> VRN6M1
      94,	// sub_vrm1_1 -> VRN6M1
      94,	// sub_vrm1_2 -> VRN6M1
      94,	// sub_vrm1_3 -> VRN6M1
      94,	// sub_vrm1_4 -> VRN6M1
      94,	// sub_vrm1_5 -> VRN6M1
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      94,	// sub_vrm1_0_sub_vrm1_1 -> VRN6M1
      94,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN6M1
      94,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN6M1
      94,	// sub_vrm1_1_sub_vrm1_2 -> VRN6M1
      94,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN6M1
      94,	// sub_vrm1_2_sub_vrm1_3 -> VRN6M1
      94,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      94,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1
      94,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      94,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1
      94,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      94,	// sub_vrm1_3_sub_vrm1_4 -> VRN6M1
      94,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      94,	// sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN6M1NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      95,	// sub_vrm1_0 -> VRN6M1NoV0
      95,	// sub_vrm1_1 -> VRN6M1NoV0
      95,	// sub_vrm1_2 -> VRN6M1NoV0
      95,	// sub_vrm1_3 -> VRN6M1NoV0
      95,	// sub_vrm1_4 -> VRN6M1NoV0
      95,	// sub_vrm1_5 -> VRN6M1NoV0
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      95,	// sub_vrm1_0_sub_vrm1_1 -> VRN6M1NoV0
      95,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN6M1NoV0
      95,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN6M1NoV0
      95,	// sub_vrm1_1_sub_vrm1_2 -> VRN6M1NoV0
      95,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN6M1NoV0
      95,	// sub_vrm1_2_sub_vrm1_3 -> VRN6M1NoV0
      95,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      95,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1NoV0
      95,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      95,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1NoV0
      95,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      95,	// sub_vrm1_3_sub_vrm1_4 -> VRN6M1NoV0
      95,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      95,	// sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M2
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      96,	// sub_vrm1_0 -> VRN3M2
      96,	// sub_vrm1_1 -> VRN3M2
      96,	// sub_vrm1_2 -> VRN3M2
      96,	// sub_vrm1_3 -> VRN3M2
      96,	// sub_vrm1_4 -> VRN3M2
      96,	// sub_vrm1_5 -> VRN3M2
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      96,	// sub_vrm2_0 -> VRN3M2
      96,	// sub_vrm2_1 -> VRN3M2
      96,	// sub_vrm2_2 -> VRN3M2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      96,	// sub_vrm1_0_sub_vrm1_1 -> VRN3M2
      96,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M2
      96,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M2
      96,	// sub_vrm1_1_sub_vrm1_2 -> VRN3M2
      96,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M2
      96,	// sub_vrm1_2_sub_vrm1_3 -> VRN3M2
      96,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2
      96,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      96,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2
      96,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      96,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2
      96,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      96,	// sub_vrm1_3_sub_vrm1_4 -> VRN3M2
      96,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      96,	// sub_vrm1_4_sub_vrm1_5 -> VRN3M2
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      96,	// sub_vrm2_0_sub_vrm2_1 -> VRN3M2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      96,	// sub_vrm2_1_sub_vrm2_2 -> VRN3M2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M2NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      97,	// sub_vrm1_0 -> VRN3M2NoV0
      97,	// sub_vrm1_1 -> VRN3M2NoV0
      97,	// sub_vrm1_2 -> VRN3M2NoV0
      97,	// sub_vrm1_3 -> VRN3M2NoV0
      97,	// sub_vrm1_4 -> VRN3M2NoV0
      97,	// sub_vrm1_5 -> VRN3M2NoV0
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      97,	// sub_vrm2_0 -> VRN3M2NoV0
      97,	// sub_vrm2_1 -> VRN3M2NoV0
      97,	// sub_vrm2_2 -> VRN3M2NoV0
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      97,	// sub_vrm1_0_sub_vrm1_1 -> VRN3M2NoV0
      97,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M2NoV0
      97,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M2NoV0
      97,	// sub_vrm1_1_sub_vrm1_2 -> VRN3M2NoV0
      97,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M2NoV0
      97,	// sub_vrm1_2_sub_vrm1_3 -> VRN3M2NoV0
      97,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2NoV0
      97,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      97,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2NoV0
      97,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2NoV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      97,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2NoV0
      97,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2NoV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      97,	// sub_vrm1_3_sub_vrm1_4 -> VRN3M2NoV0
      97,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2NoV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      97,	// sub_vrm1_4_sub_vrm1_5 -> VRN3M2NoV0
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      97,	// sub_vrm2_0_sub_vrm2_1 -> VRN3M2NoV0
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      97,	// sub_vrm2_1_sub_vrm2_2 -> VRN3M2NoV0
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      98,	// sub_vrm1_0 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_1 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_2 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_3 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_4 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_5 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      98,	// sub_vrm2_0 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm2_1 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm2_2 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      98,	// sub_vrm1_0_sub_vrm1_1 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_1_sub_vrm1_2 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_2_sub_vrm1_3 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      98,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      98,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      98,	// sub_vrm1_3_sub_vrm1_4 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      98,	// sub_vrm1_4_sub_vrm1_5 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      98,	// sub_vrm2_0_sub_vrm2_1 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      98,	// sub_vrm2_1_sub_vrm2_2 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      99,	// sub_vrm1_0 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_1 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_2 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_3 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_4 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_6
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      99,	// sub_vrm1_0_sub_vrm1_1 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_1_sub_vrm1_2 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_2_sub_vrm1_3 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      99,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      99,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      99,	// sub_vrm1_3_sub_vrm1_4 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      99,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      99,	// sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN7M1
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      100,	// sub_vrm1_0 -> VRN7M1
      100,	// sub_vrm1_1 -> VRN7M1
      100,	// sub_vrm1_2 -> VRN7M1
      100,	// sub_vrm1_3 -> VRN7M1
      100,	// sub_vrm1_4 -> VRN7M1
      100,	// sub_vrm1_5 -> VRN7M1
      100,	// sub_vrm1_6 -> VRN7M1
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      100,	// sub_vrm1_0_sub_vrm1_1 -> VRN7M1
      100,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN7M1
      100,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN7M1
      100,	// sub_vrm1_1_sub_vrm1_2 -> VRN7M1
      100,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN7M1
      100,	// sub_vrm1_2_sub_vrm1_3 -> VRN7M1
      100,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1
      100,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      100,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1
      100,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1
      100,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      100,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1
      100,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1
      100,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      100,	// sub_vrm1_3_sub_vrm1_4 -> VRN7M1
      100,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1
      100,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      100,	// sub_vrm1_4_sub_vrm1_5 -> VRN7M1
      100,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      100,	// sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN7M1NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      101,	// sub_vrm1_0 -> VRN7M1NoV0
      101,	// sub_vrm1_1 -> VRN7M1NoV0
      101,	// sub_vrm1_2 -> VRN7M1NoV0
      101,	// sub_vrm1_3 -> VRN7M1NoV0
      101,	// sub_vrm1_4 -> VRN7M1NoV0
      101,	// sub_vrm1_5 -> VRN7M1NoV0
      101,	// sub_vrm1_6 -> VRN7M1NoV0
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      101,	// sub_vrm1_0_sub_vrm1_1 -> VRN7M1NoV0
      101,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN7M1NoV0
      101,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN7M1NoV0
      101,	// sub_vrm1_1_sub_vrm1_2 -> VRN7M1NoV0
      101,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN7M1NoV0
      101,	// sub_vrm1_2_sub_vrm1_3 -> VRN7M1NoV0
      101,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1NoV0
      101,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      101,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1NoV0
      101,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1NoV0
      101,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      101,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1NoV0
      101,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1NoV0
      101,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      101,	// sub_vrm1_3_sub_vrm1_4 -> VRN7M1NoV0
      101,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1NoV0
      101,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      101,	// sub_vrm1_4_sub_vrm1_5 -> VRN7M1NoV0
      101,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      101,	// sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      102,	// sub_vrm1_0 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_1 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_2 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_3 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_4 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_5 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_7
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      102,	// sub_vrm1_0_sub_vrm1_1 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_1_sub_vrm1_2 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_2_sub_vrm1_3 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      102,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      102,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      102,	// sub_vrm1_3_sub_vrm1_4 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      102,	// sub_vrm1_4_sub_vrm1_5 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      102,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      102,	// sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN8M1
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      103,	// sub_vrm1_0 -> VRN8M1
      103,	// sub_vrm1_1 -> VRN8M1
      103,	// sub_vrm1_2 -> VRN8M1
      103,	// sub_vrm1_3 -> VRN8M1
      103,	// sub_vrm1_4 -> VRN8M1
      103,	// sub_vrm1_5 -> VRN8M1
      103,	// sub_vrm1_6 -> VRN8M1
      103,	// sub_vrm1_7 -> VRN8M1
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      103,	// sub_vrm1_0_sub_vrm1_1 -> VRN8M1
      103,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN8M1
      103,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN8M1
      103,	// sub_vrm1_1_sub_vrm1_2 -> VRN8M1
      103,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN8M1
      103,	// sub_vrm1_2_sub_vrm1_3 -> VRN8M1
      103,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1
      103,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1
      103,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      103,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1
      103,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1
      103,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1
      103,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      103,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1
      103,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1
      103,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1
      103,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      103,	// sub_vrm1_3_sub_vrm1_4 -> VRN8M1
      103,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1
      103,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1
      103,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      103,	// sub_vrm1_4_sub_vrm1_5 -> VRN8M1
      103,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1
      103,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      103,	// sub_vrm1_5_sub_vrm1_6 -> VRN8M1
      103,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      103,	// sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN8M1NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      104,	// sub_vrm1_0 -> VRN8M1NoV0
      104,	// sub_vrm1_1 -> VRN8M1NoV0
      104,	// sub_vrm1_2 -> VRN8M1NoV0
      104,	// sub_vrm1_3 -> VRN8M1NoV0
      104,	// sub_vrm1_4 -> VRN8M1NoV0
      104,	// sub_vrm1_5 -> VRN8M1NoV0
      104,	// sub_vrm1_6 -> VRN8M1NoV0
      104,	// sub_vrm1_7 -> VRN8M1NoV0
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      104,	// sub_vrm1_0_sub_vrm1_1 -> VRN8M1NoV0
      104,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN8M1NoV0
      104,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN8M1NoV0
      104,	// sub_vrm1_1_sub_vrm1_2 -> VRN8M1NoV0
      104,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN8M1NoV0
      104,	// sub_vrm1_2_sub_vrm1_3 -> VRN8M1NoV0
      104,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1NoV0
      104,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1NoV0
      104,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1NoV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      104,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1NoV0
      104,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1NoV0
      104,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1NoV0
      104,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      104,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1NoV0
      104,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1NoV0
      104,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1NoV0
      104,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      104,	// sub_vrm1_3_sub_vrm1_4 -> VRN8M1NoV0
      104,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1NoV0
      104,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1NoV0
      104,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      104,	// sub_vrm1_4_sub_vrm1_5 -> VRN8M1NoV0
      104,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1NoV0
      104,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      104,	// sub_vrm1_5_sub_vrm1_6 -> VRN8M1NoV0
      104,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      104,	// sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M2
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      105,	// sub_vrm1_0 -> VRN4M2
      105,	// sub_vrm1_1 -> VRN4M2
      105,	// sub_vrm1_2 -> VRN4M2
      105,	// sub_vrm1_3 -> VRN4M2
      105,	// sub_vrm1_4 -> VRN4M2
      105,	// sub_vrm1_5 -> VRN4M2
      105,	// sub_vrm1_6 -> VRN4M2
      105,	// sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm2_0 -> VRN4M2
      105,	// sub_vrm2_1 -> VRN4M2
      105,	// sub_vrm2_2 -> VRN4M2
      105,	// sub_vrm2_3 -> VRN4M2
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      105,	// sub_vrm1_0_sub_vrm1_1 -> VRN4M2
      105,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN4M2
      105,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M2
      105,	// sub_vrm1_1_sub_vrm1_2 -> VRN4M2
      105,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M2
      105,	// sub_vrm1_2_sub_vrm1_3 -> VRN4M2
      105,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2
      105,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2
      105,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2
      105,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2
      105,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2
      105,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2
      105,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2
      105,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2
      105,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2
      105,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm1_3_sub_vrm1_4 -> VRN4M2
      105,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2
      105,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2
      105,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm1_4_sub_vrm1_5 -> VRN4M2
      105,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2
      105,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm1_5_sub_vrm1_6 -> VRN4M2
      105,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm1_6_sub_vrm1_7 -> VRN4M2
      105,	// sub_vrm2_0_sub_vrm2_1 -> VRN4M2
      105,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN4M2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      105,	// sub_vrm2_1_sub_vrm2_2 -> VRN4M2
      105,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN4M2
      105,	// sub_vrm2_2_sub_vrm2_3 -> VRN4M2
    },
    {	// VRN4M2NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      106,	// sub_vrm1_0 -> VRN4M2NoV0
      106,	// sub_vrm1_1 -> VRN4M2NoV0
      106,	// sub_vrm1_2 -> VRN4M2NoV0
      106,	// sub_vrm1_3 -> VRN4M2NoV0
      106,	// sub_vrm1_4 -> VRN4M2NoV0
      106,	// sub_vrm1_5 -> VRN4M2NoV0
      106,	// sub_vrm1_6 -> VRN4M2NoV0
      106,	// sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm2_0 -> VRN4M2NoV0
      106,	// sub_vrm2_1 -> VRN4M2NoV0
      106,	// sub_vrm2_2 -> VRN4M2NoV0
      106,	// sub_vrm2_3 -> VRN4M2NoV0
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      106,	// sub_vrm1_0_sub_vrm1_1 -> VRN4M2NoV0
      106,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN4M2NoV0
      106,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M2NoV0
      106,	// sub_vrm1_1_sub_vrm1_2 -> VRN4M2NoV0
      106,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M2NoV0
      106,	// sub_vrm1_2_sub_vrm1_3 -> VRN4M2NoV0
      106,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2NoV0
      106,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2NoV0
      106,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2NoV0
      106,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2NoV0
      106,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2NoV0
      106,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2NoV0
      106,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2NoV0
      106,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2NoV0
      106,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2NoV0
      106,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm1_3_sub_vrm1_4 -> VRN4M2NoV0
      106,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2NoV0
      106,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2NoV0
      106,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm1_4_sub_vrm1_5 -> VRN4M2NoV0
      106,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2NoV0
      106,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm1_5_sub_vrm1_6 -> VRN4M2NoV0
      106,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm1_6_sub_vrm1_7 -> VRN4M2NoV0
      106,	// sub_vrm2_0_sub_vrm2_1 -> VRN4M2NoV0
      106,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN4M2NoV0
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      106,	// sub_vrm2_1_sub_vrm2_2 -> VRN4M2NoV0
      106,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN4M2NoV0
      106,	// sub_vrm2_2_sub_vrm2_3 -> VRN4M2NoV0
    },
    {	// VRN2M4
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      107,	// sub_vrm1_0 -> VRN2M4
      107,	// sub_vrm1_1 -> VRN2M4
      107,	// sub_vrm1_2 -> VRN2M4
      107,	// sub_vrm1_3 -> VRN2M4
      107,	// sub_vrm1_4 -> VRN2M4
      107,	// sub_vrm1_5 -> VRN2M4
      107,	// sub_vrm1_6 -> VRN2M4
      107,	// sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm2_0 -> VRN2M4
      107,	// sub_vrm2_1 -> VRN2M4
      107,	// sub_vrm2_2 -> VRN2M4
      107,	// sub_vrm2_3 -> VRN2M4
      107,	// sub_vrm4_0 -> VRN2M4
      107,	// sub_vrm4_1 -> VRN2M4
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      107,	// sub_vrm1_0_sub_vrm1_1 -> VRN2M4
      107,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN2M4
      107,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M4
      107,	// sub_vrm1_1_sub_vrm1_2 -> VRN2M4
      107,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M4
      107,	// sub_vrm1_2_sub_vrm1_3 -> VRN2M4
      107,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4
      107,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4
      107,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4
      107,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4
      107,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4
      107,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4
      107,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4
      107,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4
      107,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4
      107,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm1_3_sub_vrm1_4 -> VRN2M4
      107,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4
      107,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4
      107,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm1_4_sub_vrm1_5 -> VRN2M4
      107,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4
      107,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm1_5_sub_vrm1_6 -> VRN2M4
      107,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm1_6_sub_vrm1_7 -> VRN2M4
      107,	// sub_vrm2_0_sub_vrm2_1 -> VRN2M4
      107,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN2M4
      107,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN2M4
      107,	// sub_vrm2_1_sub_vrm2_2 -> VRN2M4
      107,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN2M4
      107,	// sub_vrm2_2_sub_vrm2_3 -> VRN2M4
    },
    {	// VRN2M4NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      108,	// sub_vrm1_0 -> VRN2M4NoV0
      108,	// sub_vrm1_1 -> VRN2M4NoV0
      108,	// sub_vrm1_2 -> VRN2M4NoV0
      108,	// sub_vrm1_3 -> VRN2M4NoV0
      108,	// sub_vrm1_4 -> VRN2M4NoV0
      108,	// sub_vrm1_5 -> VRN2M4NoV0
      108,	// sub_vrm1_6 -> VRN2M4NoV0
      108,	// sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm2_0 -> VRN2M4NoV0
      108,	// sub_vrm2_1 -> VRN2M4NoV0
      108,	// sub_vrm2_2 -> VRN2M4NoV0
      108,	// sub_vrm2_3 -> VRN2M4NoV0
      108,	// sub_vrm4_0 -> VRN2M4NoV0
      108,	// sub_vrm4_1 -> VRN2M4NoV0
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      108,	// sub_vrm1_0_sub_vrm1_1 -> VRN2M4NoV0
      108,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN2M4NoV0
      108,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M4NoV0
      108,	// sub_vrm1_1_sub_vrm1_2 -> VRN2M4NoV0
      108,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M4NoV0
      108,	// sub_vrm1_2_sub_vrm1_3 -> VRN2M4NoV0
      108,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4NoV0
      108,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4NoV0
      108,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4NoV0
      108,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4NoV0
      108,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4NoV0
      108,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4NoV0
      108,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4NoV0
      108,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4NoV0
      108,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4NoV0
      108,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm1_3_sub_vrm1_4 -> VRN2M4NoV0
      108,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4NoV0
      108,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4NoV0
      108,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm1_4_sub_vrm1_5 -> VRN2M4NoV0
      108,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4NoV0
      108,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm1_5_sub_vrm1_6 -> VRN2M4NoV0
      108,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm1_6_sub_vrm1_7 -> VRN2M4NoV0
      108,	// sub_vrm2_0_sub_vrm2_1 -> VRN2M4NoV0
      108,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN2M4NoV0
      108,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN2M4NoV0
      108,	// sub_vrm2_1_sub_vrm2_2 -> VRN2M4NoV0
      108,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN2M4NoV0
      108,	// sub_vrm2_2_sub_vrm2_3 -> VRN2M4NoV0
    },
    {	// VRM8
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      109,	// sub_vrm1_0 -> VRM8
      109,	// sub_vrm1_1 -> VRM8
      109,	// sub_vrm1_2 -> VRM8
      109,	// sub_vrm1_3 -> VRM8
      109,	// sub_vrm1_4 -> VRM8
      109,	// sub_vrm1_5 -> VRM8
      109,	// sub_vrm1_6 -> VRM8
      109,	// sub_vrm1_7 -> VRM8
      109,	// sub_vrm2_0 -> VRM8
      109,	// sub_vrm2_1 -> VRM8
      109,	// sub_vrm2_2 -> VRM8
      109,	// sub_vrm2_3 -> VRM8
      109,	// sub_vrm4_0 -> VRM8
      109,	// sub_vrm4_1 -> VRM8
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM8NoV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      110,	// sub_vrm1_0 -> VRM8NoV0
      110,	// sub_vrm1_1 -> VRM8NoV0
      110,	// sub_vrm1_2 -> VRM8NoV0
      110,	// sub_vrm1_3 -> VRM8NoV0
      110,	// sub_vrm1_4 -> VRM8NoV0
      110,	// sub_vrm1_5 -> VRM8NoV0
      110,	// sub_vrm1_6 -> VRM8NoV0
      110,	// sub_vrm1_7 -> VRM8NoV0
      110,	// sub_vrm2_0 -> VRM8NoV0
      110,	// sub_vrm2_1 -> VRM8NoV0
      110,	// sub_vrm2_2 -> VRM8NoV0
      110,	// sub_vrm2_3 -> VRM8NoV0
      110,	// sub_vrm4_0 -> VRM8NoV0
      110,	// sub_vrm4_1 -> VRM8NoV0
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      111,	// sub_vrm1_0 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm1_1 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm1_2 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm1_3 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm1_4 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm1_5 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm1_6 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm1_7 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm2_0 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm2_1 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm2_2 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm2_3 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm4_0 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      111,	// sub_vrm4_1 -> VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      0,	// sub_vrm1_0_sub_vrm1_1
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_1_sub_vrm1_2
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_2_sub_vrm1_3
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_3_sub_vrm1_4
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_4_sub_vrm1_5
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_5_sub_vrm1_6
      0,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm1_6_sub_vrm1_7
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      112,	// sub_vrm1_0 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_1 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_2 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_4 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_5 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_6 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_0 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_1 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_2 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm4_0 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm4_1 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      112,	// sub_vrm1_0_sub_vrm1_1 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_1_sub_vrm1_2 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_2_sub_vrm1_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_3_sub_vrm1_4 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_4_sub_vrm1_5 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_5_sub_vrm1_6 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm1_6_sub_vrm1_7 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_0_sub_vrm2_1 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_1_sub_vrm2_2 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      112,	// sub_vrm2_2_sub_vrm2_3 -> VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
    },
    {	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      113,	// sub_vrm1_0 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_1 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_2 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_4 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_5 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_6 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_0 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_1 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_2 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      113,	// sub_vrm1_0_sub_vrm1_1 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_1_sub_vrm1_2 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_2_sub_vrm1_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_3_sub_vrm1_4 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_4_sub_vrm1_5 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_5_sub_vrm1_6 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm1_6_sub_vrm1_7 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_0_sub_vrm2_1 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      113,	// sub_vrm2_1_sub_vrm2_2 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// sub_vrm2_2_sub_vrm2_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
    },
    {	// VRN8M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_16
      0,	// sub_32
      0,	// sub_64
      0,	// sub_gpr_even
      0,	// sub_gpr_odd
      114,	// sub_vrm1_0 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_1 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_2 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_3 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_4 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_5 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_6 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_0
      0,	// sub_vrm2_1
      0,	// sub_vrm2_2
      0,	// sub_vrm2_3
      0,	// sub_vrm4_0
      0,	// sub_vrm4_1
      0,	// sub_gpr_odd_then_sub_16
      0,	// sub_gpr_odd_then_sub_32
      114,	// sub_vrm1_0_sub_vrm1_1 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_1_sub_vrm1_2 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_2_sub_vrm1_3 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      114,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_3_sub_vrm1_4 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_4_sub_vrm1_5 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_5_sub_vrm1_6 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      114,	// sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      0,	// sub_vrm2_0_sub_vrm2_1
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_1_sub_vrm2_2
      0,	// sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// sub_vrm2_2_sub_vrm2_3
    },
  };
  assert(RC && "Missing regclass");
  if (!Idx) return RC;
  --Idx;
  assert(Idx < 55 && "Bad subreg");
  unsigned TV = Table[RC->getID()][Idx];
  return TV ? getRegClass(TV - 1) : nullptr;
}

const TargetRegisterClass *RISCVGenRegisterInfo::getSubRegisterClass(const TargetRegisterClass *RC, unsigned Idx) const {
  static const uint8_t Table[114][55] = {
    {	// FPR16
      0,	// FPR16:sub_16
      0,	// FPR16:sub_32
      0,	// FPR16:sub_64
      0,	// FPR16:sub_gpr_even
      0,	// FPR16:sub_gpr_odd
      0,	// FPR16:sub_vrm1_0
      0,	// FPR16:sub_vrm1_1
      0,	// FPR16:sub_vrm1_2
      0,	// FPR16:sub_vrm1_3
      0,	// FPR16:sub_vrm1_4
      0,	// FPR16:sub_vrm1_5
      0,	// FPR16:sub_vrm1_6
      0,	// FPR16:sub_vrm1_7
      0,	// FPR16:sub_vrm2_0
      0,	// FPR16:sub_vrm2_1
      0,	// FPR16:sub_vrm2_2
      0,	// FPR16:sub_vrm2_3
      0,	// FPR16:sub_vrm4_0
      0,	// FPR16:sub_vrm4_1
      0,	// FPR16:sub_gpr_odd_then_sub_16
      0,	// FPR16:sub_gpr_odd_then_sub_32
      0,	// FPR16:sub_vrm1_0_sub_vrm1_1
      0,	// FPR16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR16:sub_vrm1_1_sub_vrm1_2
      0,	// FPR16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR16:sub_vrm1_2_sub_vrm1_3
      0,	// FPR16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16:sub_vrm1_3_sub_vrm1_4
      0,	// FPR16:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16:sub_vrm1_4_sub_vrm1_5
      0,	// FPR16:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16:sub_vrm1_5_sub_vrm1_6
      0,	// FPR16:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16:sub_vrm1_6_sub_vrm1_7
      0,	// FPR16:sub_vrm2_0_sub_vrm2_1
      0,	// FPR16:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR16:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR16:sub_vrm2_1_sub_vrm2_2
      0,	// FPR16:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR16:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF16
      0,	// GPRF16:sub_16
      0,	// GPRF16:sub_32
      0,	// GPRF16:sub_64
      0,	// GPRF16:sub_gpr_even
      0,	// GPRF16:sub_gpr_odd
      0,	// GPRF16:sub_vrm1_0
      0,	// GPRF16:sub_vrm1_1
      0,	// GPRF16:sub_vrm1_2
      0,	// GPRF16:sub_vrm1_3
      0,	// GPRF16:sub_vrm1_4
      0,	// GPRF16:sub_vrm1_5
      0,	// GPRF16:sub_vrm1_6
      0,	// GPRF16:sub_vrm1_7
      0,	// GPRF16:sub_vrm2_0
      0,	// GPRF16:sub_vrm2_1
      0,	// GPRF16:sub_vrm2_2
      0,	// GPRF16:sub_vrm2_3
      0,	// GPRF16:sub_vrm4_0
      0,	// GPRF16:sub_vrm4_1
      0,	// GPRF16:sub_gpr_odd_then_sub_16
      0,	// GPRF16:sub_gpr_odd_then_sub_32
      0,	// GPRF16:sub_vrm1_0_sub_vrm1_1
      0,	// GPRF16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRF16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16:sub_vrm1_1_sub_vrm1_2
      0,	// GPRF16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16:sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16:sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16:sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16:sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16:sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16:sub_vrm2_0_sub_vrm2_1
      0,	// GPRF16:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRF16:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF16:sub_vrm2_1_sub_vrm2_2
      0,	// GPRF16:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF16:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF16NoX0
      0,	// GPRF16NoX0:sub_16
      0,	// GPRF16NoX0:sub_32
      0,	// GPRF16NoX0:sub_64
      0,	// GPRF16NoX0:sub_gpr_even
      0,	// GPRF16NoX0:sub_gpr_odd
      0,	// GPRF16NoX0:sub_vrm1_0
      0,	// GPRF16NoX0:sub_vrm1_1
      0,	// GPRF16NoX0:sub_vrm1_2
      0,	// GPRF16NoX0:sub_vrm1_3
      0,	// GPRF16NoX0:sub_vrm1_4
      0,	// GPRF16NoX0:sub_vrm1_5
      0,	// GPRF16NoX0:sub_vrm1_6
      0,	// GPRF16NoX0:sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm2_0
      0,	// GPRF16NoX0:sub_vrm2_1
      0,	// GPRF16NoX0:sub_vrm2_2
      0,	// GPRF16NoX0:sub_vrm2_3
      0,	// GPRF16NoX0:sub_vrm4_0
      0,	// GPRF16NoX0:sub_vrm4_1
      0,	// GPRF16NoX0:sub_gpr_odd_then_sub_16
      0,	// GPRF16NoX0:sub_gpr_odd_then_sub_32
      0,	// GPRF16NoX0:sub_vrm1_0_sub_vrm1_1
      0,	// GPRF16NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRF16NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16NoX0:sub_vrm1_1_sub_vrm1_2
      0,	// GPRF16NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16NoX0:sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16NoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16NoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16NoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16NoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16NoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16NoX0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16NoX0:sub_vrm2_0_sub_vrm2_1
      0,	// GPRF16NoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRF16NoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF16NoX0:sub_vrm2_1_sub_vrm2_2
      0,	// GPRF16NoX0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF16NoX0:sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR16C
      0,	// FPR16C:sub_16
      0,	// FPR16C:sub_32
      0,	// FPR16C:sub_64
      0,	// FPR16C:sub_gpr_even
      0,	// FPR16C:sub_gpr_odd
      0,	// FPR16C:sub_vrm1_0
      0,	// FPR16C:sub_vrm1_1
      0,	// FPR16C:sub_vrm1_2
      0,	// FPR16C:sub_vrm1_3
      0,	// FPR16C:sub_vrm1_4
      0,	// FPR16C:sub_vrm1_5
      0,	// FPR16C:sub_vrm1_6
      0,	// FPR16C:sub_vrm1_7
      0,	// FPR16C:sub_vrm2_0
      0,	// FPR16C:sub_vrm2_1
      0,	// FPR16C:sub_vrm2_2
      0,	// FPR16C:sub_vrm2_3
      0,	// FPR16C:sub_vrm4_0
      0,	// FPR16C:sub_vrm4_1
      0,	// FPR16C:sub_gpr_odd_then_sub_16
      0,	// FPR16C:sub_gpr_odd_then_sub_32
      0,	// FPR16C:sub_vrm1_0_sub_vrm1_1
      0,	// FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR16C:sub_vrm1_1_sub_vrm1_2
      0,	// FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR16C:sub_vrm1_2_sub_vrm1_3
      0,	// FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16C:sub_vrm1_3_sub_vrm1_4
      0,	// FPR16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16C:sub_vrm1_4_sub_vrm1_5
      0,	// FPR16C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR16C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16C:sub_vrm1_5_sub_vrm1_6
      0,	// FPR16C:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR16C:sub_vrm1_6_sub_vrm1_7
      0,	// FPR16C:sub_vrm2_0_sub_vrm2_1
      0,	// FPR16C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR16C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR16C:sub_vrm2_1_sub_vrm2_2
      0,	// FPR16C:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR16C:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF16C
      0,	// GPRF16C:sub_16
      0,	// GPRF16C:sub_32
      0,	// GPRF16C:sub_64
      0,	// GPRF16C:sub_gpr_even
      0,	// GPRF16C:sub_gpr_odd
      0,	// GPRF16C:sub_vrm1_0
      0,	// GPRF16C:sub_vrm1_1
      0,	// GPRF16C:sub_vrm1_2
      0,	// GPRF16C:sub_vrm1_3
      0,	// GPRF16C:sub_vrm1_4
      0,	// GPRF16C:sub_vrm1_5
      0,	// GPRF16C:sub_vrm1_6
      0,	// GPRF16C:sub_vrm1_7
      0,	// GPRF16C:sub_vrm2_0
      0,	// GPRF16C:sub_vrm2_1
      0,	// GPRF16C:sub_vrm2_2
      0,	// GPRF16C:sub_vrm2_3
      0,	// GPRF16C:sub_vrm4_0
      0,	// GPRF16C:sub_vrm4_1
      0,	// GPRF16C:sub_gpr_odd_then_sub_16
      0,	// GPRF16C:sub_gpr_odd_then_sub_32
      0,	// GPRF16C:sub_vrm1_0_sub_vrm1_1
      0,	// GPRF16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRF16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16C:sub_vrm1_1_sub_vrm1_2
      0,	// GPRF16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16C:sub_vrm1_2_sub_vrm1_3
      0,	// GPRF16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16C:sub_vrm1_3_sub_vrm1_4
      0,	// GPRF16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16C:sub_vrm1_4_sub_vrm1_5
      0,	// GPRF16C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16C:sub_vrm1_5_sub_vrm1_6
      0,	// GPRF16C:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16C:sub_vrm1_6_sub_vrm1_7
      0,	// GPRF16C:sub_vrm2_0_sub_vrm2_1
      0,	// GPRF16C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRF16C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF16C:sub_vrm2_1_sub_vrm2_2
      0,	// GPRF16C:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF16C:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRAll
      2,	// GPRAll:sub_16 -> GPRF16
      9,	// GPRAll:sub_32 -> GPRF32
      0,	// GPRAll:sub_64
      0,	// GPRAll:sub_gpr_even
      0,	// GPRAll:sub_gpr_odd
      0,	// GPRAll:sub_vrm1_0
      0,	// GPRAll:sub_vrm1_1
      0,	// GPRAll:sub_vrm1_2
      0,	// GPRAll:sub_vrm1_3
      0,	// GPRAll:sub_vrm1_4
      0,	// GPRAll:sub_vrm1_5
      0,	// GPRAll:sub_vrm1_6
      0,	// GPRAll:sub_vrm1_7
      0,	// GPRAll:sub_vrm2_0
      0,	// GPRAll:sub_vrm2_1
      0,	// GPRAll:sub_vrm2_2
      0,	// GPRAll:sub_vrm2_3
      0,	// GPRAll:sub_vrm4_0
      0,	// GPRAll:sub_vrm4_1
      0,	// GPRAll:sub_gpr_odd_then_sub_16
      0,	// GPRAll:sub_gpr_odd_then_sub_32
      0,	// GPRAll:sub_vrm1_0_sub_vrm1_1
      0,	// GPRAll:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRAll:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRAll:sub_vrm1_1_sub_vrm1_2
      0,	// GPRAll:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRAll:sub_vrm1_2_sub_vrm1_3
      0,	// GPRAll:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRAll:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRAll:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRAll:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRAll:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRAll:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRAll:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRAll:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRAll:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRAll:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRAll:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRAll:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRAll:sub_vrm1_3_sub_vrm1_4
      0,	// GPRAll:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRAll:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRAll:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRAll:sub_vrm1_4_sub_vrm1_5
      0,	// GPRAll:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRAll:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRAll:sub_vrm1_5_sub_vrm1_6
      0,	// GPRAll:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRAll:sub_vrm1_6_sub_vrm1_7
      0,	// GPRAll:sub_vrm2_0_sub_vrm2_1
      0,	// GPRAll:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRAll:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRAll:sub_vrm2_1_sub_vrm2_2
      0,	// GPRAll:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRAll:sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR32
      1,	// FPR32:sub_16 -> FPR16
      0,	// FPR32:sub_32
      0,	// FPR32:sub_64
      0,	// FPR32:sub_gpr_even
      0,	// FPR32:sub_gpr_odd
      0,	// FPR32:sub_vrm1_0
      0,	// FPR32:sub_vrm1_1
      0,	// FPR32:sub_vrm1_2
      0,	// FPR32:sub_vrm1_3
      0,	// FPR32:sub_vrm1_4
      0,	// FPR32:sub_vrm1_5
      0,	// FPR32:sub_vrm1_6
      0,	// FPR32:sub_vrm1_7
      0,	// FPR32:sub_vrm2_0
      0,	// FPR32:sub_vrm2_1
      0,	// FPR32:sub_vrm2_2
      0,	// FPR32:sub_vrm2_3
      0,	// FPR32:sub_vrm4_0
      0,	// FPR32:sub_vrm4_1
      0,	// FPR32:sub_gpr_odd_then_sub_16
      0,	// FPR32:sub_gpr_odd_then_sub_32
      0,	// FPR32:sub_vrm1_0_sub_vrm1_1
      0,	// FPR32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR32:sub_vrm1_1_sub_vrm1_2
      0,	// FPR32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR32:sub_vrm1_2_sub_vrm1_3
      0,	// FPR32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32:sub_vrm1_3_sub_vrm1_4
      0,	// FPR32:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32:sub_vrm1_4_sub_vrm1_5
      0,	// FPR32:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32:sub_vrm1_5_sub_vrm1_6
      0,	// FPR32:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32:sub_vrm1_6_sub_vrm1_7
      0,	// FPR32:sub_vrm2_0_sub_vrm2_1
      0,	// FPR32:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR32:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR32:sub_vrm2_1_sub_vrm2_2
      0,	// FPR32:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR32:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPR
      2,	// GPR:sub_16 -> GPRF16
      9,	// GPR:sub_32 -> GPRF32
      0,	// GPR:sub_64
      0,	// GPR:sub_gpr_even
      0,	// GPR:sub_gpr_odd
      0,	// GPR:sub_vrm1_0
      0,	// GPR:sub_vrm1_1
      0,	// GPR:sub_vrm1_2
      0,	// GPR:sub_vrm1_3
      0,	// GPR:sub_vrm1_4
      0,	// GPR:sub_vrm1_5
      0,	// GPR:sub_vrm1_6
      0,	// GPR:sub_vrm1_7
      0,	// GPR:sub_vrm2_0
      0,	// GPR:sub_vrm2_1
      0,	// GPR:sub_vrm2_2
      0,	// GPR:sub_vrm2_3
      0,	// GPR:sub_vrm4_0
      0,	// GPR:sub_vrm4_1
      0,	// GPR:sub_gpr_odd_then_sub_16
      0,	// GPR:sub_gpr_odd_then_sub_32
      0,	// GPR:sub_vrm1_0_sub_vrm1_1
      0,	// GPR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPR:sub_vrm1_1_sub_vrm1_2
      0,	// GPR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPR:sub_vrm1_2_sub_vrm1_3
      0,	// GPR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPR:sub_vrm1_3_sub_vrm1_4
      0,	// GPR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPR:sub_vrm1_4_sub_vrm1_5
      0,	// GPR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPR:sub_vrm1_5_sub_vrm1_6
      0,	// GPR:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPR:sub_vrm1_6_sub_vrm1_7
      0,	// GPR:sub_vrm2_0_sub_vrm2_1
      0,	// GPR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPR:sub_vrm2_1_sub_vrm2_2
      0,	// GPR:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPR:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF32
      2,	// GPRF32:sub_16 -> GPRF16
      0,	// GPRF32:sub_32
      0,	// GPRF32:sub_64
      0,	// GPRF32:sub_gpr_even
      0,	// GPRF32:sub_gpr_odd
      0,	// GPRF32:sub_vrm1_0
      0,	// GPRF32:sub_vrm1_1
      0,	// GPRF32:sub_vrm1_2
      0,	// GPRF32:sub_vrm1_3
      0,	// GPRF32:sub_vrm1_4
      0,	// GPRF32:sub_vrm1_5
      0,	// GPRF32:sub_vrm1_6
      0,	// GPRF32:sub_vrm1_7
      0,	// GPRF32:sub_vrm2_0
      0,	// GPRF32:sub_vrm2_1
      0,	// GPRF32:sub_vrm2_2
      0,	// GPRF32:sub_vrm2_3
      0,	// GPRF32:sub_vrm4_0
      0,	// GPRF32:sub_vrm4_1
      0,	// GPRF32:sub_gpr_odd_then_sub_16
      0,	// GPRF32:sub_gpr_odd_then_sub_32
      0,	// GPRF32:sub_vrm1_0_sub_vrm1_1
      0,	// GPRF32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRF32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32:sub_vrm1_1_sub_vrm1_2
      0,	// GPRF32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32:sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32:sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32:sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32:sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32:sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32:sub_vrm2_0_sub_vrm2_1
      0,	// GPRF32:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRF32:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF32:sub_vrm2_1_sub_vrm2_2
      0,	// GPRF32:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF32:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF32NoX0
      3,	// GPRF32NoX0:sub_16 -> GPRF16NoX0
      0,	// GPRF32NoX0:sub_32
      0,	// GPRF32NoX0:sub_64
      0,	// GPRF32NoX0:sub_gpr_even
      0,	// GPRF32NoX0:sub_gpr_odd
      0,	// GPRF32NoX0:sub_vrm1_0
      0,	// GPRF32NoX0:sub_vrm1_1
      0,	// GPRF32NoX0:sub_vrm1_2
      0,	// GPRF32NoX0:sub_vrm1_3
      0,	// GPRF32NoX0:sub_vrm1_4
      0,	// GPRF32NoX0:sub_vrm1_5
      0,	// GPRF32NoX0:sub_vrm1_6
      0,	// GPRF32NoX0:sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm2_0
      0,	// GPRF32NoX0:sub_vrm2_1
      0,	// GPRF32NoX0:sub_vrm2_2
      0,	// GPRF32NoX0:sub_vrm2_3
      0,	// GPRF32NoX0:sub_vrm4_0
      0,	// GPRF32NoX0:sub_vrm4_1
      0,	// GPRF32NoX0:sub_gpr_odd_then_sub_16
      0,	// GPRF32NoX0:sub_gpr_odd_then_sub_32
      0,	// GPRF32NoX0:sub_vrm1_0_sub_vrm1_1
      0,	// GPRF32NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRF32NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32NoX0:sub_vrm1_1_sub_vrm1_2
      0,	// GPRF32NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32NoX0:sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32NoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32NoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32NoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32NoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32NoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32NoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32NoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32NoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32NoX0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32NoX0:sub_vrm2_0_sub_vrm2_1
      0,	// GPRF32NoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRF32NoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF32NoX0:sub_vrm2_1_sub_vrm2_2
      0,	// GPRF32NoX0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF32NoX0:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0
      3,	// GPRNoX0:sub_16 -> GPRF16NoX0
      10,	// GPRNoX0:sub_32 -> GPRF32NoX0
      0,	// GPRNoX0:sub_64
      0,	// GPRNoX0:sub_gpr_even
      0,	// GPRNoX0:sub_gpr_odd
      0,	// GPRNoX0:sub_vrm1_0
      0,	// GPRNoX0:sub_vrm1_1
      0,	// GPRNoX0:sub_vrm1_2
      0,	// GPRNoX0:sub_vrm1_3
      0,	// GPRNoX0:sub_vrm1_4
      0,	// GPRNoX0:sub_vrm1_5
      0,	// GPRNoX0:sub_vrm1_6
      0,	// GPRNoX0:sub_vrm1_7
      0,	// GPRNoX0:sub_vrm2_0
      0,	// GPRNoX0:sub_vrm2_1
      0,	// GPRNoX0:sub_vrm2_2
      0,	// GPRNoX0:sub_vrm2_3
      0,	// GPRNoX0:sub_vrm4_0
      0,	// GPRNoX0:sub_vrm4_1
      0,	// GPRNoX0:sub_gpr_odd_then_sub_16
      0,	// GPRNoX0:sub_gpr_odd_then_sub_32
      0,	// GPRNoX0:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX2
      2,	// GPRNoX2:sub_16 -> GPRF16
      9,	// GPRNoX2:sub_32 -> GPRF32
      0,	// GPRNoX2:sub_64
      0,	// GPRNoX2:sub_gpr_even
      0,	// GPRNoX2:sub_gpr_odd
      0,	// GPRNoX2:sub_vrm1_0
      0,	// GPRNoX2:sub_vrm1_1
      0,	// GPRNoX2:sub_vrm1_2
      0,	// GPRNoX2:sub_vrm1_3
      0,	// GPRNoX2:sub_vrm1_4
      0,	// GPRNoX2:sub_vrm1_5
      0,	// GPRNoX2:sub_vrm1_6
      0,	// GPRNoX2:sub_vrm1_7
      0,	// GPRNoX2:sub_vrm2_0
      0,	// GPRNoX2:sub_vrm2_1
      0,	// GPRNoX2:sub_vrm2_2
      0,	// GPRNoX2:sub_vrm2_3
      0,	// GPRNoX2:sub_vrm4_0
      0,	// GPRNoX2:sub_vrm4_1
      0,	// GPRNoX2:sub_gpr_odd_then_sub_16
      0,	// GPRNoX2:sub_gpr_odd_then_sub_32
      0,	// GPRNoX2:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX2:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX2:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX2:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX2:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX31
      2,	// GPRNoX31:sub_16 -> GPRF16
      9,	// GPRNoX31:sub_32 -> GPRF32
      0,	// GPRNoX31:sub_64
      0,	// GPRNoX31:sub_gpr_even
      0,	// GPRNoX31:sub_gpr_odd
      0,	// GPRNoX31:sub_vrm1_0
      0,	// GPRNoX31:sub_vrm1_1
      0,	// GPRNoX31:sub_vrm1_2
      0,	// GPRNoX31:sub_vrm1_3
      0,	// GPRNoX31:sub_vrm1_4
      0,	// GPRNoX31:sub_vrm1_5
      0,	// GPRNoX31:sub_vrm1_6
      0,	// GPRNoX31:sub_vrm1_7
      0,	// GPRNoX31:sub_vrm2_0
      0,	// GPRNoX31:sub_vrm2_1
      0,	// GPRNoX31:sub_vrm2_2
      0,	// GPRNoX31:sub_vrm2_3
      0,	// GPRNoX31:sub_vrm4_0
      0,	// GPRNoX31:sub_vrm4_1
      0,	// GPRNoX31:sub_gpr_odd_then_sub_16
      0,	// GPRNoX31:sub_gpr_odd_then_sub_32
      0,	// GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0X2
      3,	// GPRNoX0X2:sub_16 -> GPRF16NoX0
      10,	// GPRNoX0X2:sub_32 -> GPRF32NoX0
      0,	// GPRNoX0X2:sub_64
      0,	// GPRNoX0X2:sub_gpr_even
      0,	// GPRNoX0X2:sub_gpr_odd
      0,	// GPRNoX0X2:sub_vrm1_0
      0,	// GPRNoX0X2:sub_vrm1_1
      0,	// GPRNoX0X2:sub_vrm1_2
      0,	// GPRNoX0X2:sub_vrm1_3
      0,	// GPRNoX0X2:sub_vrm1_4
      0,	// GPRNoX0X2:sub_vrm1_5
      0,	// GPRNoX0X2:sub_vrm1_6
      0,	// GPRNoX0X2:sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm2_0
      0,	// GPRNoX0X2:sub_vrm2_1
      0,	// GPRNoX0X2:sub_vrm2_2
      0,	// GPRNoX0X2:sub_vrm2_3
      0,	// GPRNoX0X2:sub_vrm4_0
      0,	// GPRNoX0X2:sub_vrm4_1
      0,	// GPRNoX0X2:sub_gpr_odd_then_sub_16
      0,	// GPRNoX0X2:sub_gpr_odd_then_sub_32
      0,	// GPRNoX0X2:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0X2:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0X2:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX0X2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0X2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0X2:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0X2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0X2:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0_and_GPRNoX31
      3,	// GPRNoX0_and_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRNoX0_and_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRNoX0_and_GPRNoX31:sub_64
      0,	// GPRNoX0_and_GPRNoX31:sub_gpr_even
      0,	// GPRNoX0_and_GPRNoX31:sub_gpr_odd
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_1
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_2
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_3
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_4
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_5
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_6
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_0
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_1
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_2
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_3
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm4_0
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm4_1
      0,	// GPRNoX0_and_GPRNoX31:sub_gpr_odd_then_sub_16
      0,	// GPRNoX0_and_GPRNoX31:sub_gpr_odd_then_sub_32
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0_and_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX2_and_GPRNoX31
      2,	// GPRNoX2_and_GPRNoX31:sub_16 -> GPRF16
      9,	// GPRNoX2_and_GPRNoX31:sub_32 -> GPRF32
      0,	// GPRNoX2_and_GPRNoX31:sub_64
      0,	// GPRNoX2_and_GPRNoX31:sub_gpr_even
      0,	// GPRNoX2_and_GPRNoX31:sub_gpr_odd
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_1
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_2
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_3
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_4
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_5
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_6
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_0
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_1
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_2
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_3
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm4_0
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm4_1
      0,	// GPRNoX2_and_GPRNoX31:sub_gpr_odd_then_sub_16
      0,	// GPRNoX2_and_GPRNoX31:sub_gpr_odd_then_sub_32
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX2_and_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX0X2_and_GPRNoX31
      3,	// GPRNoX0X2_and_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRNoX0X2_and_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRNoX0X2_and_GPRNoX31:sub_64
      0,	// GPRNoX0X2_and_GPRNoX31:sub_gpr_even
      0,	// GPRNoX0X2_and_GPRNoX31:sub_gpr_odd
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_1
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_2
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_3
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_4
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_5
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_6
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_0
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_1
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_2
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_3
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm4_0
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm4_1
      0,	// GPRNoX0X2_and_GPRNoX31:sub_gpr_odd_then_sub_16
      0,	// GPRNoX0X2_and_GPRNoX31:sub_gpr_odd_then_sub_32
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX0X2_and_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALR
      3,	// GPRJALR:sub_16 -> GPRF16NoX0
      10,	// GPRJALR:sub_32 -> GPRF32NoX0
      0,	// GPRJALR:sub_64
      0,	// GPRJALR:sub_gpr_even
      0,	// GPRJALR:sub_gpr_odd
      0,	// GPRJALR:sub_vrm1_0
      0,	// GPRJALR:sub_vrm1_1
      0,	// GPRJALR:sub_vrm1_2
      0,	// GPRJALR:sub_vrm1_3
      0,	// GPRJALR:sub_vrm1_4
      0,	// GPRJALR:sub_vrm1_5
      0,	// GPRJALR:sub_vrm1_6
      0,	// GPRJALR:sub_vrm1_7
      0,	// GPRJALR:sub_vrm2_0
      0,	// GPRJALR:sub_vrm2_1
      0,	// GPRJALR:sub_vrm2_2
      0,	// GPRJALR:sub_vrm2_3
      0,	// GPRJALR:sub_vrm4_0
      0,	// GPRJALR:sub_vrm4_1
      0,	// GPRJALR:sub_gpr_odd_then_sub_16
      0,	// GPRJALR:sub_gpr_odd_then_sub_32
      0,	// GPRJALR:sub_vrm1_0_sub_vrm1_1
      0,	// GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALR:sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALR:sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR:sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR:sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR:sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR:sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR:sub_vrm2_0_sub_vrm2_1
      0,	// GPRJALR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALR:sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALR:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALR:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALRNonX7
      3,	// GPRJALRNonX7:sub_16 -> GPRF16NoX0
      10,	// GPRJALRNonX7:sub_32 -> GPRF32NoX0
      0,	// GPRJALRNonX7:sub_64
      0,	// GPRJALRNonX7:sub_gpr_even
      0,	// GPRJALRNonX7:sub_gpr_odd
      0,	// GPRJALRNonX7:sub_vrm1_0
      0,	// GPRJALRNonX7:sub_vrm1_1
      0,	// GPRJALRNonX7:sub_vrm1_2
      0,	// GPRJALRNonX7:sub_vrm1_3
      0,	// GPRJALRNonX7:sub_vrm1_4
      0,	// GPRJALRNonX7:sub_vrm1_5
      0,	// GPRJALRNonX7:sub_vrm1_6
      0,	// GPRJALRNonX7:sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm2_0
      0,	// GPRJALRNonX7:sub_vrm2_1
      0,	// GPRJALRNonX7:sub_vrm2_2
      0,	// GPRJALRNonX7:sub_vrm2_3
      0,	// GPRJALRNonX7:sub_vrm4_0
      0,	// GPRJALRNonX7:sub_vrm4_1
      0,	// GPRJALRNonX7:sub_gpr_odd_then_sub_16
      0,	// GPRJALRNonX7:sub_gpr_odd_then_sub_32
      0,	// GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRJALRNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALRNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALRNonX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALRNonX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALRNonX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALR_and_GPRNoX31
      3,	// GPRJALR_and_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRJALR_and_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRJALR_and_GPRNoX31:sub_64
      0,	// GPRJALR_and_GPRNoX31:sub_gpr_even
      0,	// GPRJALR_and_GPRNoX31:sub_gpr_odd
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_1
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_2
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_3
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_4
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_5
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_6
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_0
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_1
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_2
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_3
      0,	// GPRJALR_and_GPRNoX31:sub_vrm4_0
      0,	// GPRJALR_and_GPRNoX31:sub_vrm4_1
      0,	// GPRJALR_and_GPRNoX31:sub_gpr_odd_then_sub_16
      0,	// GPRJALR_and_GPRNoX31:sub_gpr_odd_then_sub_32
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALR_and_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRJALRNonX7_and_GPRNoX31
      3,	// GPRJALRNonX7_and_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRJALRNonX7_and_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_64
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_gpr_even
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_gpr_odd
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_5
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_6
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_1
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_2
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_3
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm4_0
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm4_1
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_gpr_odd_then_sub_16
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_gpr_odd_then_sub_32
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRJALRNonX7_and_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// TR
      0,	// TR:sub_16
      0,	// TR:sub_32
      0,	// TR:sub_64
      0,	// TR:sub_gpr_even
      0,	// TR:sub_gpr_odd
      0,	// TR:sub_vrm1_0
      0,	// TR:sub_vrm1_1
      0,	// TR:sub_vrm1_2
      0,	// TR:sub_vrm1_3
      0,	// TR:sub_vrm1_4
      0,	// TR:sub_vrm1_5
      0,	// TR:sub_vrm1_6
      0,	// TR:sub_vrm1_7
      0,	// TR:sub_vrm2_0
      0,	// TR:sub_vrm2_1
      0,	// TR:sub_vrm2_2
      0,	// TR:sub_vrm2_3
      0,	// TR:sub_vrm4_0
      0,	// TR:sub_vrm4_1
      0,	// TR:sub_gpr_odd_then_sub_16
      0,	// TR:sub_gpr_odd_then_sub_32
      0,	// TR:sub_vrm1_0_sub_vrm1_1
      0,	// TR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// TR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// TR:sub_vrm1_1_sub_vrm1_2
      0,	// TR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// TR:sub_vrm1_2_sub_vrm1_3
      0,	// TR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TR:sub_vrm1_3_sub_vrm1_4
      0,	// TR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TR:sub_vrm1_4_sub_vrm1_5
      0,	// TR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TR:sub_vrm1_5_sub_vrm1_6
      0,	// TR:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TR:sub_vrm1_6_sub_vrm1_7
      0,	// TR:sub_vrm2_0_sub_vrm2_1
      0,	// TR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// TR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// TR:sub_vrm2_1_sub_vrm2_2
      0,	// TR:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// TR:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRTC
      3,	// GPRTC:sub_16 -> GPRF16NoX0
      10,	// GPRTC:sub_32 -> GPRF32NoX0
      0,	// GPRTC:sub_64
      0,	// GPRTC:sub_gpr_even
      0,	// GPRTC:sub_gpr_odd
      0,	// GPRTC:sub_vrm1_0
      0,	// GPRTC:sub_vrm1_1
      0,	// GPRTC:sub_vrm1_2
      0,	// GPRTC:sub_vrm1_3
      0,	// GPRTC:sub_vrm1_4
      0,	// GPRTC:sub_vrm1_5
      0,	// GPRTC:sub_vrm1_6
      0,	// GPRTC:sub_vrm1_7
      0,	// GPRTC:sub_vrm2_0
      0,	// GPRTC:sub_vrm2_1
      0,	// GPRTC:sub_vrm2_2
      0,	// GPRTC:sub_vrm2_3
      0,	// GPRTC:sub_vrm4_0
      0,	// GPRTC:sub_vrm4_1
      0,	// GPRTC:sub_gpr_odd_then_sub_16
      0,	// GPRTC:sub_gpr_odd_then_sub_32
      0,	// GPRTC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRTC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRTC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRTC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRTC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRTC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRTC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRTC:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX31_and_GPRTC
      3,	// GPRNoX31_and_GPRTC:sub_16 -> GPRF16NoX0
      10,	// GPRNoX31_and_GPRTC:sub_32 -> GPRF32NoX0
      0,	// GPRNoX31_and_GPRTC:sub_64
      0,	// GPRNoX31_and_GPRTC:sub_gpr_even
      0,	// GPRNoX31_and_GPRTC:sub_gpr_odd
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_1
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_2
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_3
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_4
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_5
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_6
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_0
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_1
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_2
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_3
      0,	// GPRNoX31_and_GPRTC:sub_vrm4_0
      0,	// GPRNoX31_and_GPRTC:sub_vrm4_1
      0,	// GPRNoX31_and_GPRTC:sub_gpr_odd_then_sub_16
      0,	// GPRNoX31_and_GPRTC:sub_gpr_odd_then_sub_32
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX31_and_GPRTC:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRTCNonX7
      3,	// GPRTCNonX7:sub_16 -> GPRF16NoX0
      10,	// GPRTCNonX7:sub_32 -> GPRF32NoX0
      0,	// GPRTCNonX7:sub_64
      0,	// GPRTCNonX7:sub_gpr_even
      0,	// GPRTCNonX7:sub_gpr_odd
      0,	// GPRTCNonX7:sub_vrm1_0
      0,	// GPRTCNonX7:sub_vrm1_1
      0,	// GPRTCNonX7:sub_vrm1_2
      0,	// GPRTCNonX7:sub_vrm1_3
      0,	// GPRTCNonX7:sub_vrm1_4
      0,	// GPRTCNonX7:sub_vrm1_5
      0,	// GPRTCNonX7:sub_vrm1_6
      0,	// GPRTCNonX7:sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm2_0
      0,	// GPRTCNonX7:sub_vrm2_1
      0,	// GPRTCNonX7:sub_vrm2_2
      0,	// GPRTCNonX7:sub_vrm2_3
      0,	// GPRTCNonX7:sub_vrm4_0
      0,	// GPRTCNonX7:sub_vrm4_1
      0,	// GPRTCNonX7:sub_gpr_odd_then_sub_16
      0,	// GPRTCNonX7:sub_gpr_odd_then_sub_32
      0,	// GPRTCNonX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRTCNonX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRTCNonX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRTCNonX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRTCNonX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRTCNonX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRTCNonX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRTCNonX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRNoX31_and_GPRTCNonX7
      3,	// GPRNoX31_and_GPRTCNonX7:sub_16 -> GPRF16NoX0
      10,	// GPRNoX31_and_GPRTCNonX7:sub_32 -> GPRF32NoX0
      0,	// GPRNoX31_and_GPRTCNonX7:sub_64
      0,	// GPRNoX31_and_GPRTCNonX7:sub_gpr_even
      0,	// GPRNoX31_and_GPRTCNonX7:sub_gpr_odd
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_1
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_2
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_3
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_4
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_5
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_6
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_0
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_1
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_2
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_3
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm4_0
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm4_1
      0,	// GPRNoX31_and_GPRTCNonX7:sub_gpr_odd_then_sub_16
      0,	// GPRNoX31_and_GPRTCNonX7:sub_gpr_odd_then_sub_32
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRNoX31_and_GPRTCNonX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR32C
      4,	// FPR32C:sub_16 -> FPR16C
      0,	// FPR32C:sub_32
      0,	// FPR32C:sub_64
      0,	// FPR32C:sub_gpr_even
      0,	// FPR32C:sub_gpr_odd
      0,	// FPR32C:sub_vrm1_0
      0,	// FPR32C:sub_vrm1_1
      0,	// FPR32C:sub_vrm1_2
      0,	// FPR32C:sub_vrm1_3
      0,	// FPR32C:sub_vrm1_4
      0,	// FPR32C:sub_vrm1_5
      0,	// FPR32C:sub_vrm1_6
      0,	// FPR32C:sub_vrm1_7
      0,	// FPR32C:sub_vrm2_0
      0,	// FPR32C:sub_vrm2_1
      0,	// FPR32C:sub_vrm2_2
      0,	// FPR32C:sub_vrm2_3
      0,	// FPR32C:sub_vrm4_0
      0,	// FPR32C:sub_vrm4_1
      0,	// FPR32C:sub_gpr_odd_then_sub_16
      0,	// FPR32C:sub_gpr_odd_then_sub_32
      0,	// FPR32C:sub_vrm1_0_sub_vrm1_1
      0,	// FPR32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR32C:sub_vrm1_1_sub_vrm1_2
      0,	// FPR32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR32C:sub_vrm1_2_sub_vrm1_3
      0,	// FPR32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32C:sub_vrm1_3_sub_vrm1_4
      0,	// FPR32C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR32C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32C:sub_vrm1_4_sub_vrm1_5
      0,	// FPR32C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR32C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32C:sub_vrm1_5_sub_vrm1_6
      0,	// FPR32C:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR32C:sub_vrm1_6_sub_vrm1_7
      0,	// FPR32C:sub_vrm2_0_sub_vrm2_1
      0,	// FPR32C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR32C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR32C:sub_vrm2_1_sub_vrm2_2
      0,	// FPR32C:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR32C:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRC
      5,	// GPRC:sub_16 -> GPRF16C
      29,	// GPRC:sub_32 -> GPRF32C
      0,	// GPRC:sub_64
      0,	// GPRC:sub_gpr_even
      0,	// GPRC:sub_gpr_odd
      0,	// GPRC:sub_vrm1_0
      0,	// GPRC:sub_vrm1_1
      0,	// GPRC:sub_vrm1_2
      0,	// GPRC:sub_vrm1_3
      0,	// GPRC:sub_vrm1_4
      0,	// GPRC:sub_vrm1_5
      0,	// GPRC:sub_vrm1_6
      0,	// GPRC:sub_vrm1_7
      0,	// GPRC:sub_vrm2_0
      0,	// GPRC:sub_vrm2_1
      0,	// GPRC:sub_vrm2_2
      0,	// GPRC:sub_vrm2_3
      0,	// GPRC:sub_vrm4_0
      0,	// GPRC:sub_vrm4_1
      0,	// GPRC:sub_gpr_odd_then_sub_16
      0,	// GPRC:sub_gpr_odd_then_sub_32
      0,	// GPRC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRC:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRF32C
      5,	// GPRF32C:sub_16 -> GPRF16C
      0,	// GPRF32C:sub_32
      0,	// GPRF32C:sub_64
      0,	// GPRF32C:sub_gpr_even
      0,	// GPRF32C:sub_gpr_odd
      0,	// GPRF32C:sub_vrm1_0
      0,	// GPRF32C:sub_vrm1_1
      0,	// GPRF32C:sub_vrm1_2
      0,	// GPRF32C:sub_vrm1_3
      0,	// GPRF32C:sub_vrm1_4
      0,	// GPRF32C:sub_vrm1_5
      0,	// GPRF32C:sub_vrm1_6
      0,	// GPRF32C:sub_vrm1_7
      0,	// GPRF32C:sub_vrm2_0
      0,	// GPRF32C:sub_vrm2_1
      0,	// GPRF32C:sub_vrm2_2
      0,	// GPRF32C:sub_vrm2_3
      0,	// GPRF32C:sub_vrm4_0
      0,	// GPRF32C:sub_vrm4_1
      0,	// GPRF32C:sub_gpr_odd_then_sub_16
      0,	// GPRF32C:sub_gpr_odd_then_sub_32
      0,	// GPRF32C:sub_vrm1_0_sub_vrm1_1
      0,	// GPRF32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRF32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32C:sub_vrm1_1_sub_vrm1_2
      0,	// GPRF32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32C:sub_vrm1_2_sub_vrm1_3
      0,	// GPRF32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32C:sub_vrm1_3_sub_vrm1_4
      0,	// GPRF32C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32C:sub_vrm1_4_sub_vrm1_5
      0,	// GPRF32C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32C:sub_vrm1_5_sub_vrm1_6
      0,	// GPRF32C:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32C:sub_vrm1_6_sub_vrm1_7
      0,	// GPRF32C:sub_vrm2_0_sub_vrm2_1
      0,	// GPRF32C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRF32C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF32C:sub_vrm2_1_sub_vrm2_2
      0,	// GPRF32C:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRF32C:sub_vrm2_2_sub_vrm2_3
    },
    {	// SR07
      3,	// SR07:sub_16 -> GPRF16NoX0
      10,	// SR07:sub_32 -> GPRF32NoX0
      0,	// SR07:sub_64
      0,	// SR07:sub_gpr_even
      0,	// SR07:sub_gpr_odd
      0,	// SR07:sub_vrm1_0
      0,	// SR07:sub_vrm1_1
      0,	// SR07:sub_vrm1_2
      0,	// SR07:sub_vrm1_3
      0,	// SR07:sub_vrm1_4
      0,	// SR07:sub_vrm1_5
      0,	// SR07:sub_vrm1_6
      0,	// SR07:sub_vrm1_7
      0,	// SR07:sub_vrm2_0
      0,	// SR07:sub_vrm2_1
      0,	// SR07:sub_vrm2_2
      0,	// SR07:sub_vrm2_3
      0,	// SR07:sub_vrm4_0
      0,	// SR07:sub_vrm4_1
      0,	// SR07:sub_gpr_odd_then_sub_16
      0,	// SR07:sub_gpr_odd_then_sub_32
      0,	// SR07:sub_vrm1_0_sub_vrm1_1
      0,	// SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// SR07:sub_vrm1_1_sub_vrm1_2
      0,	// SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// SR07:sub_vrm1_2_sub_vrm1_3
      0,	// SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SR07:sub_vrm1_3_sub_vrm1_4
      0,	// SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SR07:sub_vrm1_4_sub_vrm1_5
      0,	// SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SR07:sub_vrm1_5_sub_vrm1_6
      0,	// SR07:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SR07:sub_vrm1_6_sub_vrm1_7
      0,	// SR07:sub_vrm2_0_sub_vrm2_1
      0,	// SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// SR07:sub_vrm2_1_sub_vrm2_2
      0,	// SR07:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// SR07:sub_vrm2_2_sub_vrm2_3
    },
    {	// TRM2
      0,	// TRM2:sub_16
      0,	// TRM2:sub_32
      0,	// TRM2:sub_64
      0,	// TRM2:sub_gpr_even
      0,	// TRM2:sub_gpr_odd
      0,	// TRM2:sub_vrm1_0
      0,	// TRM2:sub_vrm1_1
      0,	// TRM2:sub_vrm1_2
      0,	// TRM2:sub_vrm1_3
      0,	// TRM2:sub_vrm1_4
      0,	// TRM2:sub_vrm1_5
      0,	// TRM2:sub_vrm1_6
      0,	// TRM2:sub_vrm1_7
      0,	// TRM2:sub_vrm2_0
      0,	// TRM2:sub_vrm2_1
      0,	// TRM2:sub_vrm2_2
      0,	// TRM2:sub_vrm2_3
      0,	// TRM2:sub_vrm4_0
      0,	// TRM2:sub_vrm4_1
      0,	// TRM2:sub_gpr_odd_then_sub_16
      0,	// TRM2:sub_gpr_odd_then_sub_32
      0,	// TRM2:sub_vrm1_0_sub_vrm1_1
      0,	// TRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// TRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// TRM2:sub_vrm1_1_sub_vrm1_2
      0,	// TRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// TRM2:sub_vrm1_2_sub_vrm1_3
      0,	// TRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM2:sub_vrm1_3_sub_vrm1_4
      0,	// TRM2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM2:sub_vrm1_4_sub_vrm1_5
      0,	// TRM2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM2:sub_vrm1_5_sub_vrm1_6
      0,	// TRM2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM2:sub_vrm1_6_sub_vrm1_7
      0,	// TRM2:sub_vrm2_0_sub_vrm2_1
      0,	// TRM2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// TRM2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// TRM2:sub_vrm2_1_sub_vrm2_2
      0,	// TRM2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// TRM2:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRC_and_GPRTC
      5,	// GPRC_and_GPRTC:sub_16 -> GPRF16C
      29,	// GPRC_and_GPRTC:sub_32 -> GPRF32C
      0,	// GPRC_and_GPRTC:sub_64
      0,	// GPRC_and_GPRTC:sub_gpr_even
      0,	// GPRC_and_GPRTC:sub_gpr_odd
      0,	// GPRC_and_GPRTC:sub_vrm1_0
      0,	// GPRC_and_GPRTC:sub_vrm1_1
      0,	// GPRC_and_GPRTC:sub_vrm1_2
      0,	// GPRC_and_GPRTC:sub_vrm1_3
      0,	// GPRC_and_GPRTC:sub_vrm1_4
      0,	// GPRC_and_GPRTC:sub_vrm1_5
      0,	// GPRC_and_GPRTC:sub_vrm1_6
      0,	// GPRC_and_GPRTC:sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm2_0
      0,	// GPRC_and_GPRTC:sub_vrm2_1
      0,	// GPRC_and_GPRTC:sub_vrm2_2
      0,	// GPRC_and_GPRTC:sub_vrm2_3
      0,	// GPRC_and_GPRTC:sub_vrm4_0
      0,	// GPRC_and_GPRTC:sub_vrm4_1
      0,	// GPRC_and_GPRTC:sub_gpr_odd_then_sub_16
      0,	// GPRC_and_GPRTC:sub_gpr_odd_then_sub_32
      0,	// GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_GPRTC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_GPRTC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRC_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRC_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRC_and_GPRTC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRC_and_GPRTC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRC_and_GPRTC:sub_vrm2_2_sub_vrm2_3
    },
    {	// TRM4
      0,	// TRM4:sub_16
      0,	// TRM4:sub_32
      0,	// TRM4:sub_64
      0,	// TRM4:sub_gpr_even
      0,	// TRM4:sub_gpr_odd
      0,	// TRM4:sub_vrm1_0
      0,	// TRM4:sub_vrm1_1
      0,	// TRM4:sub_vrm1_2
      0,	// TRM4:sub_vrm1_3
      0,	// TRM4:sub_vrm1_4
      0,	// TRM4:sub_vrm1_5
      0,	// TRM4:sub_vrm1_6
      0,	// TRM4:sub_vrm1_7
      0,	// TRM4:sub_vrm2_0
      0,	// TRM4:sub_vrm2_1
      0,	// TRM4:sub_vrm2_2
      0,	// TRM4:sub_vrm2_3
      0,	// TRM4:sub_vrm4_0
      0,	// TRM4:sub_vrm4_1
      0,	// TRM4:sub_gpr_odd_then_sub_16
      0,	// TRM4:sub_gpr_odd_then_sub_32
      0,	// TRM4:sub_vrm1_0_sub_vrm1_1
      0,	// TRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// TRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// TRM4:sub_vrm1_1_sub_vrm1_2
      0,	// TRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// TRM4:sub_vrm1_2_sub_vrm1_3
      0,	// TRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// TRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM4:sub_vrm1_3_sub_vrm1_4
      0,	// TRM4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// TRM4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM4:sub_vrm1_4_sub_vrm1_5
      0,	// TRM4:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// TRM4:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM4:sub_vrm1_5_sub_vrm1_6
      0,	// TRM4:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// TRM4:sub_vrm1_6_sub_vrm1_7
      0,	// TRM4:sub_vrm2_0_sub_vrm2_1
      0,	// TRM4:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// TRM4:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// TRM4:sub_vrm2_1_sub_vrm2_2
      0,	// TRM4:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// TRM4:sub_vrm2_2_sub_vrm2_3
    },
    {	// VCSR
      0,	// VCSR:sub_16
      0,	// VCSR:sub_32
      0,	// VCSR:sub_64
      0,	// VCSR:sub_gpr_even
      0,	// VCSR:sub_gpr_odd
      0,	// VCSR:sub_vrm1_0
      0,	// VCSR:sub_vrm1_1
      0,	// VCSR:sub_vrm1_2
      0,	// VCSR:sub_vrm1_3
      0,	// VCSR:sub_vrm1_4
      0,	// VCSR:sub_vrm1_5
      0,	// VCSR:sub_vrm1_6
      0,	// VCSR:sub_vrm1_7
      0,	// VCSR:sub_vrm2_0
      0,	// VCSR:sub_vrm2_1
      0,	// VCSR:sub_vrm2_2
      0,	// VCSR:sub_vrm2_3
      0,	// VCSR:sub_vrm4_0
      0,	// VCSR:sub_vrm4_1
      0,	// VCSR:sub_gpr_odd_then_sub_16
      0,	// VCSR:sub_gpr_odd_then_sub_32
      0,	// VCSR:sub_vrm1_0_sub_vrm1_1
      0,	// VCSR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VCSR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VCSR:sub_vrm1_1_sub_vrm1_2
      0,	// VCSR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VCSR:sub_vrm1_2_sub_vrm1_3
      0,	// VCSR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VCSR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VCSR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VCSR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VCSR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VCSR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VCSR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VCSR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VCSR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VCSR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VCSR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VCSR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VCSR:sub_vrm1_3_sub_vrm1_4
      0,	// VCSR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VCSR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VCSR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VCSR:sub_vrm1_4_sub_vrm1_5
      0,	// VCSR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VCSR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VCSR:sub_vrm1_5_sub_vrm1_6
      0,	// VCSR:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VCSR:sub_vrm1_6_sub_vrm1_7
      0,	// VCSR:sub_vrm2_0_sub_vrm2_1
      0,	// VCSR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VCSR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VCSR:sub_vrm2_1_sub_vrm2_2
      0,	// VCSR:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VCSR:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRC_and_SR07
      5,	// GPRC_and_SR07:sub_16 -> GPRF16C
      29,	// GPRC_and_SR07:sub_32 -> GPRF32C
      0,	// GPRC_and_SR07:sub_64
      0,	// GPRC_and_SR07:sub_gpr_even
      0,	// GPRC_and_SR07:sub_gpr_odd
      0,	// GPRC_and_SR07:sub_vrm1_0
      0,	// GPRC_and_SR07:sub_vrm1_1
      0,	// GPRC_and_SR07:sub_vrm1_2
      0,	// GPRC_and_SR07:sub_vrm1_3
      0,	// GPRC_and_SR07:sub_vrm1_4
      0,	// GPRC_and_SR07:sub_vrm1_5
      0,	// GPRC_and_SR07:sub_vrm1_6
      0,	// GPRC_and_SR07:sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm2_0
      0,	// GPRC_and_SR07:sub_vrm2_1
      0,	// GPRC_and_SR07:sub_vrm2_2
      0,	// GPRC_and_SR07:sub_vrm2_3
      0,	// GPRC_and_SR07:sub_vrm4_0
      0,	// GPRC_and_SR07:sub_vrm4_1
      0,	// GPRC_and_SR07:sub_gpr_odd_then_sub_16
      0,	// GPRC_and_SR07:sub_gpr_odd_then_sub_32
      0,	// GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1
      0,	// GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2
      0,	// GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3
      0,	// GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4
      0,	// GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm1_4_sub_vrm1_5
      0,	// GPRC_and_SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm1_5_sub_vrm1_6
      0,	// GPRC_and_SR07:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm1_6_sub_vrm1_7
      0,	// GPRC_and_SR07:sub_vrm2_0_sub_vrm2_1
      0,	// GPRC_and_SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRC_and_SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRC_and_SR07:sub_vrm2_1_sub_vrm2_2
      0,	// GPRC_and_SR07:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRC_and_SR07:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX1X5
      3,	// GPRX1X5:sub_16 -> GPRF16NoX0
      10,	// GPRX1X5:sub_32 -> GPRF32NoX0
      0,	// GPRX1X5:sub_64
      0,	// GPRX1X5:sub_gpr_even
      0,	// GPRX1X5:sub_gpr_odd
      0,	// GPRX1X5:sub_vrm1_0
      0,	// GPRX1X5:sub_vrm1_1
      0,	// GPRX1X5:sub_vrm1_2
      0,	// GPRX1X5:sub_vrm1_3
      0,	// GPRX1X5:sub_vrm1_4
      0,	// GPRX1X5:sub_vrm1_5
      0,	// GPRX1X5:sub_vrm1_6
      0,	// GPRX1X5:sub_vrm1_7
      0,	// GPRX1X5:sub_vrm2_0
      0,	// GPRX1X5:sub_vrm2_1
      0,	// GPRX1X5:sub_vrm2_2
      0,	// GPRX1X5:sub_vrm2_3
      0,	// GPRX1X5:sub_vrm4_0
      0,	// GPRX1X5:sub_vrm4_1
      0,	// GPRX1X5:sub_gpr_odd_then_sub_16
      0,	// GPRX1X5:sub_gpr_odd_then_sub_32
      0,	// GPRX1X5:sub_vrm1_0_sub_vrm1_1
      0,	// GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX1X5:sub_vrm1_1_sub_vrm1_2
      0,	// GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX1X5:sub_vrm1_2_sub_vrm1_3
      0,	// GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1X5:sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1X5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1X5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1X5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1X5:sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1X5:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1X5:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1X5:sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1X5:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1X5:sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1X5:sub_vrm2_0_sub_vrm2_1
      0,	// GPRX1X5:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRX1X5:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX1X5:sub_vrm2_1_sub_vrm2_2
      0,	// GPRX1X5:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX1X5:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX0
      2,	// GPRX0:sub_16 -> GPRF16
      9,	// GPRX0:sub_32 -> GPRF32
      0,	// GPRX0:sub_64
      0,	// GPRX0:sub_gpr_even
      0,	// GPRX0:sub_gpr_odd
      0,	// GPRX0:sub_vrm1_0
      0,	// GPRX0:sub_vrm1_1
      0,	// GPRX0:sub_vrm1_2
      0,	// GPRX0:sub_vrm1_3
      0,	// GPRX0:sub_vrm1_4
      0,	// GPRX0:sub_vrm1_5
      0,	// GPRX0:sub_vrm1_6
      0,	// GPRX0:sub_vrm1_7
      0,	// GPRX0:sub_vrm2_0
      0,	// GPRX0:sub_vrm2_1
      0,	// GPRX0:sub_vrm2_2
      0,	// GPRX0:sub_vrm2_3
      0,	// GPRX0:sub_vrm4_0
      0,	// GPRX0:sub_vrm4_1
      0,	// GPRX0:sub_gpr_odd_then_sub_16
      0,	// GPRX0:sub_gpr_odd_then_sub_32
      0,	// GPRX0:sub_vrm1_0_sub_vrm1_1
      0,	// GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX0:sub_vrm1_1_sub_vrm1_2
      0,	// GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX0:sub_vrm1_2_sub_vrm1_3
      0,	// GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX0:sub_vrm1_3_sub_vrm1_4
      0,	// GPRX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX0:sub_vrm1_4_sub_vrm1_5
      0,	// GPRX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX0:sub_vrm1_5_sub_vrm1_6
      0,	// GPRX0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX0:sub_vrm1_6_sub_vrm1_7
      0,	// GPRX0:sub_vrm2_0_sub_vrm2_1
      0,	// GPRX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX0:sub_vrm2_1_sub_vrm2_2
      0,	// GPRX0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX0:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX1
      3,	// GPRX1:sub_16 -> GPRF16NoX0
      10,	// GPRX1:sub_32 -> GPRF32NoX0
      0,	// GPRX1:sub_64
      0,	// GPRX1:sub_gpr_even
      0,	// GPRX1:sub_gpr_odd
      0,	// GPRX1:sub_vrm1_0
      0,	// GPRX1:sub_vrm1_1
      0,	// GPRX1:sub_vrm1_2
      0,	// GPRX1:sub_vrm1_3
      0,	// GPRX1:sub_vrm1_4
      0,	// GPRX1:sub_vrm1_5
      0,	// GPRX1:sub_vrm1_6
      0,	// GPRX1:sub_vrm1_7
      0,	// GPRX1:sub_vrm2_0
      0,	// GPRX1:sub_vrm2_1
      0,	// GPRX1:sub_vrm2_2
      0,	// GPRX1:sub_vrm2_3
      0,	// GPRX1:sub_vrm4_0
      0,	// GPRX1:sub_vrm4_1
      0,	// GPRX1:sub_gpr_odd_then_sub_16
      0,	// GPRX1:sub_gpr_odd_then_sub_32
      0,	// GPRX1:sub_vrm1_0_sub_vrm1_1
      0,	// GPRX1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRX1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX1:sub_vrm1_1_sub_vrm1_2
      0,	// GPRX1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX1:sub_vrm1_2_sub_vrm1_3
      0,	// GPRX1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1:sub_vrm1_3_sub_vrm1_4
      0,	// GPRX1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1:sub_vrm1_4_sub_vrm1_5
      0,	// GPRX1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1:sub_vrm1_5_sub_vrm1_6
      0,	// GPRX1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1:sub_vrm1_6_sub_vrm1_7
      0,	// GPRX1:sub_vrm2_0_sub_vrm2_1
      0,	// GPRX1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRX1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX1:sub_vrm2_1_sub_vrm2_2
      0,	// GPRX1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX1:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX5
      3,	// GPRX5:sub_16 -> GPRF16NoX0
      10,	// GPRX5:sub_32 -> GPRF32NoX0
      0,	// GPRX5:sub_64
      0,	// GPRX5:sub_gpr_even
      0,	// GPRX5:sub_gpr_odd
      0,	// GPRX5:sub_vrm1_0
      0,	// GPRX5:sub_vrm1_1
      0,	// GPRX5:sub_vrm1_2
      0,	// GPRX5:sub_vrm1_3
      0,	// GPRX5:sub_vrm1_4
      0,	// GPRX5:sub_vrm1_5
      0,	// GPRX5:sub_vrm1_6
      0,	// GPRX5:sub_vrm1_7
      0,	// GPRX5:sub_vrm2_0
      0,	// GPRX5:sub_vrm2_1
      0,	// GPRX5:sub_vrm2_2
      0,	// GPRX5:sub_vrm2_3
      0,	// GPRX5:sub_vrm4_0
      0,	// GPRX5:sub_vrm4_1
      0,	// GPRX5:sub_gpr_odd_then_sub_16
      0,	// GPRX5:sub_gpr_odd_then_sub_32
      0,	// GPRX5:sub_vrm1_0_sub_vrm1_1
      0,	// GPRX5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRX5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX5:sub_vrm1_1_sub_vrm1_2
      0,	// GPRX5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX5:sub_vrm1_2_sub_vrm1_3
      0,	// GPRX5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX5:sub_vrm1_3_sub_vrm1_4
      0,	// GPRX5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX5:sub_vrm1_4_sub_vrm1_5
      0,	// GPRX5:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX5:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX5:sub_vrm1_5_sub_vrm1_6
      0,	// GPRX5:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX5:sub_vrm1_6_sub_vrm1_7
      0,	// GPRX5:sub_vrm2_0_sub_vrm2_1
      0,	// GPRX5:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRX5:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX5:sub_vrm2_1_sub_vrm2_2
      0,	// GPRX5:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX5:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRX7
      3,	// GPRX7:sub_16 -> GPRF16NoX0
      10,	// GPRX7:sub_32 -> GPRF32NoX0
      0,	// GPRX7:sub_64
      0,	// GPRX7:sub_gpr_even
      0,	// GPRX7:sub_gpr_odd
      0,	// GPRX7:sub_vrm1_0
      0,	// GPRX7:sub_vrm1_1
      0,	// GPRX7:sub_vrm1_2
      0,	// GPRX7:sub_vrm1_3
      0,	// GPRX7:sub_vrm1_4
      0,	// GPRX7:sub_vrm1_5
      0,	// GPRX7:sub_vrm1_6
      0,	// GPRX7:sub_vrm1_7
      0,	// GPRX7:sub_vrm2_0
      0,	// GPRX7:sub_vrm2_1
      0,	// GPRX7:sub_vrm2_2
      0,	// GPRX7:sub_vrm2_3
      0,	// GPRX7:sub_vrm4_0
      0,	// GPRX7:sub_vrm4_1
      0,	// GPRX7:sub_gpr_odd_then_sub_16
      0,	// GPRX7:sub_gpr_odd_then_sub_32
      0,	// GPRX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// SP
      3,	// SP:sub_16 -> GPRF16NoX0
      10,	// SP:sub_32 -> GPRF32NoX0
      0,	// SP:sub_64
      0,	// SP:sub_gpr_even
      0,	// SP:sub_gpr_odd
      0,	// SP:sub_vrm1_0
      0,	// SP:sub_vrm1_1
      0,	// SP:sub_vrm1_2
      0,	// SP:sub_vrm1_3
      0,	// SP:sub_vrm1_4
      0,	// SP:sub_vrm1_5
      0,	// SP:sub_vrm1_6
      0,	// SP:sub_vrm1_7
      0,	// SP:sub_vrm2_0
      0,	// SP:sub_vrm2_1
      0,	// SP:sub_vrm2_2
      0,	// SP:sub_vrm2_3
      0,	// SP:sub_vrm4_0
      0,	// SP:sub_vrm4_1
      0,	// SP:sub_gpr_odd_then_sub_16
      0,	// SP:sub_gpr_odd_then_sub_32
      0,	// SP:sub_vrm1_0_sub_vrm1_1
      0,	// SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// SP:sub_vrm1_1_sub_vrm1_2
      0,	// SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// SP:sub_vrm1_2_sub_vrm1_3
      0,	// SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SP:sub_vrm1_3_sub_vrm1_4
      0,	// SP:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// SP:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SP:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SP:sub_vrm1_4_sub_vrm1_5
      0,	// SP:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// SP:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SP:sub_vrm1_5_sub_vrm1_6
      0,	// SP:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// SP:sub_vrm1_6_sub_vrm1_7
      0,	// SP:sub_vrm2_0_sub_vrm2_1
      0,	// SP:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// SP:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// SP:sub_vrm2_1_sub_vrm2_2
      0,	// SP:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// SP:sub_vrm2_2_sub_vrm2_3
    },
    {	// anonymous_13783
      0,	// anonymous_13783:sub_16
      0,	// anonymous_13783:sub_32
      0,	// anonymous_13783:sub_64
      0,	// anonymous_13783:sub_gpr_even
      0,	// anonymous_13783:sub_gpr_odd
      0,	// anonymous_13783:sub_vrm1_0
      0,	// anonymous_13783:sub_vrm1_1
      0,	// anonymous_13783:sub_vrm1_2
      0,	// anonymous_13783:sub_vrm1_3
      0,	// anonymous_13783:sub_vrm1_4
      0,	// anonymous_13783:sub_vrm1_5
      0,	// anonymous_13783:sub_vrm1_6
      0,	// anonymous_13783:sub_vrm1_7
      0,	// anonymous_13783:sub_vrm2_0
      0,	// anonymous_13783:sub_vrm2_1
      0,	// anonymous_13783:sub_vrm2_2
      0,	// anonymous_13783:sub_vrm2_3
      0,	// anonymous_13783:sub_vrm4_0
      0,	// anonymous_13783:sub_vrm4_1
      0,	// anonymous_13783:sub_gpr_odd_then_sub_16
      0,	// anonymous_13783:sub_gpr_odd_then_sub_32
      0,	// anonymous_13783:sub_vrm1_0_sub_vrm1_1
      0,	// anonymous_13783:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// anonymous_13783:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// anonymous_13783:sub_vrm1_1_sub_vrm1_2
      0,	// anonymous_13783:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// anonymous_13783:sub_vrm1_2_sub_vrm1_3
      0,	// anonymous_13783:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// anonymous_13783:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// anonymous_13783:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// anonymous_13783:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// anonymous_13783:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// anonymous_13783:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// anonymous_13783:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// anonymous_13783:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// anonymous_13783:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// anonymous_13783:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// anonymous_13783:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// anonymous_13783:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// anonymous_13783:sub_vrm1_3_sub_vrm1_4
      0,	// anonymous_13783:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// anonymous_13783:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// anonymous_13783:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// anonymous_13783:sub_vrm1_4_sub_vrm1_5
      0,	// anonymous_13783:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// anonymous_13783:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// anonymous_13783:sub_vrm1_5_sub_vrm1_6
      0,	// anonymous_13783:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// anonymous_13783:sub_vrm1_6_sub_vrm1_7
      0,	// anonymous_13783:sub_vrm2_0_sub_vrm2_1
      0,	// anonymous_13783:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// anonymous_13783:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// anonymous_13783:sub_vrm2_1_sub_vrm2_2
      0,	// anonymous_13783:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// anonymous_13783:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair
      2,	// GPRPair:sub_16 -> GPRF16
      9,	// GPRPair:sub_32 -> GPRF32
      0,	// GPRPair:sub_64
      13,	// GPRPair:sub_gpr_even -> GPRNoX31
      6,	// GPRPair:sub_gpr_odd -> GPRAll
      0,	// GPRPair:sub_vrm1_0
      0,	// GPRPair:sub_vrm1_1
      0,	// GPRPair:sub_vrm1_2
      0,	// GPRPair:sub_vrm1_3
      0,	// GPRPair:sub_vrm1_4
      0,	// GPRPair:sub_vrm1_5
      0,	// GPRPair:sub_vrm1_6
      0,	// GPRPair:sub_vrm1_7
      0,	// GPRPair:sub_vrm2_0
      0,	// GPRPair:sub_vrm2_1
      0,	// GPRPair:sub_vrm2_2
      0,	// GPRPair:sub_vrm2_3
      0,	// GPRPair:sub_vrm4_0
      0,	// GPRPair:sub_vrm4_1
      3,	// GPRPair:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPairNoX0
      3,	// GPRPairNoX0:sub_16 -> GPRF16NoX0
      10,	// GPRPairNoX0:sub_32 -> GPRF32NoX0
      0,	// GPRPairNoX0:sub_64
      15,	// GPRPairNoX0:sub_gpr_even -> GPRNoX0_and_GPRNoX31
      14,	// GPRPairNoX0:sub_gpr_odd -> GPRNoX0X2
      0,	// GPRPairNoX0:sub_vrm1_0
      0,	// GPRPairNoX0:sub_vrm1_1
      0,	// GPRPairNoX0:sub_vrm1_2
      0,	// GPRPairNoX0:sub_vrm1_3
      0,	// GPRPairNoX0:sub_vrm1_4
      0,	// GPRPairNoX0:sub_vrm1_5
      0,	// GPRPairNoX0:sub_vrm1_6
      0,	// GPRPairNoX0:sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm2_0
      0,	// GPRPairNoX0:sub_vrm2_1
      0,	// GPRPairNoX0:sub_vrm2_2
      0,	// GPRPairNoX0:sub_vrm2_3
      0,	// GPRPairNoX0:sub_vrm4_0
      0,	// GPRPairNoX0:sub_vrm4_1
      3,	// GPRPairNoX0:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPairNoX0:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPairNoX0:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPairNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPairNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPairNoX0:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPairNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPairNoX0:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPairNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairNoX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairNoX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairNoX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairNoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairNoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairNoX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairNoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairNoX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairNoX0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairNoX0:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPairNoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPairNoX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPairNoX0:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPairNoX0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPairNoX0:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRNoX2
      2,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_16 -> GPRF16
      9,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_32 -> GPRF32
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_64
      16,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_gpr_even -> GPRNoX2_and_GPRNoX31
      6,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_gpr_odd -> GPRAll
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX2:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2
      3,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_64
      17,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_gpr_even -> GPRNoX0X2_and_GPRNoX31
      14,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_gpr_odd -> GPRNoX0X2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRNoX31
      3,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_64
      15,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_even -> GPRNoX0_and_GPRNoX31
      17,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_odd -> GPRNoX0X2_and_GPRNoX31
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRJALR
      3,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_64
      21,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_gpr_even -> GPRJALRNonX7_and_GPRNoX31
      18,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_gpr_odd -> GPRJALR
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRJALR:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
      3,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_64
      17,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_even -> GPRNoX0X2_and_GPRNoX31
      17,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_odd -> GPRNoX0X2_and_GPRNoX31
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
      3,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_64
      21,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_gpr_even -> GPRJALRNonX7_and_GPRNoX31
      19,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_gpr_odd -> GPRJALRNonX7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
      3,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_64
      21,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_gpr_even -> GPRJALRNonX7_and_GPRNoX31
      20,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_gpr_odd -> GPRJALR_and_GPRNoX31
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
      3,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_64
      21,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_gpr_even -> GPRJALRNonX7_and_GPRNoX31
      21,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_gpr_odd -> GPRJALRNonX7_and_GPRNoX31
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRTC
      3,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_64
      26,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_gpr_even -> GPRNoX31_and_GPRTCNonX7
      23,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_gpr_odd -> GPRTC
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRTC:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
      3,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_64
      26,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_gpr_even -> GPRNoX31_and_GPRTCNonX7
      24,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_gpr_odd -> GPRNoX31_and_GPRTC
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
      3,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_64
      26,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_gpr_even -> GPRNoX31_and_GPRTCNonX7
      25,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_gpr_odd -> GPRTCNonX7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
      3,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_64
      26,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_gpr_even -> GPRNoX31_and_GPRTCNonX7
      26,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_gpr_odd -> GPRNoX31_and_GPRTCNonX7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPairC
      5,	// GPRPairC:sub_16 -> GPRF16C
      29,	// GPRPairC:sub_32 -> GPRF32C
      0,	// GPRPairC:sub_64
      28,	// GPRPairC:sub_gpr_even -> GPRC
      28,	// GPRPairC:sub_gpr_odd -> GPRC
      0,	// GPRPairC:sub_vrm1_0
      0,	// GPRPairC:sub_vrm1_1
      0,	// GPRPairC:sub_vrm1_2
      0,	// GPRPairC:sub_vrm1_3
      0,	// GPRPairC:sub_vrm1_4
      0,	// GPRPairC:sub_vrm1_5
      0,	// GPRPairC:sub_vrm1_6
      0,	// GPRPairC:sub_vrm1_7
      0,	// GPRPairC:sub_vrm2_0
      0,	// GPRPairC:sub_vrm2_1
      0,	// GPRPairC:sub_vrm2_2
      0,	// GPRPairC:sub_vrm2_3
      0,	// GPRPairC:sub_vrm4_0
      0,	// GPRPairC:sub_vrm4_1
      5,	// GPRPairC:sub_gpr_odd_then_sub_16 -> GPRF16C
      29,	// GPRPairC:sub_gpr_odd_then_sub_32 -> GPRF32C
      0,	// GPRPairC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPairC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPairC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPairC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPairC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPairC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPairC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPairC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPairC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPairC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPairC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPairC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPairC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPairC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPairC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPairC:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_SR07
      3,	// GPRPair_with_sub_gpr_even_in_SR07:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_SR07:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_64
      30,	// GPRPair_with_sub_gpr_even_in_SR07:sub_gpr_even -> SR07
      30,	// GPRPair_with_sub_gpr_even_in_SR07:sub_gpr_odd -> SR07
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_even_in_SR07:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_SR07:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_SR07:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
      5,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_16 -> GPRF16C
      29,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_32 -> GPRF32C
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_64
      32,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_gpr_even -> GPRC_and_GPRTC
      32,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_gpr_odd -> GPRC_and_GPRTC
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm4_1
      5,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_gpr_odd_then_sub_16 -> GPRF16C
      29,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_gpr_odd_then_sub_32 -> GPRF32C
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
      5,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_16 -> GPRF16C
      29,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_32 -> GPRF32C
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_64
      35,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_gpr_even -> GPRC_and_SR07
      35,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_gpr_odd -> GPRC_and_SR07
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm4_1
      5,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_gpr_odd_then_sub_16 -> GPRF16C
      29,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_gpr_odd_then_sub_32 -> GPRF32C
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_GPRX0
      2,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_16 -> GPRF16
      9,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_32 -> GPRF32
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_64
      37,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_gpr_even -> GPRX0
      6,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_gpr_odd -> GPRAll
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm4_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_gpr_odd_then_sub_16
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_gpr_odd_then_sub_32
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_GPRX0:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_even_in_SP
      3,	// GPRPair_with_sub_gpr_even_in_SP:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_SP:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_64
      41,	// GPRPair_with_sub_gpr_even_in_SP:sub_gpr_even -> SP
      17,	// GPRPair_with_sub_gpr_even_in_SP:sub_gpr_odd -> GPRNoX0X2_and_GPRNoX31
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_even_in_SP:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_even_in_SP:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_even_in_SP:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRX1X5
      3,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_64
      17,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_gpr_even -> GPRNoX0X2_and_GPRNoX31
      39,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_gpr_odd -> GPRX5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX1X5:sub_vrm2_2_sub_vrm2_3
    },
    {	// GPRPair_with_sub_gpr_odd_in_GPRX7
      3,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_64
      26,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_gpr_even -> GPRNoX31_and_GPRTCNonX7
      40,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_gpr_odd -> GPRX7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm4_0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm4_1
      3,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_gpr_odd_then_sub_16 -> GPRF16NoX0
      10,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_gpr_odd_then_sub_32 -> GPRF32NoX0
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0_sub_vrm1_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_1_sub_vrm1_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_2_sub_vrm1_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_3_sub_vrm1_4
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_4_sub_vrm1_5
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_5_sub_vrm1_6
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm1_6_sub_vrm1_7
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_0_sub_vrm2_1
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_1_sub_vrm2_2
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// GPRPair_with_sub_gpr_odd_in_GPRX7:sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR64
      1,	// FPR64:sub_16 -> FPR16
      7,	// FPR64:sub_32 -> FPR32
      0,	// FPR64:sub_64
      0,	// FPR64:sub_gpr_even
      0,	// FPR64:sub_gpr_odd
      0,	// FPR64:sub_vrm1_0
      0,	// FPR64:sub_vrm1_1
      0,	// FPR64:sub_vrm1_2
      0,	// FPR64:sub_vrm1_3
      0,	// FPR64:sub_vrm1_4
      0,	// FPR64:sub_vrm1_5
      0,	// FPR64:sub_vrm1_6
      0,	// FPR64:sub_vrm1_7
      0,	// FPR64:sub_vrm2_0
      0,	// FPR64:sub_vrm2_1
      0,	// FPR64:sub_vrm2_2
      0,	// FPR64:sub_vrm2_3
      0,	// FPR64:sub_vrm4_0
      0,	// FPR64:sub_vrm4_1
      0,	// FPR64:sub_gpr_odd_then_sub_16
      0,	// FPR64:sub_gpr_odd_then_sub_32
      0,	// FPR64:sub_vrm1_0_sub_vrm1_1
      0,	// FPR64:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR64:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR64:sub_vrm1_1_sub_vrm1_2
      0,	// FPR64:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR64:sub_vrm1_2_sub_vrm1_3
      0,	// FPR64:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR64:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR64:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR64:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64:sub_vrm1_3_sub_vrm1_4
      0,	// FPR64:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64:sub_vrm1_4_sub_vrm1_5
      0,	// FPR64:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64:sub_vrm1_5_sub_vrm1_6
      0,	// FPR64:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64:sub_vrm1_6_sub_vrm1_7
      0,	// FPR64:sub_vrm2_0_sub_vrm2_1
      0,	// FPR64:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR64:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR64:sub_vrm2_1_sub_vrm2_2
      0,	// FPR64:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR64:sub_vrm2_2_sub_vrm2_3
    },
    {	// VM
      0,	// VM:sub_16
      0,	// VM:sub_32
      0,	// VM:sub_64
      0,	// VM:sub_gpr_even
      0,	// VM:sub_gpr_odd
      0,	// VM:sub_vrm1_0
      0,	// VM:sub_vrm1_1
      0,	// VM:sub_vrm1_2
      0,	// VM:sub_vrm1_3
      0,	// VM:sub_vrm1_4
      0,	// VM:sub_vrm1_5
      0,	// VM:sub_vrm1_6
      0,	// VM:sub_vrm1_7
      0,	// VM:sub_vrm2_0
      0,	// VM:sub_vrm2_1
      0,	// VM:sub_vrm2_2
      0,	// VM:sub_vrm2_3
      0,	// VM:sub_vrm4_0
      0,	// VM:sub_vrm4_1
      0,	// VM:sub_gpr_odd_then_sub_16
      0,	// VM:sub_gpr_odd_then_sub_32
      0,	// VM:sub_vrm1_0_sub_vrm1_1
      0,	// VM:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VM:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VM:sub_vrm1_1_sub_vrm1_2
      0,	// VM:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VM:sub_vrm1_2_sub_vrm1_3
      0,	// VM:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VM:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VM:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VM:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VM:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VM:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VM:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VM:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VM:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VM:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VM:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VM:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VM:sub_vrm1_3_sub_vrm1_4
      0,	// VM:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VM:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VM:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VM:sub_vrm1_4_sub_vrm1_5
      0,	// VM:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VM:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VM:sub_vrm1_5_sub_vrm1_6
      0,	// VM:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VM:sub_vrm1_6_sub_vrm1_7
      0,	// VM:sub_vrm2_0_sub_vrm2_1
      0,	// VM:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VM:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VM:sub_vrm2_1_sub_vrm2_2
      0,	// VM:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VM:sub_vrm2_2_sub_vrm2_3
    },
    {	// VR
      0,	// VR:sub_16
      0,	// VR:sub_32
      0,	// VR:sub_64
      0,	// VR:sub_gpr_even
      0,	// VR:sub_gpr_odd
      0,	// VR:sub_vrm1_0
      0,	// VR:sub_vrm1_1
      0,	// VR:sub_vrm1_2
      0,	// VR:sub_vrm1_3
      0,	// VR:sub_vrm1_4
      0,	// VR:sub_vrm1_5
      0,	// VR:sub_vrm1_6
      0,	// VR:sub_vrm1_7
      0,	// VR:sub_vrm2_0
      0,	// VR:sub_vrm2_1
      0,	// VR:sub_vrm2_2
      0,	// VR:sub_vrm2_3
      0,	// VR:sub_vrm4_0
      0,	// VR:sub_vrm4_1
      0,	// VR:sub_gpr_odd_then_sub_16
      0,	// VR:sub_gpr_odd_then_sub_32
      0,	// VR:sub_vrm1_0_sub_vrm1_1
      0,	// VR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VR:sub_vrm1_1_sub_vrm1_2
      0,	// VR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VR:sub_vrm1_2_sub_vrm1_3
      0,	// VR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VR:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VR:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VR:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VR:sub_vrm1_3_sub_vrm1_4
      0,	// VR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VR:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VR:sub_vrm1_4_sub_vrm1_5
      0,	// VR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VR:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VR:sub_vrm1_5_sub_vrm1_6
      0,	// VR:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VR:sub_vrm1_6_sub_vrm1_7
      0,	// VR:sub_vrm2_0_sub_vrm2_1
      0,	// VR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VR:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VR:sub_vrm2_1_sub_vrm2_2
      0,	// VR:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VR:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRNoV0
      0,	// VRNoV0:sub_16
      0,	// VRNoV0:sub_32
      0,	// VRNoV0:sub_64
      0,	// VRNoV0:sub_gpr_even
      0,	// VRNoV0:sub_gpr_odd
      0,	// VRNoV0:sub_vrm1_0
      0,	// VRNoV0:sub_vrm1_1
      0,	// VRNoV0:sub_vrm1_2
      0,	// VRNoV0:sub_vrm1_3
      0,	// VRNoV0:sub_vrm1_4
      0,	// VRNoV0:sub_vrm1_5
      0,	// VRNoV0:sub_vrm1_6
      0,	// VRNoV0:sub_vrm1_7
      0,	// VRNoV0:sub_vrm2_0
      0,	// VRNoV0:sub_vrm2_1
      0,	// VRNoV0:sub_vrm2_2
      0,	// VRNoV0:sub_vrm2_3
      0,	// VRNoV0:sub_vrm4_0
      0,	// VRNoV0:sub_vrm4_1
      0,	// VRNoV0:sub_gpr_odd_then_sub_16
      0,	// VRNoV0:sub_gpr_odd_then_sub_32
      0,	// VRNoV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRNoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRNoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRNoV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRNoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRNoV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRNoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRNoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRNoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRNoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRNoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRNoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRNoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRNoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRNoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRNoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRNoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRNoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRNoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRNoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRNoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRNoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRNoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRNoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRNoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRNoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRNoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRNoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRNoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRNoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRNoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRNoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRNoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRNoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR64C
      4,	// FPR64C:sub_16 -> FPR16C
      27,	// FPR64C:sub_32 -> FPR32C
      0,	// FPR64C:sub_64
      0,	// FPR64C:sub_gpr_even
      0,	// FPR64C:sub_gpr_odd
      0,	// FPR64C:sub_vrm1_0
      0,	// FPR64C:sub_vrm1_1
      0,	// FPR64C:sub_vrm1_2
      0,	// FPR64C:sub_vrm1_3
      0,	// FPR64C:sub_vrm1_4
      0,	// FPR64C:sub_vrm1_5
      0,	// FPR64C:sub_vrm1_6
      0,	// FPR64C:sub_vrm1_7
      0,	// FPR64C:sub_vrm2_0
      0,	// FPR64C:sub_vrm2_1
      0,	// FPR64C:sub_vrm2_2
      0,	// FPR64C:sub_vrm2_3
      0,	// FPR64C:sub_vrm4_0
      0,	// FPR64C:sub_vrm4_1
      0,	// FPR64C:sub_gpr_odd_then_sub_16
      0,	// FPR64C:sub_gpr_odd_then_sub_32
      0,	// FPR64C:sub_vrm1_0_sub_vrm1_1
      0,	// FPR64C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR64C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR64C:sub_vrm1_1_sub_vrm1_2
      0,	// FPR64C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR64C:sub_vrm1_2_sub_vrm1_3
      0,	// FPR64C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR64C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR64C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR64C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64C:sub_vrm1_3_sub_vrm1_4
      0,	// FPR64C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR64C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64C:sub_vrm1_4_sub_vrm1_5
      0,	// FPR64C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR64C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64C:sub_vrm1_5_sub_vrm1_6
      0,	// FPR64C:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR64C:sub_vrm1_6_sub_vrm1_7
      0,	// FPR64C:sub_vrm2_0_sub_vrm2_1
      0,	// FPR64C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR64C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR64C:sub_vrm2_1_sub_vrm2_2
      0,	// FPR64C:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR64C:sub_vrm2_2_sub_vrm2_3
    },
    {	// VMV0
      0,	// VMV0:sub_16
      0,	// VMV0:sub_32
      0,	// VMV0:sub_64
      0,	// VMV0:sub_gpr_even
      0,	// VMV0:sub_gpr_odd
      0,	// VMV0:sub_vrm1_0
      0,	// VMV0:sub_vrm1_1
      0,	// VMV0:sub_vrm1_2
      0,	// VMV0:sub_vrm1_3
      0,	// VMV0:sub_vrm1_4
      0,	// VMV0:sub_vrm1_5
      0,	// VMV0:sub_vrm1_6
      0,	// VMV0:sub_vrm1_7
      0,	// VMV0:sub_vrm2_0
      0,	// VMV0:sub_vrm2_1
      0,	// VMV0:sub_vrm2_2
      0,	// VMV0:sub_vrm2_3
      0,	// VMV0:sub_vrm4_0
      0,	// VMV0:sub_vrm4_1
      0,	// VMV0:sub_gpr_odd_then_sub_16
      0,	// VMV0:sub_gpr_odd_then_sub_32
      0,	// VMV0:sub_vrm1_0_sub_vrm1_1
      0,	// VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VMV0:sub_vrm1_1_sub_vrm1_2
      0,	// VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VMV0:sub_vrm1_2_sub_vrm1_3
      0,	// VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M1
      0,	// VRN2M1:sub_16
      0,	// VRN2M1:sub_32
      0,	// VRN2M1:sub_64
      0,	// VRN2M1:sub_gpr_even
      0,	// VRN2M1:sub_gpr_odd
      67,	// VRN2M1:sub_vrm1_0 -> VR
      68,	// VRN2M1:sub_vrm1_1 -> VRNoV0
      0,	// VRN2M1:sub_vrm1_2
      0,	// VRN2M1:sub_vrm1_3
      0,	// VRN2M1:sub_vrm1_4
      0,	// VRN2M1:sub_vrm1_5
      0,	// VRN2M1:sub_vrm1_6
      0,	// VRN2M1:sub_vrm1_7
      0,	// VRN2M1:sub_vrm2_0
      0,	// VRN2M1:sub_vrm2_1
      0,	// VRN2M1:sub_vrm2_2
      0,	// VRN2M1:sub_vrm2_3
      0,	// VRN2M1:sub_vrm4_0
      0,	// VRN2M1:sub_vrm4_1
      0,	// VRN2M1:sub_gpr_odd_then_sub_16
      0,	// VRN2M1:sub_gpr_odd_then_sub_32
      0,	// VRN2M1:sub_vrm1_0_sub_vrm1_1
      0,	// VRN2M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRN2M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1:sub_vrm1_1_sub_vrm1_2
      0,	// VRN2M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1:sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1:sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1:sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1:sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1:sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1:sub_vrm2_0_sub_vrm2_1
      0,	// VRN2M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M1:sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M1:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M1NoV0
      0,	// VRN2M1NoV0:sub_16
      0,	// VRN2M1NoV0:sub_32
      0,	// VRN2M1NoV0:sub_64
      0,	// VRN2M1NoV0:sub_gpr_even
      0,	// VRN2M1NoV0:sub_gpr_odd
      68,	// VRN2M1NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN2M1NoV0:sub_vrm1_1 -> VRNoV0
      0,	// VRN2M1NoV0:sub_vrm1_2
      0,	// VRN2M1NoV0:sub_vrm1_3
      0,	// VRN2M1NoV0:sub_vrm1_4
      0,	// VRN2M1NoV0:sub_vrm1_5
      0,	// VRN2M1NoV0:sub_vrm1_6
      0,	// VRN2M1NoV0:sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm2_0
      0,	// VRN2M1NoV0:sub_vrm2_1
      0,	// VRN2M1NoV0:sub_vrm2_2
      0,	// VRN2M1NoV0:sub_vrm2_3
      0,	// VRN2M1NoV0:sub_vrm4_0
      0,	// VRN2M1NoV0:sub_vrm4_1
      0,	// VRN2M1NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN2M1NoV0:sub_gpr_odd_then_sub_32
      0,	// VRN2M1NoV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRN2M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRN2M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1NoV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRN2M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1NoV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN2M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M1NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M1NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M1NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM2
      0,	// VRM2:sub_16
      0,	// VRM2:sub_32
      0,	// VRM2:sub_64
      0,	// VRM2:sub_gpr_even
      0,	// VRM2:sub_gpr_odd
      67,	// VRM2:sub_vrm1_0 -> VR
      68,	// VRM2:sub_vrm1_1 -> VRNoV0
      0,	// VRM2:sub_vrm1_2
      0,	// VRM2:sub_vrm1_3
      0,	// VRM2:sub_vrm1_4
      0,	// VRM2:sub_vrm1_5
      0,	// VRM2:sub_vrm1_6
      0,	// VRM2:sub_vrm1_7
      0,	// VRM2:sub_vrm2_0
      0,	// VRM2:sub_vrm2_1
      0,	// VRM2:sub_vrm2_2
      0,	// VRM2:sub_vrm2_3
      0,	// VRM2:sub_vrm4_0
      0,	// VRM2:sub_vrm4_1
      0,	// VRM2:sub_gpr_odd_then_sub_16
      0,	// VRM2:sub_gpr_odd_then_sub_32
      0,	// VRM2:sub_vrm1_0_sub_vrm1_1
      0,	// VRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM2:sub_vrm1_1_sub_vrm1_2
      0,	// VRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM2:sub_vrm1_2_sub_vrm1_3
      0,	// VRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2:sub_vrm1_3_sub_vrm1_4
      0,	// VRM2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2:sub_vrm1_4_sub_vrm1_5
      0,	// VRM2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2:sub_vrm1_5_sub_vrm1_6
      0,	// VRM2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2:sub_vrm1_6_sub_vrm1_7
      0,	// VRM2:sub_vrm2_0_sub_vrm2_1
      0,	// VRM2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM2:sub_vrm2_1_sub_vrm2_2
      0,	// VRM2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM2:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM2NoV0
      0,	// VRM2NoV0:sub_16
      0,	// VRM2NoV0:sub_32
      0,	// VRM2NoV0:sub_64
      0,	// VRM2NoV0:sub_gpr_even
      0,	// VRM2NoV0:sub_gpr_odd
      68,	// VRM2NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRM2NoV0:sub_vrm1_1 -> VRNoV0
      0,	// VRM2NoV0:sub_vrm1_2
      0,	// VRM2NoV0:sub_vrm1_3
      0,	// VRM2NoV0:sub_vrm1_4
      0,	// VRM2NoV0:sub_vrm1_5
      0,	// VRM2NoV0:sub_vrm1_6
      0,	// VRM2NoV0:sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm2_0
      0,	// VRM2NoV0:sub_vrm2_1
      0,	// VRM2NoV0:sub_vrm2_2
      0,	// VRM2NoV0:sub_vrm2_3
      0,	// VRM2NoV0:sub_vrm4_0
      0,	// VRM2NoV0:sub_vrm4_1
      0,	// VRM2NoV0:sub_gpr_odd_then_sub_16
      0,	// VRM2NoV0:sub_gpr_odd_then_sub_32
      0,	// VRM2NoV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRM2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM2NoV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRM2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM2NoV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRM2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRM2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRM2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRM2NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRM2NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRM2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM2NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRM2NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM2NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM2_with_sub_vrm1_0_in_VMV0
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR128
      1,	// FPR128:sub_16 -> FPR16
      7,	// FPR128:sub_32 -> FPR32
      65,	// FPR128:sub_64 -> FPR64
      0,	// FPR128:sub_gpr_even
      0,	// FPR128:sub_gpr_odd
      0,	// FPR128:sub_vrm1_0
      0,	// FPR128:sub_vrm1_1
      0,	// FPR128:sub_vrm1_2
      0,	// FPR128:sub_vrm1_3
      0,	// FPR128:sub_vrm1_4
      0,	// FPR128:sub_vrm1_5
      0,	// FPR128:sub_vrm1_6
      0,	// FPR128:sub_vrm1_7
      0,	// FPR128:sub_vrm2_0
      0,	// FPR128:sub_vrm2_1
      0,	// FPR128:sub_vrm2_2
      0,	// FPR128:sub_vrm2_3
      0,	// FPR128:sub_vrm4_0
      0,	// FPR128:sub_vrm4_1
      0,	// FPR128:sub_gpr_odd_then_sub_16
      0,	// FPR128:sub_gpr_odd_then_sub_32
      0,	// FPR128:sub_vrm1_0_sub_vrm1_1
      0,	// FPR128:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR128:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR128:sub_vrm1_1_sub_vrm1_2
      0,	// FPR128:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR128:sub_vrm1_2_sub_vrm1_3
      0,	// FPR128:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR128:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR128:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR128:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128:sub_vrm1_3_sub_vrm1_4
      0,	// FPR128:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128:sub_vrm1_4_sub_vrm1_5
      0,	// FPR128:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128:sub_vrm1_5_sub_vrm1_6
      0,	// FPR128:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128:sub_vrm1_6_sub_vrm1_7
      0,	// FPR128:sub_vrm2_0_sub_vrm2_1
      0,	// FPR128:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR128:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR128:sub_vrm2_1_sub_vrm2_2
      0,	// FPR128:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR128:sub_vrm2_2_sub_vrm2_3
    },
    {	// FPR128_with_sub_16_in_FPR16C
      4,	// FPR128_with_sub_16_in_FPR16C:sub_16 -> FPR16C
      27,	// FPR128_with_sub_16_in_FPR16C:sub_32 -> FPR32C
      69,	// FPR128_with_sub_16_in_FPR16C:sub_64 -> FPR64C
      0,	// FPR128_with_sub_16_in_FPR16C:sub_gpr_even
      0,	// FPR128_with_sub_16_in_FPR16C:sub_gpr_odd
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_1
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_2
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_3
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_4
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_5
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_6
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_0
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_1
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_2
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_3
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm4_0
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm4_1
      0,	// FPR128_with_sub_16_in_FPR16C:sub_gpr_odd_then_sub_16
      0,	// FPR128_with_sub_16_in_FPR16C:sub_gpr_odd_then_sub_32
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0_sub_vrm1_1
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_1_sub_vrm1_2
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_2_sub_vrm1_3
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_3_sub_vrm1_4
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_4_sub_vrm1_5
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_5_sub_vrm1_6
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm1_6_sub_vrm1_7
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_0_sub_vrm2_1
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_1_sub_vrm2_2
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// FPR128_with_sub_16_in_FPR16C:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M1
      0,	// VRN3M1:sub_16
      0,	// VRN3M1:sub_32
      0,	// VRN3M1:sub_64
      0,	// VRN3M1:sub_gpr_even
      0,	// VRN3M1:sub_gpr_odd
      67,	// VRN3M1:sub_vrm1_0 -> VR
      68,	// VRN3M1:sub_vrm1_1 -> VRNoV0
      68,	// VRN3M1:sub_vrm1_2 -> VRNoV0
      0,	// VRN3M1:sub_vrm1_3
      0,	// VRN3M1:sub_vrm1_4
      0,	// VRN3M1:sub_vrm1_5
      0,	// VRN3M1:sub_vrm1_6
      0,	// VRN3M1:sub_vrm1_7
      0,	// VRN3M1:sub_vrm2_0
      0,	// VRN3M1:sub_vrm2_1
      0,	// VRN3M1:sub_vrm2_2
      0,	// VRN3M1:sub_vrm2_3
      0,	// VRN3M1:sub_vrm4_0
      0,	// VRN3M1:sub_vrm4_1
      0,	// VRN3M1:sub_gpr_odd_then_sub_16
      0,	// VRN3M1:sub_gpr_odd_then_sub_32
      71,	// VRN3M1:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      0,	// VRN3M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRN3M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      72,	// VRN3M1:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      0,	// VRN3M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN3M1:sub_vrm1_2_sub_vrm1_3
      0,	// VRN3M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1:sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1:sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1:sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1:sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1:sub_vrm2_0_sub_vrm2_1
      0,	// VRN3M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M1:sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M1:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M1NoV0
      0,	// VRN3M1NoV0:sub_16
      0,	// VRN3M1NoV0:sub_32
      0,	// VRN3M1NoV0:sub_64
      0,	// VRN3M1NoV0:sub_gpr_even
      0,	// VRN3M1NoV0:sub_gpr_odd
      68,	// VRN3M1NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN3M1NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN3M1NoV0:sub_vrm1_2 -> VRNoV0
      0,	// VRN3M1NoV0:sub_vrm1_3
      0,	// VRN3M1NoV0:sub_vrm1_4
      0,	// VRN3M1NoV0:sub_vrm1_5
      0,	// VRN3M1NoV0:sub_vrm1_6
      0,	// VRN3M1NoV0:sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm2_0
      0,	// VRN3M1NoV0:sub_vrm2_1
      0,	// VRN3M1NoV0:sub_vrm2_2
      0,	// VRN3M1NoV0:sub_vrm2_3
      0,	// VRN3M1NoV0:sub_vrm4_0
      0,	// VRN3M1NoV0:sub_vrm4_1
      0,	// VRN3M1NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN3M1NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN3M1NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      0,	// VRN3M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRN3M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      72,	// VRN3M1NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      0,	// VRN3M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN3M1NoV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRN3M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN3M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M1NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M1NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M1NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      72,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M1
      0,	// VRN4M1:sub_16
      0,	// VRN4M1:sub_32
      0,	// VRN4M1:sub_64
      0,	// VRN4M1:sub_gpr_even
      0,	// VRN4M1:sub_gpr_odd
      67,	// VRN4M1:sub_vrm1_0 -> VR
      68,	// VRN4M1:sub_vrm1_1 -> VRNoV0
      68,	// VRN4M1:sub_vrm1_2 -> VRNoV0
      68,	// VRN4M1:sub_vrm1_3 -> VRNoV0
      0,	// VRN4M1:sub_vrm1_4
      0,	// VRN4M1:sub_vrm1_5
      0,	// VRN4M1:sub_vrm1_6
      0,	// VRN4M1:sub_vrm1_7
      0,	// VRN4M1:sub_vrm2_0
      0,	// VRN4M1:sub_vrm2_1
      0,	// VRN4M1:sub_vrm2_2
      0,	// VRN4M1:sub_vrm2_3
      0,	// VRN4M1:sub_vrm4_0
      0,	// VRN4M1:sub_vrm4_1
      0,	// VRN4M1:sub_gpr_odd_then_sub_16
      0,	// VRN4M1:sub_gpr_odd_then_sub_32
      71,	// VRN4M1:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN4M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      0,	// VRN4M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      72,	// VRN4M1:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN4M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN4M1:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN4M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1:sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1:sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1:sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1:sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1:sub_vrm2_0_sub_vrm2_1
      0,	// VRN4M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN4M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN4M1:sub_vrm2_1_sub_vrm2_2
      0,	// VRN4M1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN4M1:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M1NoV0
      0,	// VRN4M1NoV0:sub_16
      0,	// VRN4M1NoV0:sub_32
      0,	// VRN4M1NoV0:sub_64
      0,	// VRN4M1NoV0:sub_gpr_even
      0,	// VRN4M1NoV0:sub_gpr_odd
      68,	// VRN4M1NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN4M1NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN4M1NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN4M1NoV0:sub_vrm1_3 -> VRNoV0
      0,	// VRN4M1NoV0:sub_vrm1_4
      0,	// VRN4M1NoV0:sub_vrm1_5
      0,	// VRN4M1NoV0:sub_vrm1_6
      0,	// VRN4M1NoV0:sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm2_0
      0,	// VRN4M1NoV0:sub_vrm2_1
      0,	// VRN4M1NoV0:sub_vrm2_2
      0,	// VRN4M1NoV0:sub_vrm2_3
      0,	// VRN4M1NoV0:sub_vrm4_0
      0,	// VRN4M1NoV0:sub_vrm4_1
      0,	// VRN4M1NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN4M1NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN4M1NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN4M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      0,	// VRN4M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      72,	// VRN4M1NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN4M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN4M1NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN4M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN4M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN4M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN4M1NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN4M1NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN4M1NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M2
      0,	// VRN2M2:sub_16
      0,	// VRN2M2:sub_32
      0,	// VRN2M2:sub_64
      0,	// VRN2M2:sub_gpr_even
      0,	// VRN2M2:sub_gpr_odd
      67,	// VRN2M2:sub_vrm1_0 -> VR
      68,	// VRN2M2:sub_vrm1_1 -> VRNoV0
      68,	// VRN2M2:sub_vrm1_2 -> VRNoV0
      68,	// VRN2M2:sub_vrm1_3 -> VRNoV0
      0,	// VRN2M2:sub_vrm1_4
      0,	// VRN2M2:sub_vrm1_5
      0,	// VRN2M2:sub_vrm1_6
      0,	// VRN2M2:sub_vrm1_7
      73,	// VRN2M2:sub_vrm2_0 -> VRM2
      74,	// VRN2M2:sub_vrm2_1 -> VRM2NoV0
      0,	// VRN2M2:sub_vrm2_2
      0,	// VRN2M2:sub_vrm2_3
      0,	// VRN2M2:sub_vrm4_0
      0,	// VRN2M2:sub_vrm4_1
      0,	// VRN2M2:sub_gpr_odd_then_sub_16
      0,	// VRN2M2:sub_gpr_odd_then_sub_32
      71,	// VRN2M2:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN2M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN2M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN2M2:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN2M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN2M2:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN2M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2:sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2:sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2:sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2:sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2:sub_vrm2_0_sub_vrm2_1
      0,	// VRN2M2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M2:sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M2:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M2NoV0
      0,	// VRN2M2NoV0:sub_16
      0,	// VRN2M2NoV0:sub_32
      0,	// VRN2M2NoV0:sub_64
      0,	// VRN2M2NoV0:sub_gpr_even
      0,	// VRN2M2NoV0:sub_gpr_odd
      68,	// VRN2M2NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN2M2NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN2M2NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN2M2NoV0:sub_vrm1_3 -> VRNoV0
      0,	// VRN2M2NoV0:sub_vrm1_4
      0,	// VRN2M2NoV0:sub_vrm1_5
      0,	// VRN2M2NoV0:sub_vrm1_6
      0,	// VRN2M2NoV0:sub_vrm1_7
      74,	// VRN2M2NoV0:sub_vrm2_0 -> VRM2NoV0
      74,	// VRN2M2NoV0:sub_vrm2_1 -> VRM2NoV0
      0,	// VRN2M2NoV0:sub_vrm2_2
      0,	// VRN2M2NoV0:sub_vrm2_3
      0,	// VRN2M2NoV0:sub_vrm4_0
      0,	// VRN2M2NoV0:sub_vrm4_1
      0,	// VRN2M2NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN2M2NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN2M2NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN2M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN2M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN2M2NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN2M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN2M2NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN2M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2NoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN2M2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M2NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M2NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M2NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM4
      0,	// VRM4:sub_16
      0,	// VRM4:sub_32
      0,	// VRM4:sub_64
      0,	// VRM4:sub_gpr_even
      0,	// VRM4:sub_gpr_odd
      67,	// VRM4:sub_vrm1_0 -> VR
      68,	// VRM4:sub_vrm1_1 -> VRNoV0
      68,	// VRM4:sub_vrm1_2 -> VRNoV0
      68,	// VRM4:sub_vrm1_3 -> VRNoV0
      0,	// VRM4:sub_vrm1_4
      0,	// VRM4:sub_vrm1_5
      0,	// VRM4:sub_vrm1_6
      0,	// VRM4:sub_vrm1_7
      73,	// VRM4:sub_vrm2_0 -> VRM2
      74,	// VRM4:sub_vrm2_1 -> VRM2NoV0
      0,	// VRM4:sub_vrm2_2
      0,	// VRM4:sub_vrm2_3
      0,	// VRM4:sub_vrm4_0
      0,	// VRM4:sub_vrm4_1
      0,	// VRM4:sub_gpr_odd_then_sub_16
      0,	// VRM4:sub_gpr_odd_then_sub_32
      0,	// VRM4:sub_vrm1_0_sub_vrm1_1
      0,	// VRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM4:sub_vrm1_1_sub_vrm1_2
      0,	// VRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM4:sub_vrm1_2_sub_vrm1_3
      0,	// VRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4:sub_vrm1_3_sub_vrm1_4
      0,	// VRM4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4:sub_vrm1_4_sub_vrm1_5
      0,	// VRM4:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4:sub_vrm1_5_sub_vrm1_6
      0,	// VRM4:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4:sub_vrm1_6_sub_vrm1_7
      0,	// VRM4:sub_vrm2_0_sub_vrm2_1
      0,	// VRM4:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM4:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM4:sub_vrm2_1_sub_vrm2_2
      0,	// VRM4:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM4:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM4NoV0
      0,	// VRM4NoV0:sub_16
      0,	// VRM4NoV0:sub_32
      0,	// VRM4NoV0:sub_64
      0,	// VRM4NoV0:sub_gpr_even
      0,	// VRM4NoV0:sub_gpr_odd
      68,	// VRM4NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRM4NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRM4NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRM4NoV0:sub_vrm1_3 -> VRNoV0
      0,	// VRM4NoV0:sub_vrm1_4
      0,	// VRM4NoV0:sub_vrm1_5
      0,	// VRM4NoV0:sub_vrm1_6
      0,	// VRM4NoV0:sub_vrm1_7
      74,	// VRM4NoV0:sub_vrm2_0 -> VRM2NoV0
      74,	// VRM4NoV0:sub_vrm2_1 -> VRM2NoV0
      0,	// VRM4NoV0:sub_vrm2_2
      0,	// VRM4NoV0:sub_vrm2_3
      0,	// VRM4NoV0:sub_vrm4_0
      0,	// VRM4NoV0:sub_vrm4_1
      0,	// VRM4NoV0:sub_gpr_odd_then_sub_16
      0,	// VRM4NoV0:sub_gpr_odd_then_sub_32
      0,	// VRM4NoV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRM4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM4NoV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRM4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM4NoV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRM4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4NoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRM4NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRM4NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRM4NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRM4NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRM4NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM4NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM4NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRM4NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM4NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM4_with_sub_vrm1_0_in_VMV0
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      75,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0 -> VRM2_with_sub_vrm1_0_in_VMV0
      74,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1 -> VRM2NoV0
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      75,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0 -> VRM2_with_sub_vrm1_0_in_VMV0
      74,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1 -> VRM2NoV0
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      72,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN4M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN5M1
      0,	// VRN5M1:sub_16
      0,	// VRN5M1:sub_32
      0,	// VRN5M1:sub_64
      0,	// VRN5M1:sub_gpr_even
      0,	// VRN5M1:sub_gpr_odd
      67,	// VRN5M1:sub_vrm1_0 -> VR
      68,	// VRN5M1:sub_vrm1_1 -> VRNoV0
      68,	// VRN5M1:sub_vrm1_2 -> VRNoV0
      68,	// VRN5M1:sub_vrm1_3 -> VRNoV0
      68,	// VRN5M1:sub_vrm1_4 -> VRNoV0
      0,	// VRN5M1:sub_vrm1_5
      0,	// VRN5M1:sub_vrm1_6
      0,	// VRN5M1:sub_vrm1_7
      0,	// VRN5M1:sub_vrm2_0
      0,	// VRN5M1:sub_vrm2_1
      0,	// VRN5M1:sub_vrm2_2
      0,	// VRN5M1:sub_vrm2_3
      0,	// VRN5M1:sub_vrm4_0
      0,	// VRN5M1:sub_vrm4_1
      0,	// VRN5M1:sub_gpr_odd_then_sub_16
      0,	// VRN5M1:sub_gpr_odd_then_sub_32
      71,	// VRN5M1:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN5M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN5M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN5M1:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN5M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN5M1:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN5M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN5M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN5M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      0,	// VRN5M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN5M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      0,	// VRN5M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN5M1:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      0,	// VRN5M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1:sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1:sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1:sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1:sub_vrm2_0_sub_vrm2_1
      0,	// VRN5M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN5M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN5M1:sub_vrm2_1_sub_vrm2_2
      0,	// VRN5M1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN5M1:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN5M1NoV0
      0,	// VRN5M1NoV0:sub_16
      0,	// VRN5M1NoV0:sub_32
      0,	// VRN5M1NoV0:sub_64
      0,	// VRN5M1NoV0:sub_gpr_even
      0,	// VRN5M1NoV0:sub_gpr_odd
      68,	// VRN5M1NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN5M1NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN5M1NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN5M1NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN5M1NoV0:sub_vrm1_4 -> VRNoV0
      0,	// VRN5M1NoV0:sub_vrm1_5
      0,	// VRN5M1NoV0:sub_vrm1_6
      0,	// VRN5M1NoV0:sub_vrm1_7
      0,	// VRN5M1NoV0:sub_vrm2_0
      0,	// VRN5M1NoV0:sub_vrm2_1
      0,	// VRN5M1NoV0:sub_vrm2_2
      0,	// VRN5M1NoV0:sub_vrm2_3
      0,	// VRN5M1NoV0:sub_vrm4_0
      0,	// VRN5M1NoV0:sub_vrm4_1
      0,	// VRN5M1NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN5M1NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN5M1NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN5M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN5M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN5M1NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN5M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN5M1NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN5M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN5M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN5M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      0,	// VRN5M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN5M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      0,	// VRN5M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN5M1NoV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      0,	// VRN5M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN5M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN5M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN5M1NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN5M1NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN5M1NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN5M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN6M1
      0,	// VRN6M1:sub_16
      0,	// VRN6M1:sub_32
      0,	// VRN6M1:sub_64
      0,	// VRN6M1:sub_gpr_even
      0,	// VRN6M1:sub_gpr_odd
      67,	// VRN6M1:sub_vrm1_0 -> VR
      68,	// VRN6M1:sub_vrm1_1 -> VRNoV0
      68,	// VRN6M1:sub_vrm1_2 -> VRNoV0
      68,	// VRN6M1:sub_vrm1_3 -> VRNoV0
      68,	// VRN6M1:sub_vrm1_4 -> VRNoV0
      68,	// VRN6M1:sub_vrm1_5 -> VRNoV0
      0,	// VRN6M1:sub_vrm1_6
      0,	// VRN6M1:sub_vrm1_7
      0,	// VRN6M1:sub_vrm2_0
      0,	// VRN6M1:sub_vrm2_1
      0,	// VRN6M1:sub_vrm2_2
      0,	// VRN6M1:sub_vrm2_3
      0,	// VRN6M1:sub_vrm4_0
      0,	// VRN6M1:sub_vrm4_1
      0,	// VRN6M1:sub_gpr_odd_then_sub_16
      0,	// VRN6M1:sub_gpr_odd_then_sub_32
      71,	// VRN6M1:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN6M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN6M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN6M1:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN6M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN6M1:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      91,	// VRN6M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      0,	// VRN6M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN6M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN6M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN6M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      0,	// VRN6M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN6M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN6M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      0,	// VRN6M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN6M1:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN6M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      0,	// VRN6M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN6M1:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      0,	// VRN6M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1:sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1:sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1:sub_vrm2_0_sub_vrm2_1
      0,	// VRN6M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN6M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN6M1:sub_vrm2_1_sub_vrm2_2
      0,	// VRN6M1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN6M1:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN6M1NoV0
      0,	// VRN6M1NoV0:sub_16
      0,	// VRN6M1NoV0:sub_32
      0,	// VRN6M1NoV0:sub_64
      0,	// VRN6M1NoV0:sub_gpr_even
      0,	// VRN6M1NoV0:sub_gpr_odd
      68,	// VRN6M1NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN6M1NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN6M1NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN6M1NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN6M1NoV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN6M1NoV0:sub_vrm1_5 -> VRNoV0
      0,	// VRN6M1NoV0:sub_vrm1_6
      0,	// VRN6M1NoV0:sub_vrm1_7
      0,	// VRN6M1NoV0:sub_vrm2_0
      0,	// VRN6M1NoV0:sub_vrm2_1
      0,	// VRN6M1NoV0:sub_vrm2_2
      0,	// VRN6M1NoV0:sub_vrm2_3
      0,	// VRN6M1NoV0:sub_vrm4_0
      0,	// VRN6M1NoV0:sub_vrm4_1
      0,	// VRN6M1NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN6M1NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN6M1NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN6M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN6M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN6M1NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN6M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN6M1NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      92,	// VRN6M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      0,	// VRN6M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN6M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN6M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN6M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      0,	// VRN6M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN6M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN6M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      0,	// VRN6M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN6M1NoV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN6M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      0,	// VRN6M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN6M1NoV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      0,	// VRN6M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN6M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN6M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN6M1NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN6M1NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN6M1NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M2
      0,	// VRN3M2:sub_16
      0,	// VRN3M2:sub_32
      0,	// VRN3M2:sub_64
      0,	// VRN3M2:sub_gpr_even
      0,	// VRN3M2:sub_gpr_odd
      67,	// VRN3M2:sub_vrm1_0 -> VR
      68,	// VRN3M2:sub_vrm1_1 -> VRNoV0
      68,	// VRN3M2:sub_vrm1_2 -> VRNoV0
      68,	// VRN3M2:sub_vrm1_3 -> VRNoV0
      68,	// VRN3M2:sub_vrm1_4 -> VRNoV0
      68,	// VRN3M2:sub_vrm1_5 -> VRNoV0
      0,	// VRN3M2:sub_vrm1_6
      0,	// VRN3M2:sub_vrm1_7
      73,	// VRN3M2:sub_vrm2_0 -> VRM2
      74,	// VRN3M2:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN3M2:sub_vrm2_2 -> VRM2NoV0
      0,	// VRN3M2:sub_vrm2_3
      0,	// VRN3M2:sub_vrm4_0
      0,	// VRN3M2:sub_vrm4_1
      0,	// VRN3M2:sub_gpr_odd_then_sub_16
      0,	// VRN3M2:sub_gpr_odd_then_sub_32
      71,	// VRN3M2:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN3M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN3M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN3M2:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN3M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN3M2:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      91,	// VRN3M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      94,	// VRN3M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      0,	// VRN3M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN3M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN3M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      0,	// VRN3M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN3M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN3M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      0,	// VRN3M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN3M2:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN3M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      0,	// VRN3M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN3M2:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      0,	// VRN3M2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M2:sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M2:sub_vrm1_6_sub_vrm1_7
      84,	// VRN3M2:sub_vrm2_0_sub_vrm2_1 -> VRN2M2
      0,	// VRN3M2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      85,	// VRN3M2:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      0,	// VRN3M2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M2:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M2NoV0
      0,	// VRN3M2NoV0:sub_16
      0,	// VRN3M2NoV0:sub_32
      0,	// VRN3M2NoV0:sub_64
      0,	// VRN3M2NoV0:sub_gpr_even
      0,	// VRN3M2NoV0:sub_gpr_odd
      68,	// VRN3M2NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN3M2NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN3M2NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN3M2NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN3M2NoV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN3M2NoV0:sub_vrm1_5 -> VRNoV0
      0,	// VRN3M2NoV0:sub_vrm1_6
      0,	// VRN3M2NoV0:sub_vrm1_7
      74,	// VRN3M2NoV0:sub_vrm2_0 -> VRM2NoV0
      74,	// VRN3M2NoV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN3M2NoV0:sub_vrm2_2 -> VRM2NoV0
      0,	// VRN3M2NoV0:sub_vrm2_3
      0,	// VRN3M2NoV0:sub_vrm4_0
      0,	// VRN3M2NoV0:sub_vrm4_1
      0,	// VRN3M2NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN3M2NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN3M2NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN3M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN3M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN3M2NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN3M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN3M2NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      92,	// VRN3M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      95,	// VRN3M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      0,	// VRN3M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN3M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN3M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      0,	// VRN3M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN3M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN3M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      0,	// VRN3M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN3M2NoV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN3M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      0,	// VRN3M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN3M2NoV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      0,	// VRN3M2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M2NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M2NoV0:sub_vrm1_6_sub_vrm1_7
      85,	// VRN3M2NoV0:sub_vrm2_0_sub_vrm2_1 -> VRN2M2NoV0
      0,	// VRN3M2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      85,	// VRN3M2NoV0:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      0,	// VRN3M2NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M2NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5 -> VRNoV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      75,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0 -> VRM2_with_sub_vrm1_0_in_VMV0
      74,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2 -> VRM2NoV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      93,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      99,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      89,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      85,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5 -> VRNoV0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      93,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN6M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN7M1
      0,	// VRN7M1:sub_16
      0,	// VRN7M1:sub_32
      0,	// VRN7M1:sub_64
      0,	// VRN7M1:sub_gpr_even
      0,	// VRN7M1:sub_gpr_odd
      67,	// VRN7M1:sub_vrm1_0 -> VR
      68,	// VRN7M1:sub_vrm1_1 -> VRNoV0
      68,	// VRN7M1:sub_vrm1_2 -> VRNoV0
      68,	// VRN7M1:sub_vrm1_3 -> VRNoV0
      68,	// VRN7M1:sub_vrm1_4 -> VRNoV0
      68,	// VRN7M1:sub_vrm1_5 -> VRNoV0
      68,	// VRN7M1:sub_vrm1_6 -> VRNoV0
      0,	// VRN7M1:sub_vrm1_7
      0,	// VRN7M1:sub_vrm2_0
      0,	// VRN7M1:sub_vrm2_1
      0,	// VRN7M1:sub_vrm2_2
      0,	// VRN7M1:sub_vrm2_3
      0,	// VRN7M1:sub_vrm4_0
      0,	// VRN7M1:sub_vrm4_1
      0,	// VRN7M1:sub_gpr_odd_then_sub_16
      0,	// VRN7M1:sub_gpr_odd_then_sub_32
      71,	// VRN7M1:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN7M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN7M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN7M1:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN7M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN7M1:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      91,	// VRN7M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      94,	// VRN7M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      0,	// VRN7M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN7M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN7M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN7M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN7M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      0,	// VRN7M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN7M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN7M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN7M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      0,	// VRN7M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN7M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN7M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      0,	// VRN7M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN7M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      0,	// VRN7M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      0,	// VRN7M1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN7M1:sub_vrm1_6_sub_vrm1_7
      0,	// VRN7M1:sub_vrm2_0_sub_vrm2_1
      0,	// VRN7M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN7M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN7M1:sub_vrm2_1_sub_vrm2_2
      0,	// VRN7M1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN7M1:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN7M1NoV0
      0,	// VRN7M1NoV0:sub_16
      0,	// VRN7M1NoV0:sub_32
      0,	// VRN7M1NoV0:sub_64
      0,	// VRN7M1NoV0:sub_gpr_even
      0,	// VRN7M1NoV0:sub_gpr_odd
      68,	// VRN7M1NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN7M1NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN7M1NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN7M1NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN7M1NoV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN7M1NoV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN7M1NoV0:sub_vrm1_6 -> VRNoV0
      0,	// VRN7M1NoV0:sub_vrm1_7
      0,	// VRN7M1NoV0:sub_vrm2_0
      0,	// VRN7M1NoV0:sub_vrm2_1
      0,	// VRN7M1NoV0:sub_vrm2_2
      0,	// VRN7M1NoV0:sub_vrm2_3
      0,	// VRN7M1NoV0:sub_vrm4_0
      0,	// VRN7M1NoV0:sub_vrm4_1
      0,	// VRN7M1NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN7M1NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN7M1NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN7M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN7M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN7M1NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN7M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN7M1NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      92,	// VRN7M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      95,	// VRN7M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      0,	// VRN7M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN7M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN7M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN7M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN7M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      0,	// VRN7M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN7M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN7M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN7M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      0,	// VRN7M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1NoV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN7M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN7M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      0,	// VRN7M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1NoV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN7M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      0,	// VRN7M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1NoV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      0,	// VRN7M1NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN7M1NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN7M1NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN7M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN7M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN7M1NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN7M1NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN7M1NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6 -> VRNoV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_7
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      93,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      99,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      80,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      72,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN7M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN8M1
      0,	// VRN8M1:sub_16
      0,	// VRN8M1:sub_32
      0,	// VRN8M1:sub_64
      0,	// VRN8M1:sub_gpr_even
      0,	// VRN8M1:sub_gpr_odd
      67,	// VRN8M1:sub_vrm1_0 -> VR
      68,	// VRN8M1:sub_vrm1_1 -> VRNoV0
      68,	// VRN8M1:sub_vrm1_2 -> VRNoV0
      68,	// VRN8M1:sub_vrm1_3 -> VRNoV0
      68,	// VRN8M1:sub_vrm1_4 -> VRNoV0
      68,	// VRN8M1:sub_vrm1_5 -> VRNoV0
      68,	// VRN8M1:sub_vrm1_6 -> VRNoV0
      68,	// VRN8M1:sub_vrm1_7 -> VRNoV0
      0,	// VRN8M1:sub_vrm2_0
      0,	// VRN8M1:sub_vrm2_1
      0,	// VRN8M1:sub_vrm2_2
      0,	// VRN8M1:sub_vrm2_3
      0,	// VRN8M1:sub_vrm4_0
      0,	// VRN8M1:sub_vrm4_1
      0,	// VRN8M1:sub_gpr_odd_then_sub_16
      0,	// VRN8M1:sub_gpr_odd_then_sub_32
      71,	// VRN8M1:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN8M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN8M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN8M1:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN8M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN8M1:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      91,	// VRN8M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      94,	// VRN8M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      100,	// VRN8M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      0,	// VRN8M1:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN8M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN8M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN8M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN8M1:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN8M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN8M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN8M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN8M1:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN8M1:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN8M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN8M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN8M1:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN8M1:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN8M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN8M1:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN8M1:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN8M1:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN8M1:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      0,	// VRN8M1:sub_vrm2_0_sub_vrm2_1
      0,	// VRN8M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN8M1:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN8M1:sub_vrm2_1_sub_vrm2_2
      0,	// VRN8M1:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN8M1:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN8M1NoV0
      0,	// VRN8M1NoV0:sub_16
      0,	// VRN8M1NoV0:sub_32
      0,	// VRN8M1NoV0:sub_64
      0,	// VRN8M1NoV0:sub_gpr_even
      0,	// VRN8M1NoV0:sub_gpr_odd
      68,	// VRN8M1NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN8M1NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN8M1NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN8M1NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN8M1NoV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN8M1NoV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN8M1NoV0:sub_vrm1_6 -> VRNoV0
      68,	// VRN8M1NoV0:sub_vrm1_7 -> VRNoV0
      0,	// VRN8M1NoV0:sub_vrm2_0
      0,	// VRN8M1NoV0:sub_vrm2_1
      0,	// VRN8M1NoV0:sub_vrm2_2
      0,	// VRN8M1NoV0:sub_vrm2_3
      0,	// VRN8M1NoV0:sub_vrm4_0
      0,	// VRN8M1NoV0:sub_vrm4_1
      0,	// VRN8M1NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN8M1NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN8M1NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN8M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN8M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN8M1NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN8M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN8M1NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      92,	// VRN8M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      95,	// VRN8M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      101,	// VRN8M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      0,	// VRN8M1NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN8M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN8M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN8M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN8M1NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN8M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN8M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN8M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN8M1NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN8M1NoV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN8M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN8M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN8M1NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN8M1NoV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN8M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN8M1NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN8M1NoV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN8M1NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN8M1NoV0:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      0,	// VRN8M1NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN8M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN8M1NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN8M1NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN8M1NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN8M1NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN4M2
      0,	// VRN4M2:sub_16
      0,	// VRN4M2:sub_32
      0,	// VRN4M2:sub_64
      0,	// VRN4M2:sub_gpr_even
      0,	// VRN4M2:sub_gpr_odd
      67,	// VRN4M2:sub_vrm1_0 -> VR
      68,	// VRN4M2:sub_vrm1_1 -> VRNoV0
      68,	// VRN4M2:sub_vrm1_2 -> VRNoV0
      68,	// VRN4M2:sub_vrm1_3 -> VRNoV0
      68,	// VRN4M2:sub_vrm1_4 -> VRNoV0
      68,	// VRN4M2:sub_vrm1_5 -> VRNoV0
      68,	// VRN4M2:sub_vrm1_6 -> VRNoV0
      68,	// VRN4M2:sub_vrm1_7 -> VRNoV0
      73,	// VRN4M2:sub_vrm2_0 -> VRM2
      74,	// VRN4M2:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN4M2:sub_vrm2_2 -> VRM2NoV0
      74,	// VRN4M2:sub_vrm2_3 -> VRM2NoV0
      0,	// VRN4M2:sub_vrm4_0
      0,	// VRN4M2:sub_vrm4_1
      0,	// VRN4M2:sub_gpr_odd_then_sub_16
      0,	// VRN4M2:sub_gpr_odd_then_sub_32
      71,	// VRN4M2:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN4M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN4M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN4M2:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN4M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN4M2:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      91,	// VRN4M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      94,	// VRN4M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      100,	// VRN4M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      103,	// VRN4M2:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      83,	// VRN4M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN4M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN4M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN4M2:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN4M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN4M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN4M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN4M2:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN4M2:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN4M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN4M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN4M2:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN4M2:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN4M2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN4M2:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN4M2:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN4M2:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN4M2:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      84,	// VRN4M2:sub_vrm2_0_sub_vrm2_1 -> VRN2M2
      96,	// VRN4M2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN3M2
      0,	// VRN4M2:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      85,	// VRN4M2:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      97,	// VRN4M2:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN3M2NoV0
      85,	// VRN4M2:sub_vrm2_2_sub_vrm2_3 -> VRN2M2NoV0
    },
    {	// VRN4M2NoV0
      0,	// VRN4M2NoV0:sub_16
      0,	// VRN4M2NoV0:sub_32
      0,	// VRN4M2NoV0:sub_64
      0,	// VRN4M2NoV0:sub_gpr_even
      0,	// VRN4M2NoV0:sub_gpr_odd
      68,	// VRN4M2NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN4M2NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN4M2NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN4M2NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN4M2NoV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN4M2NoV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN4M2NoV0:sub_vrm1_6 -> VRNoV0
      68,	// VRN4M2NoV0:sub_vrm1_7 -> VRNoV0
      74,	// VRN4M2NoV0:sub_vrm2_0 -> VRM2NoV0
      74,	// VRN4M2NoV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN4M2NoV0:sub_vrm2_2 -> VRM2NoV0
      74,	// VRN4M2NoV0:sub_vrm2_3 -> VRM2NoV0
      0,	// VRN4M2NoV0:sub_vrm4_0
      0,	// VRN4M2NoV0:sub_vrm4_1
      0,	// VRN4M2NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN4M2NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN4M2NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN4M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN4M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN4M2NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN4M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN4M2NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      92,	// VRN4M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      95,	// VRN4M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      101,	// VRN4M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      104,	// VRN4M2NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      83,	// VRN4M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN4M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN4M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN4M2NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN4M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN4M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN4M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN4M2NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN4M2NoV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN4M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN4M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN4M2NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN4M2NoV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN4M2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN4M2NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN4M2NoV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN4M2NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN4M2NoV0:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      85,	// VRN4M2NoV0:sub_vrm2_0_sub_vrm2_1 -> VRN2M2NoV0
      97,	// VRN4M2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN3M2NoV0
      0,	// VRN4M2NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      85,	// VRN4M2NoV0:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      97,	// VRN4M2NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN3M2NoV0
      85,	// VRN4M2NoV0:sub_vrm2_2_sub_vrm2_3 -> VRN2M2NoV0
    },
    {	// VRN2M4
      0,	// VRN2M4:sub_16
      0,	// VRN2M4:sub_32
      0,	// VRN2M4:sub_64
      0,	// VRN2M4:sub_gpr_even
      0,	// VRN2M4:sub_gpr_odd
      67,	// VRN2M4:sub_vrm1_0 -> VR
      68,	// VRN2M4:sub_vrm1_1 -> VRNoV0
      68,	// VRN2M4:sub_vrm1_2 -> VRNoV0
      68,	// VRN2M4:sub_vrm1_3 -> VRNoV0
      68,	// VRN2M4:sub_vrm1_4 -> VRNoV0
      68,	// VRN2M4:sub_vrm1_5 -> VRNoV0
      68,	// VRN2M4:sub_vrm1_6 -> VRNoV0
      68,	// VRN2M4:sub_vrm1_7 -> VRNoV0
      73,	// VRN2M4:sub_vrm2_0 -> VRM2
      74,	// VRN2M4:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN2M4:sub_vrm2_2 -> VRM2NoV0
      74,	// VRN2M4:sub_vrm2_3 -> VRM2NoV0
      86,	// VRN2M4:sub_vrm4_0 -> VRM4
      87,	// VRN2M4:sub_vrm4_1 -> VRM4NoV0
      0,	// VRN2M4:sub_gpr_odd_then_sub_16
      0,	// VRN2M4:sub_gpr_odd_then_sub_32
      71,	// VRN2M4:sub_vrm1_0_sub_vrm1_1 -> VRN2M1
      79,	// VRN2M4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1
      82,	// VRN2M4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1
      72,	// VRN2M4:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN2M4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN2M4:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      91,	// VRN2M4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1
      94,	// VRN2M4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1
      100,	// VRN2M4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1
      103,	// VRN2M4:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1
      83,	// VRN2M4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN2M4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN2M4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN2M4:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN2M4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN2M4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN2M4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN2M4:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN2M4:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN2M4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN2M4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN2M4:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN2M4:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN2M4:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN2M4:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN2M4:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN2M4:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN2M4:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      84,	// VRN2M4:sub_vrm2_0_sub_vrm2_1 -> VRN2M2
      96,	// VRN2M4:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN3M2
      105,	// VRN2M4:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN4M2
      85,	// VRN2M4:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      97,	// VRN2M4:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN3M2NoV0
      85,	// VRN2M4:sub_vrm2_2_sub_vrm2_3 -> VRN2M2NoV0
    },
    {	// VRN2M4NoV0
      0,	// VRN2M4NoV0:sub_16
      0,	// VRN2M4NoV0:sub_32
      0,	// VRN2M4NoV0:sub_64
      0,	// VRN2M4NoV0:sub_gpr_even
      0,	// VRN2M4NoV0:sub_gpr_odd
      68,	// VRN2M4NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRN2M4NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN2M4NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN2M4NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN2M4NoV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN2M4NoV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN2M4NoV0:sub_vrm1_6 -> VRNoV0
      68,	// VRN2M4NoV0:sub_vrm1_7 -> VRNoV0
      74,	// VRN2M4NoV0:sub_vrm2_0 -> VRM2NoV0
      74,	// VRN2M4NoV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN2M4NoV0:sub_vrm2_2 -> VRM2NoV0
      74,	// VRN2M4NoV0:sub_vrm2_3 -> VRM2NoV0
      87,	// VRN2M4NoV0:sub_vrm4_0 -> VRM4NoV0
      87,	// VRN2M4NoV0:sub_vrm4_1 -> VRM4NoV0
      0,	// VRN2M4NoV0:sub_gpr_odd_then_sub_16
      0,	// VRN2M4NoV0:sub_gpr_odd_then_sub_32
      72,	// VRN2M4NoV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1NoV0
      80,	// VRN2M4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1NoV0
      83,	// VRN2M4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1NoV0
      72,	// VRN2M4NoV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN2M4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN2M4NoV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      92,	// VRN2M4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1NoV0
      95,	// VRN2M4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1NoV0
      101,	// VRN2M4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1NoV0
      104,	// VRN2M4NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1NoV0
      83,	// VRN2M4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN2M4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN2M4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN2M4NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN2M4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN2M4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN2M4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN2M4NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN2M4NoV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN2M4NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN2M4NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN2M4NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN2M4NoV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN2M4NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN2M4NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN2M4NoV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN2M4NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN2M4NoV0:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      85,	// VRN2M4NoV0:sub_vrm2_0_sub_vrm2_1 -> VRN2M2NoV0
      97,	// VRN2M4NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN3M2NoV0
      106,	// VRN2M4NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN4M2NoV0
      85,	// VRN2M4NoV0:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      97,	// VRN2M4NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN3M2NoV0
      85,	// VRN2M4NoV0:sub_vrm2_2_sub_vrm2_3 -> VRN2M2NoV0
    },
    {	// VRM8
      0,	// VRM8:sub_16
      0,	// VRM8:sub_32
      0,	// VRM8:sub_64
      0,	// VRM8:sub_gpr_even
      0,	// VRM8:sub_gpr_odd
      67,	// VRM8:sub_vrm1_0 -> VR
      68,	// VRM8:sub_vrm1_1 -> VRNoV0
      68,	// VRM8:sub_vrm1_2 -> VRNoV0
      68,	// VRM8:sub_vrm1_3 -> VRNoV0
      68,	// VRM8:sub_vrm1_4 -> VRNoV0
      68,	// VRM8:sub_vrm1_5 -> VRNoV0
      68,	// VRM8:sub_vrm1_6 -> VRNoV0
      68,	// VRM8:sub_vrm1_7 -> VRNoV0
      73,	// VRM8:sub_vrm2_0 -> VRM2
      74,	// VRM8:sub_vrm2_1 -> VRM2NoV0
      74,	// VRM8:sub_vrm2_2 -> VRM2NoV0
      74,	// VRM8:sub_vrm2_3 -> VRM2NoV0
      86,	// VRM8:sub_vrm4_0 -> VRM4
      87,	// VRM8:sub_vrm4_1 -> VRM4NoV0
      0,	// VRM8:sub_gpr_odd_then_sub_16
      0,	// VRM8:sub_gpr_odd_then_sub_32
      0,	// VRM8:sub_vrm1_0_sub_vrm1_1
      0,	// VRM8:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM8:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM8:sub_vrm1_1_sub_vrm1_2
      0,	// VRM8:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM8:sub_vrm1_2_sub_vrm1_3
      0,	// VRM8:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8:sub_vrm1_3_sub_vrm1_4
      0,	// VRM8:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8:sub_vrm1_4_sub_vrm1_5
      0,	// VRM8:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8:sub_vrm1_5_sub_vrm1_6
      0,	// VRM8:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8:sub_vrm1_6_sub_vrm1_7
      0,	// VRM8:sub_vrm2_0_sub_vrm2_1
      0,	// VRM8:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM8:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM8:sub_vrm2_1_sub_vrm2_2
      0,	// VRM8:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM8:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM8NoV0
      0,	// VRM8NoV0:sub_16
      0,	// VRM8NoV0:sub_32
      0,	// VRM8NoV0:sub_64
      0,	// VRM8NoV0:sub_gpr_even
      0,	// VRM8NoV0:sub_gpr_odd
      68,	// VRM8NoV0:sub_vrm1_0 -> VRNoV0
      68,	// VRM8NoV0:sub_vrm1_1 -> VRNoV0
      68,	// VRM8NoV0:sub_vrm1_2 -> VRNoV0
      68,	// VRM8NoV0:sub_vrm1_3 -> VRNoV0
      68,	// VRM8NoV0:sub_vrm1_4 -> VRNoV0
      68,	// VRM8NoV0:sub_vrm1_5 -> VRNoV0
      68,	// VRM8NoV0:sub_vrm1_6 -> VRNoV0
      68,	// VRM8NoV0:sub_vrm1_7 -> VRNoV0
      74,	// VRM8NoV0:sub_vrm2_0 -> VRM2NoV0
      74,	// VRM8NoV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRM8NoV0:sub_vrm2_2 -> VRM2NoV0
      74,	// VRM8NoV0:sub_vrm2_3 -> VRM2NoV0
      87,	// VRM8NoV0:sub_vrm4_0 -> VRM4NoV0
      87,	// VRM8NoV0:sub_vrm4_1 -> VRM4NoV0
      0,	// VRM8NoV0:sub_gpr_odd_then_sub_16
      0,	// VRM8NoV0:sub_gpr_odd_then_sub_32
      0,	// VRM8NoV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRM8NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM8NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM8NoV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRM8NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM8NoV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRM8NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8NoV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8NoV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8NoV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8NoV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRM8NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8NoV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8NoV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRM8NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8NoV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8NoV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRM8NoV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8NoV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRM8NoV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRM8NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM8NoV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM8NoV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRM8NoV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM8NoV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      68,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5 -> VRNoV0
      68,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_6 -> VRNoV0
      68,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_7 -> VRNoV0
      75,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0 -> VRM2_with_sub_vrm1_0_in_VMV0
      74,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_2 -> VRM2NoV0
      74,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_3 -> VRM2NoV0
      88,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm4_0 -> VRM4_with_sub_vrm1_0_in_VMV0
      87,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm4_1 -> VRM4NoV0
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
    {	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
      0,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_6 -> VRNoV0
      68,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_7 -> VRNoV0
      75,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0 -> VRM2_with_sub_vrm1_0_in_VMV0
      74,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_2 -> VRM2NoV0
      74,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_3 -> VRM2NoV0
      88,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm4_0 -> VRM4_with_sub_vrm1_0_in_VMV0
      87,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm4_1 -> VRM4NoV0
      0,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      93,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      99,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      102,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      114,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      83,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      89,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      113,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      85,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      97,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN3M2NoV0
      85,	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3 -> VRN2M2NoV0
    },
    {	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6 -> VRNoV0
      68,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_7 -> VRNoV0
      75,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0 -> VRM2_with_sub_vrm1_0_in_VMV0
      74,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1 -> VRM2NoV0
      74,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2 -> VRM2NoV0
      74,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_3 -> VRM2NoV0
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      93,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      99,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      102,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      114,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN8M1_with_sub_vrm1_0_in_VMV0
      83,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      89,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1 -> VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      98,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2 -> VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
      0,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      85,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2 -> VRN2M2NoV0
      97,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3 -> VRN3M2NoV0
      85,	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3 -> VRN2M2NoV0
    },
    {	// VRN8M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_16
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_32
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_64
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_gpr_even
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd
      70,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0 -> VMV0
      68,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1 -> VRNoV0
      68,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2 -> VRNoV0
      68,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3 -> VRNoV0
      68,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4 -> VRNoV0
      68,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5 -> VRNoV0
      68,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6 -> VRNoV0
      68,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_7 -> VRNoV0
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_3
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_0
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm4_1
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_16
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_gpr_odd_then_sub_32
      76,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1 -> VRN2M1_with_sub_vrm1_0_in_VMV0
      81,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2 -> VRN3M1_with_sub_vrm1_0_in_VMV0
      90,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN4M1_with_sub_vrm1_0_in_VMV0
      72,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2 -> VRN2M1NoV0
      80,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3 -> VRN3M1NoV0
      72,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3 -> VRN2M1NoV0
      93,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN5M1_with_sub_vrm1_0_in_VMV0
      99,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN6M1_with_sub_vrm1_0_in_VMV0
      102,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN7M1_with_sub_vrm1_0_in_VMV0
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_0_sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7
      83,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN4M1NoV0
      92,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN5M1NoV0
      95,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN6M1NoV0
      101,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_1_sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN7M1NoV0
      80,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4 -> VRN3M1NoV0
      83,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN4M1NoV0
      92,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN5M1NoV0
      95,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_2_sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN6M1NoV0
      72,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4 -> VRN2M1NoV0
      80,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5 -> VRN3M1NoV0
      83,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN4M1NoV0
      92,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_3_sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN5M1NoV0
      72,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5 -> VRN2M1NoV0
      80,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6 -> VRN3M1NoV0
      83,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_4_sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN4M1NoV0
      72,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6 -> VRN2M1NoV0
      80,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_5_sub_vrm1_6_sub_vrm1_7 -> VRN3M1NoV0
      72,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm1_6_sub_vrm1_7 -> VRN2M1NoV0
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_0_sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_1_sub_vrm2_2_sub_vrm2_3
      0,	// VRN8M1_with_sub_vrm1_0_in_VMV0:sub_vrm2_2_sub_vrm2_3
    },
  };
  assert(RC && "Missing regclass");
  if (!Idx) return RC;
  --Idx;
  assert(Idx < 55 && "Bad subreg");
  unsigned TV = Table[RC->getID()][Idx];
  return TV ? getRegClass(TV - 1) : nullptr;
}

/// Get the weight in units of pressure for this register class.
const RegClassWeight &RISCVGenRegisterInfo::
getRegClassWeight(const TargetRegisterClass *RC) const {
  static const RegClassWeight RCWeightTable[] = {
    {1, 32},  	// FPR16
    {1, 32},  	// GPRF16
    {1, 31},  	// GPRF16NoX0
    {1, 8},  	// FPR16C
    {1, 8},  	// GPRF16C
    {1, 33},  	// GPRAll
    {1, 32},  	// FPR32
    {1, 32},  	// GPR
    {1, 32},  	// GPRF32
    {1, 31},  	// GPRF32NoX0
    {1, 31},  	// GPRNoX0
    {1, 31},  	// GPRNoX2
    {1, 31},  	// GPRNoX31
    {1, 30},  	// GPRNoX0X2
    {1, 30},  	// GPRNoX0_and_GPRNoX31
    {1, 30},  	// GPRNoX2_and_GPRNoX31
    {1, 29},  	// GPRNoX0X2_and_GPRNoX31
    {1, 26},  	// GPRJALR
    {1, 25},  	// GPRJALRNonX7
    {1, 25},  	// GPRJALR_and_GPRNoX31
    {1, 24},  	// GPRJALRNonX7_and_GPRNoX31
    {1, 16},  	// TR
    {1, 14},  	// GPRTC
    {1, 13},  	// GPRNoX31_and_GPRTC
    {1, 13},  	// GPRTCNonX7
    {1, 12},  	// GPRNoX31_and_GPRTCNonX7
    {1, 8},  	// FPR32C
    {1, 8},  	// GPRC
    {1, 8},  	// GPRF32C
    {1, 8},  	// SR07
    {1, 8},  	// TRM2
    {1, 6},  	// GPRC_and_GPRTC
    {1, 4},  	// TRM4
    {0, 0},  	// VCSR
    {1, 2},  	// GPRC_and_SR07
    {1, 2},  	// GPRX1X5
    {1, 1},  	// GPRX0
    {1, 1},  	// GPRX1
    {1, 1},  	// GPRX5
    {1, 1},  	// GPRX7
    {1, 1},  	// SP
    {0, 0},  	// anonymous_13783
    {2, 32},  	// GPRPair
    {2, 30},  	// GPRPairNoX0
    {2, 30},  	// GPRPair_with_sub_gpr_even_in_GPRNoX2
    {2, 28},  	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2
    {2, 28},  	// GPRPair_with_sub_gpr_odd_in_GPRNoX31
    {2, 26},  	// GPRPair_with_sub_gpr_even_in_GPRJALR
    {2, 26},  	// GPRPair_with_sub_gpr_even_in_GPRNoX0X2_and_GPRPair_with_sub_gpr_odd_in_GPRNoX31
    {2, 24},  	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7
    {2, 24},  	// GPRPair_with_sub_gpr_odd_in_GPRJALR_and_GPRNoX31
    {2, 22},  	// GPRPair_with_sub_gpr_odd_in_GPRJALRNonX7_and_GPRNoX31
    {2, 14},  	// GPRPair_with_sub_gpr_even_in_GPRTC
    {2, 12},  	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTC
    {2, 12},  	// GPRPair_with_sub_gpr_odd_in_GPRTCNonX7
    {2, 10},  	// GPRPair_with_sub_gpr_odd_in_GPRNoX31_and_GPRTCNonX7
    {2, 8},  	// GPRPairC
    {2, 8},  	// GPRPair_with_sub_gpr_even_in_SR07
    {2, 6},  	// GPRPair_with_sub_gpr_even_in_GPRC_and_GPRTC
    {2, 2},  	// GPRPair_with_sub_gpr_even_in_GPRC_and_SR07
    {2, 2},  	// GPRPair_with_sub_gpr_even_in_GPRX0
    {2, 2},  	// GPRPair_with_sub_gpr_even_in_SP
    {2, 2},  	// GPRPair_with_sub_gpr_odd_in_GPRX1X5
    {2, 2},  	// GPRPair_with_sub_gpr_odd_in_GPRX7
    {1, 32},  	// FPR64
    {1, 32},  	// VM
    {1, 32},  	// VR
    {1, 31},  	// VRNoV0
    {1, 8},  	// FPR64C
    {1, 1},  	// VMV0
    {2, 32},  	// VRN2M1
    {2, 31},  	// VRN2M1NoV0
    {2, 32},  	// VRM2
    {2, 30},  	// VRM2NoV0
    {2, 2},  	// VRM2_with_sub_vrm1_0_in_VMV0
    {2, 2},  	// VRN2M1_with_sub_vrm1_0_in_VMV0
    {1, 32},  	// FPR128
    {1, 8},  	// FPR128_with_sub_16_in_FPR16C
    {3, 32},  	// VRN3M1
    {3, 31},  	// VRN3M1NoV0
    {3, 3},  	// VRN3M1_with_sub_vrm1_0_in_VMV0
    {4, 32},  	// VRN4M1
    {4, 31},  	// VRN4M1NoV0
    {4, 32},  	// VRN2M2
    {4, 30},  	// VRN2M2NoV0
    {4, 32},  	// VRM4
    {4, 28},  	// VRM4NoV0
    {4, 4},  	// VRM4_with_sub_vrm1_0_in_VMV0
    {4, 4},  	// VRN2M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
    {4, 4},  	// VRN4M1_with_sub_vrm1_0_in_VMV0
    {5, 32},  	// VRN5M1
    {5, 31},  	// VRN5M1NoV0
    {5, 5},  	// VRN5M1_with_sub_vrm1_0_in_VMV0
    {6, 32},  	// VRN6M1
    {6, 31},  	// VRN6M1NoV0
    {6, 32},  	// VRN3M2
    {6, 30},  	// VRN3M2NoV0
    {6, 6},  	// VRN3M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
    {6, 6},  	// VRN6M1_with_sub_vrm1_0_in_VMV0
    {7, 32},  	// VRN7M1
    {7, 31},  	// VRN7M1NoV0
    {7, 7},  	// VRN7M1_with_sub_vrm1_0_in_VMV0
    {8, 32},  	// VRN8M1
    {8, 31},  	// VRN8M1NoV0
    {8, 32},  	// VRN4M2
    {8, 30},  	// VRN4M2NoV0
    {8, 32},  	// VRN2M4
    {8, 28},  	// VRN2M4NoV0
    {8, 32},  	// VRM8
    {8, 24},  	// VRM8NoV0
    {8, 8},  	// VRM8_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
    {8, 8},  	// VRN2M4_with_sub_vrm4_0_in_VRM4_with_sub_vrm1_0_in_VMV0
    {8, 8},  	// VRN4M2_with_sub_vrm2_0_in_VRM2_with_sub_vrm1_0_in_VMV0
    {8, 8},  	// VRN8M1_with_sub_vrm1_0_in_VMV0
  };
  return RCWeightTable[RC->getID()];
}

/// Get the weight in units of pressure for this register unit.
unsigned RISCVGenRegisterInfo::
getRegUnitWeight(unsigned RegUnit) const {
  assert(RegUnit < 123 && "invalid register unit");
  // All register units have unit weight.
  return 1;
}


// Get the number of dimensions of register pressure.
unsigned RISCVGenRegisterInfo::getNumRegPressureSets() const {
  return 18;
}

// Get the name of this register unit pressure set.
const char *RISCVGenRegisterInfo::
getRegPressureSetName(unsigned Idx) const {
  static const char *PressureNameTable[] = {
    "GPRC_and_SR07",
    "GPRX0",
    "SP",
    "GPRX7",
    "GPRX1",
    "TRM4",
    "FPR16C",
    "GPRF16C",
    "SR07",
    "TRM2",
    "VMV0",
    "GPRF16C_with_SR07",
    "TR",
    "GPRTC",
    "VRM8NoV0",
    "FPR16",
    "VM",
    "GPRAll",
  };
  return PressureNameTable[Idx];
}

// Get the register unit pressure limit for this dimension.
// This limit must be adjusted dynamically for reserved registers.
unsigned RISCVGenRegisterInfo::
getRegPressureSetLimit(const MachineFunction &MF, unsigned Idx) const {
  static const uint8_t PressureLimitTable[] = {
    2,  	// 0: GPRC_and_SR07
    2,  	// 1: GPRX0
    2,  	// 2: SP
    2,  	// 3: GPRX7
    3,  	// 4: GPRX1
    4,  	// 5: TRM4
    8,  	// 6: FPR16C
    8,  	// 7: GPRF16C
    8,  	// 8: SR07
    8,  	// 9: TRM2
    8,  	// 10: VMV0
    14,  	// 11: GPRF16C_with_SR07
    16,  	// 12: TR
    16,  	// 13: GPRTC
    24,  	// 14: VRM8NoV0
    32,  	// 15: FPR16
    32,  	// 16: VM
    33,  	// 17: GPRAll
  };
  return PressureLimitTable[Idx];
}

/// Table of pressure sets per register class or unit.
static const int RCSetsTable[] = {
  /* 0 */ 5, 9, 12, -1,
  /* 4 */ 6, 15, -1,
  /* 7 */ 10, 16, -1,
  /* 10 */ 14, 16, -1,
  /* 13 */ 1, 17, -1,
  /* 16 */ 2, 17, -1,
  /* 19 */ 4, 17, -1,
  /* 22 */ 8, 11, 17, -1,
  /* 26 */ 3, 13, 17, -1,
  /* 30 */ 7, 11, 13, 17, -1,
  /* 35 */ 0, 7, 8, 11, 13, 17, -1,
};

/// Get the dimensions of register pressure impacted by this register class.
/// Returns a -1 terminated array of pressure set IDs
const int *RISCVGenRegisterInfo::
getRegClassPressureSets(const TargetRegisterClass *RC) const {
  static const uint8_t RCSetStartTable[] = {
    5,14,14,4,30,14,5,14,14,14,14,14,14,14,14,14,14,14,14,14,14,2,27,27,27,27,4,30,30,22,1,30,0,3,35,19,13,19,19,26,16,3,14,14,14,14,14,14,14,14,14,14,27,27,27,27,30,22,30,35,13,16,19,26,5,8,8,8,4,7,8,8,8,8,7,7,5,4,8,8,7,8,8,8,8,8,8,7,7,7,8,8,7,8,8,8,8,7,7,8,8,7,8,8,8,8,8,8,8,10,7,7,7,7,};
  return &RCSetsTable[RCSetStartTable[RC->getID()]];
}

/// Get the dimensions of register pressure impacted by this register unit.
/// Returns a -1 terminated array of pressure set IDs
const int *RISCVGenRegisterInfo::
getRegUnitPressureSets(unsigned RegUnit) const {
  assert(RegUnit < 123 && "invalid register unit");
  static const uint8_t RUSetStartTable[] = {
    3,3,3,3,3,3,3,3,3,3,13,0,2,1,2,0,2,1,2,0,2,1,2,0,2,1,2,7,7,7,7,7,7,7,7,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,13,19,16,16,19,19,26,26,35,35,30,30,30,30,30,30,27,27,22,22,22,22,22,22,14,14,14,14,27,27,27,27,5,5,5,5,5,5,5,5,4,4,4,4,4,4,4,4,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,5,};
  return &RCSetsTable[RUSetStartTable[RegUnit]];
}

extern const MCRegisterDesc RISCVRegDesc[];
extern const int16_t RISCVRegDiffLists[];
extern const LaneBitmask RISCVLaneMaskLists[];
extern const char RISCVRegStrings[];
extern const char RISCVRegClassStrings[];
extern const MCPhysReg RISCVRegUnitRoots[][2];
extern const uint16_t RISCVSubRegIdxLists[];
extern const uint16_t RISCVRegEncodingTable[];
// RISCV Dwarf<->LLVM register mappings.
extern const MCRegisterInfo::DwarfLLVMRegPair RISCVDwarfFlavour0Dwarf2L[];
extern const unsigned RISCVDwarfFlavour0Dwarf2LSize;

extern const MCRegisterInfo::DwarfLLVMRegPair RISCVEHFlavour0Dwarf2L[];
extern const unsigned RISCVEHFlavour0Dwarf2LSize;

extern const MCRegisterInfo::DwarfLLVMRegPair RISCVDwarfFlavour0L2Dwarf[];
extern const unsigned RISCVDwarfFlavour0L2DwarfSize;

extern const MCRegisterInfo::DwarfLLVMRegPair RISCVEHFlavour0L2Dwarf[];
extern const unsigned RISCVEHFlavour0L2DwarfSize;

RISCVGenRegisterInfo::
RISCVGenRegisterInfo(unsigned RA, unsigned DwarfFlavour, unsigned EHFlavour,
      unsigned PC, unsigned HwMode)
  : TargetRegisterInfo(&RISCVRegInfoDesc, RegisterClasses, RegisterClasses+114,
             SubRegIndexNameTable, SubRegIdxRangeTable, SubRegIndexLaneMaskTable,
             LaneBitmask(0xFFFFFFFFFFFFFE00), RegClassInfos, VTLists, HwMode) {
  InitMCRegisterInfo(RISCVRegDesc, 573, RA, PC,
                     RISCVMCRegisterClasses, 114,
                     RISCVRegUnitRoots,
                     123,
                     RISCVRegDiffLists,
                     RISCVLaneMaskLists,
                     RISCVRegStrings,
                     RISCVRegClassStrings,
                     RISCVSubRegIdxLists,
                     56,
                     RISCVRegEncodingTable);

  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapDwarfRegsToLLVMRegs(RISCVDwarfFlavour0Dwarf2L, RISCVDwarfFlavour0Dwarf2LSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapDwarfRegsToLLVMRegs(RISCVEHFlavour0Dwarf2L, RISCVEHFlavour0Dwarf2LSize, true);
    break;
  }
  switch (DwarfFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapLLVMRegsToDwarfRegs(RISCVDwarfFlavour0L2Dwarf, RISCVDwarfFlavour0L2DwarfSize, false);
    break;
  }
  switch (EHFlavour) {
  default:
    llvm_unreachable("Unknown DWARF flavour");
  case 0:
    mapLLVMRegsToDwarfRegs(RISCVEHFlavour0L2Dwarf, RISCVEHFlavour0L2DwarfSize, true);
    break;
  }
}

static const MCPhysReg CSR_ILP32D_LP64D_SaveList[] = { RISCV::X1, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::F8_D, RISCV::F9_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, 0 };
static const uint32_t CSR_ILP32D_LP64D_RegMask[] = { 0x00000080, 0x30000000, 0x00ffc030, 0x00ffc030, 0x00ffc030, 0x00ffc030, 0x30000000, 0x60ffc030, 0x01ff8060, 0x10000000, 0x0000003e, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_ILP32D_LP64D_V_SaveList[] = { RISCV::X1, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::F8_D, RISCV::F9_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V4M4, RISCV::V24M4, RISCV::V28M4, RISCV::V24M8, 0 };
static const uint32_t CSR_ILP32D_LP64D_V_RegMask[] = { 0xe0000080, 0x3ff0000f, 0x00ffc030, 0x00ffc030, 0x00ffc030, 0x00ffc030, 0x30000000, 0x60ffc030, 0x01ff8060, 0x11fc000f, 0x80003f3e, 0xe81c01bf, 0x0bf00003, 0x00001ec0, 0x003a001f, 0x0001bc00, 0x000005c0, 0x08000006, };
static const MCPhysReg CSR_ILP32E_LP64E_SaveList[] = { RISCV::X1, RISCV::X8, RISCV::X9, 0 };
static const uint32_t CSR_ILP32E_LP64E_RegMask[] = { 0x00000080, 0x30000000, 0x00000030, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x60000030, 0x00000060, 0x10000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_ILP32F_LP64F_SaveList[] = { RISCV::X1, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::F8_F, RISCV::F9_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, 0 };
static const uint32_t CSR_ILP32F_LP64F_RegMask[] = { 0x00000080, 0x30000000, 0x00ffc030, 0x00000000, 0x00ffc030, 0x00ffc030, 0x30000000, 0x60ffc030, 0x01ff8060, 0x10000000, 0x0000003e, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_ILP32F_LP64F_V_SaveList[] = { RISCV::X1, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::F8_F, RISCV::F9_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V4M4, RISCV::V24M4, RISCV::V28M4, RISCV::V24M8, 0 };
static const uint32_t CSR_ILP32F_LP64F_V_RegMask[] = { 0xe0000080, 0x3ff0000f, 0x00ffc030, 0x00000000, 0x00ffc030, 0x00ffc030, 0x30000000, 0x60ffc030, 0x01ff8060, 0x11fc000f, 0x80003f3e, 0xe81c01bf, 0x0bf00003, 0x00001ec0, 0x003a001f, 0x0001bc00, 0x000005c0, 0x08000006, };
static const MCPhysReg CSR_ILP32_LP64_SaveList[] = { RISCV::X1, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, 0 };
static const uint32_t CSR_ILP32_LP64_RegMask[] = { 0x00000080, 0x30000000, 0x00ffc030, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x60ffc030, 0x01ff8060, 0x10000000, 0x0000003e, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_ILP32_LP64_V_SaveList[] = { RISCV::X1, RISCV::X8, RISCV::X9, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V4M4, RISCV::V24M4, RISCV::V28M4, RISCV::V24M8, 0 };
static const uint32_t CSR_ILP32_LP64_V_RegMask[] = { 0xe0000080, 0x3ff0000f, 0x00ffc030, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x60ffc030, 0x01ff8060, 0x11fc000f, 0x80003f3e, 0xe81c01bf, 0x0bf00003, 0x00001ec0, 0x003a001f, 0x0001bc00, 0x000005c0, 0x08000006, };
static const MCPhysReg CSR_IPRA_SaveList[] = { RISCV::X1, 0 };
static const uint32_t CSR_IPRA_RegMask[] = { 0x00000080, 0x30000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x60000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_Interrupt_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, 0 };
static const uint32_t CSR_Interrupt_RegMask[] = { 0x00000080, 0x30000000, 0x0ffffffe, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x6ffffffe, 0x1ffffffc, 0xf8000000, 0x000000ff, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_Interrupt_RVE_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, 0 };
static const uint32_t CSR_Interrupt_RVE_RegMask[] = { 0x00000080, 0x30000000, 0x00000ffe, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x60000ffe, 0x00001ffc, 0xf8000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_NoRegs_SaveList[] = { 0 };
static const uint32_t CSR_NoRegs_RegMask[] = { 0x00000080, 0x10000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x10000000, 0x20000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_RT_MostRegs_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X29, RISCV::X30, RISCV::X31, 0 };
static const uint32_t CSR_RT_MostRegs_RegMask[] = { 0x00000080, 0x30000000, 0x0efffff2, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x6efffff2, 0x1dffffe4, 0xf0000000, 0x000000bf, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_RT_MostRegs_RVE_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, 0 };
static const uint32_t CSR_RT_MostRegs_RVE_RegMask[] = { 0x00000080, 0x30000000, 0x00000ff2, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x60000ff2, 0x00001fe4, 0xf0000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_XLEN_F32_Interrupt_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::F0_F, RISCV::F1_F, RISCV::F2_F, RISCV::F3_F, RISCV::F4_F, RISCV::F5_F, RISCV::F6_F, RISCV::F7_F, RISCV::F8_F, RISCV::F9_F, RISCV::F10_F, RISCV::F11_F, RISCV::F12_F, RISCV::F13_F, RISCV::F14_F, RISCV::F15_F, RISCV::F16_F, RISCV::F17_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, RISCV::F28_F, RISCV::F29_F, RISCV::F30_F, RISCV::F31_F, 0 };
static const uint32_t CSR_XLEN_F32_Interrupt_RegMask[] = { 0x00000080, 0x30000000, 0x0ffffffe, 0xf0000000, 0xffffffff, 0x0fffffff, 0x30000000, 0x6ffffffe, 0x1ffffffc, 0xf8000000, 0x000000ff, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_XLEN_F32_Interrupt_RVE_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::F0_F, RISCV::F1_F, RISCV::F2_F, RISCV::F3_F, RISCV::F4_F, RISCV::F5_F, RISCV::F6_F, RISCV::F7_F, RISCV::F8_F, RISCV::F9_F, RISCV::F10_F, RISCV::F11_F, RISCV::F12_F, RISCV::F13_F, RISCV::F14_F, RISCV::F15_F, RISCV::F16_F, RISCV::F17_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, RISCV::F28_F, RISCV::F29_F, RISCV::F30_F, RISCV::F31_F, 0 };
static const uint32_t CSR_XLEN_F32_Interrupt_RVE_RegMask[] = { 0x00000080, 0x30000000, 0x00000ffe, 0xf0000000, 0xffffffff, 0x0fffffff, 0x30000000, 0x60000ffe, 0x00001ffc, 0xf8000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_XLEN_F32_V_Interrupt_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::F0_F, RISCV::F1_F, RISCV::F2_F, RISCV::F3_F, RISCV::F4_F, RISCV::F5_F, RISCV::F6_F, RISCV::F7_F, RISCV::F8_F, RISCV::F9_F, RISCV::F10_F, RISCV::F11_F, RISCV::F12_F, RISCV::F13_F, RISCV::F14_F, RISCV::F15_F, RISCV::F16_F, RISCV::F17_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, RISCV::F28_F, RISCV::F29_F, RISCV::F30_F, RISCV::F31_F, RISCV::V0, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V0M2, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V0M4, RISCV::V4M4, RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V0M8, RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, 0 };
static const uint32_t CSR_XLEN_F32_V_Interrupt_RegMask[] = { 0xf0000080, 0x3fffffff, 0x0ffffffe, 0xf0000000, 0xffffffff, 0x0fffffff, 0x30000000, 0x6ffffffe, 0xfffffffc, 0xf9ffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff, };
static const MCPhysReg CSR_XLEN_F32_V_Interrupt_RVE_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::F0_F, RISCV::F1_F, RISCV::F2_F, RISCV::F3_F, RISCV::F4_F, RISCV::F5_F, RISCV::F6_F, RISCV::F7_F, RISCV::F8_F, RISCV::F9_F, RISCV::F10_F, RISCV::F11_F, RISCV::F12_F, RISCV::F13_F, RISCV::F14_F, RISCV::F15_F, RISCV::F16_F, RISCV::F17_F, RISCV::F18_F, RISCV::F19_F, RISCV::F20_F, RISCV::F21_F, RISCV::F22_F, RISCV::F23_F, RISCV::F24_F, RISCV::F25_F, RISCV::F26_F, RISCV::F27_F, RISCV::F28_F, RISCV::F29_F, RISCV::F30_F, RISCV::F31_F, RISCV::V0, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V0M2, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V0M4, RISCV::V4M4, RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V0M8, RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, 0 };
static const uint32_t CSR_XLEN_F32_V_Interrupt_RVE_RegMask[] = { 0xf0000080, 0x3fffffff, 0x00000ffe, 0xf0000000, 0xffffffff, 0x0fffffff, 0x30000000, 0x60000ffe, 0xe0001ffc, 0xf9ffffff, 0xffffff00, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff, };
static const MCPhysReg CSR_XLEN_F64_Interrupt_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::F0_D, RISCV::F1_D, RISCV::F2_D, RISCV::F3_D, RISCV::F4_D, RISCV::F5_D, RISCV::F6_D, RISCV::F7_D, RISCV::F8_D, RISCV::F9_D, RISCV::F10_D, RISCV::F11_D, RISCV::F12_D, RISCV::F13_D, RISCV::F14_D, RISCV::F15_D, RISCV::F16_D, RISCV::F17_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, RISCV::F28_D, RISCV::F29_D, RISCV::F30_D, RISCV::F31_D, 0 };
static const uint32_t CSR_XLEN_F64_Interrupt_RegMask[] = { 0x00000080, 0x30000000, 0xfffffffe, 0xffffffff, 0xffffffff, 0x0fffffff, 0x30000000, 0x6ffffffe, 0x1ffffffc, 0xf8000000, 0x000000ff, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_XLEN_F64_Interrupt_RVE_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::F0_D, RISCV::F1_D, RISCV::F2_D, RISCV::F3_D, RISCV::F4_D, RISCV::F5_D, RISCV::F6_D, RISCV::F7_D, RISCV::F8_D, RISCV::F9_D, RISCV::F10_D, RISCV::F11_D, RISCV::F12_D, RISCV::F13_D, RISCV::F14_D, RISCV::F15_D, RISCV::F16_D, RISCV::F17_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, RISCV::F28_D, RISCV::F29_D, RISCV::F30_D, RISCV::F31_D, 0 };
static const uint32_t CSR_XLEN_F64_Interrupt_RVE_RegMask[] = { 0x00000080, 0x30000000, 0xf0000ffe, 0xffffffff, 0xffffffff, 0x0fffffff, 0x30000000, 0x60000ffe, 0x00001ffc, 0xf8000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, };
static const MCPhysReg CSR_XLEN_F64_V_Interrupt_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::F0_D, RISCV::F1_D, RISCV::F2_D, RISCV::F3_D, RISCV::F4_D, RISCV::F5_D, RISCV::F6_D, RISCV::F7_D, RISCV::F8_D, RISCV::F9_D, RISCV::F10_D, RISCV::F11_D, RISCV::F12_D, RISCV::F13_D, RISCV::F14_D, RISCV::F15_D, RISCV::F16_D, RISCV::F17_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, RISCV::F28_D, RISCV::F29_D, RISCV::F30_D, RISCV::F31_D, RISCV::V0, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V0M2, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V0M4, RISCV::V4M4, RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V0M8, RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, 0 };
static const uint32_t CSR_XLEN_F64_V_Interrupt_RegMask[] = { 0xf0000080, 0x3fffffff, 0xfffffffe, 0xffffffff, 0xffffffff, 0x0fffffff, 0x30000000, 0x6ffffffe, 0xfffffffc, 0xf9ffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff, };
static const MCPhysReg CSR_XLEN_F64_V_Interrupt_RVE_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::F0_D, RISCV::F1_D, RISCV::F2_D, RISCV::F3_D, RISCV::F4_D, RISCV::F5_D, RISCV::F6_D, RISCV::F7_D, RISCV::F8_D, RISCV::F9_D, RISCV::F10_D, RISCV::F11_D, RISCV::F12_D, RISCV::F13_D, RISCV::F14_D, RISCV::F15_D, RISCV::F16_D, RISCV::F17_D, RISCV::F18_D, RISCV::F19_D, RISCV::F20_D, RISCV::F21_D, RISCV::F22_D, RISCV::F23_D, RISCV::F24_D, RISCV::F25_D, RISCV::F26_D, RISCV::F27_D, RISCV::F28_D, RISCV::F29_D, RISCV::F30_D, RISCV::F31_D, RISCV::V0, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V0M2, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V0M4, RISCV::V4M4, RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V0M8, RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, 0 };
static const uint32_t CSR_XLEN_F64_V_Interrupt_RVE_RegMask[] = { 0xf0000080, 0x3fffffff, 0xf0000ffe, 0xffffffff, 0xffffffff, 0x0fffffff, 0x30000000, 0x60000ffe, 0xe0001ffc, 0xf9ffffff, 0xffffff00, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff, };
static const MCPhysReg CSR_XLEN_V_Interrupt_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::X16, RISCV::X17, RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22, RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31, RISCV::V0, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V0M2, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V0M4, RISCV::V4M4, RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V0M8, RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, 0 };
static const uint32_t CSR_XLEN_V_Interrupt_RegMask[] = { 0xf0000080, 0x3fffffff, 0x0ffffffe, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x6ffffffe, 0xfffffffc, 0xf9ffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff, };
static const MCPhysReg CSR_XLEN_V_Interrupt_RVE_SaveList[] = { RISCV::X1, RISCV::X5, RISCV::X6, RISCV::X7, RISCV::X8, RISCV::X9, RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15, RISCV::V0, RISCV::V1, RISCV::V2, RISCV::V3, RISCV::V4, RISCV::V5, RISCV::V6, RISCV::V7, RISCV::V8, RISCV::V9, RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13, RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19, RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23, RISCV::V24, RISCV::V25, RISCV::V26, RISCV::V27, RISCV::V28, RISCV::V29, RISCV::V30, RISCV::V31, RISCV::V0M2, RISCV::V2M2, RISCV::V4M2, RISCV::V6M2, RISCV::V8M2, RISCV::V10M2, RISCV::V12M2, RISCV::V14M2, RISCV::V16M2, RISCV::V18M2, RISCV::V20M2, RISCV::V22M2, RISCV::V24M2, RISCV::V26M2, RISCV::V28M2, RISCV::V30M2, RISCV::V0M4, RISCV::V4M4, RISCV::V8M4, RISCV::V12M4, RISCV::V16M4, RISCV::V20M4, RISCV::V24M4, RISCV::V28M4, RISCV::V0M8, RISCV::V8M8, RISCV::V16M8, RISCV::V24M8, 0 };
static const uint32_t CSR_XLEN_V_Interrupt_RVE_RegMask[] = { 0xf0000080, 0x3fffffff, 0x00000ffe, 0x00000000, 0x00000000, 0x00000000, 0x30000000, 0x60000ffe, 0xe0001ffc, 0xf9ffffff, 0xffffff00, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x1fffffff, };


ArrayRef<const uint32_t *> RISCVGenRegisterInfo::getRegMasks() const {
  static const uint32_t *const Masks[] = {
    CSR_ILP32D_LP64D_RegMask,
    CSR_ILP32D_LP64D_V_RegMask,
    CSR_ILP32E_LP64E_RegMask,
    CSR_ILP32F_LP64F_RegMask,
    CSR_ILP32F_LP64F_V_RegMask,
    CSR_ILP32_LP64_RegMask,
    CSR_ILP32_LP64_V_RegMask,
    CSR_IPRA_RegMask,
    CSR_Interrupt_RegMask,
    CSR_Interrupt_RVE_RegMask,
    CSR_NoRegs_RegMask,
    CSR_RT_MostRegs_RegMask,
    CSR_RT_MostRegs_RVE_RegMask,
    CSR_XLEN_F32_Interrupt_RegMask,
    CSR_XLEN_F32_Interrupt_RVE_RegMask,
    CSR_XLEN_F32_V_Interrupt_RegMask,
    CSR_XLEN_F32_V_Interrupt_RVE_RegMask,
    CSR_XLEN_F64_Interrupt_RegMask,
    CSR_XLEN_F64_Interrupt_RVE_RegMask,
    CSR_XLEN_F64_V_Interrupt_RegMask,
    CSR_XLEN_F64_V_Interrupt_RVE_RegMask,
    CSR_XLEN_V_Interrupt_RegMask,
    CSR_XLEN_V_Interrupt_RVE_RegMask,
  };
  return ArrayRef(Masks);
}

bool RISCVGenRegisterInfo::
isGeneralPurposeRegister(const MachineFunction &MF, MCRegister PhysReg) const {
  return
      false;
}

bool RISCVGenRegisterInfo::
isGeneralPurposeRegisterClass(const TargetRegisterClass *RC) const {
  return
      false;
}

bool RISCVGenRegisterInfo::
isFixedRegister(const MachineFunction &MF, MCRegister PhysReg) const {
  return
      false;
}

bool RISCVGenRegisterInfo::
isArgumentRegister(const MachineFunction &MF, MCRegister PhysReg) const {
  return
      false;
}

bool RISCVGenRegisterInfo::
isConstantPhysReg(MCRegister PhysReg) const {
  return
      PhysReg == RISCV::VLENB ||
      PhysReg == RISCV::X0 ||
      PhysReg == RISCV::X0_H ||
      PhysReg == RISCV::X0_W ||
      false;
}

ArrayRef<const char *> RISCVGenRegisterInfo::getRegMaskNames() const {
  static const char *Names[] = {
    "CSR_ILP32D_LP64D",
    "CSR_ILP32D_LP64D_V",
    "CSR_ILP32E_LP64E",
    "CSR_ILP32F_LP64F",
    "CSR_ILP32F_LP64F_V",
    "CSR_ILP32_LP64",
    "CSR_ILP32_LP64_V",
    "CSR_IPRA",
    "CSR_Interrupt",
    "CSR_Interrupt_RVE",
    "CSR_NoRegs",
    "CSR_RT_MostRegs",
    "CSR_RT_MostRegs_RVE",
    "CSR_XLEN_F32_Interrupt",
    "CSR_XLEN_F32_Interrupt_RVE",
    "CSR_XLEN_F32_V_Interrupt",
    "CSR_XLEN_F32_V_Interrupt_RVE",
    "CSR_XLEN_F64_Interrupt",
    "CSR_XLEN_F64_Interrupt_RVE",
    "CSR_XLEN_F64_V_Interrupt",
    "CSR_XLEN_F64_V_Interrupt_RVE",
    "CSR_XLEN_V_Interrupt",
    "CSR_XLEN_V_Interrupt_RVE",
  };
  return ArrayRef(Names);
}

const RISCVFrameLowering *
RISCVGenRegisterInfo::getFrameLowering(const MachineFunction &MF) {
  return static_cast<const RISCVFrameLowering *>(
      MF.getSubtarget().getFrameLowering());
}

} // end namespace llvm

#endif // GET_REGINFO_TARGET_DESC

