// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/02/2025 16:53:45"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Coprocessador (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[3:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// KEY[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \vga_inst|Add0~25_sumout ;
wire \KEY[0]~input_o ;
wire \vga_inst|Add0~10 ;
wire \vga_inst|Add0~13_sumout ;
wire \vga_inst|Add0~14 ;
wire \vga_inst|Add0~5_sumout ;
wire \vga_inst|h_count[8]~DUPLICATE_q ;
wire \vga_inst|LessThan0~0_combout ;
wire \vga_inst|Add0~6 ;
wire \vga_inst|Add0~1_sumout ;
wire \vga_inst|h_count[7]~DUPLICATE_q ;
wire \vga_inst|LessThan0~1_combout ;
wire \vga_inst|Add0~26 ;
wire \vga_inst|Add0~29_sumout ;
wire \vga_inst|Add0~30 ;
wire \vga_inst|Add0~33_sumout ;
wire \vga_inst|Add0~34 ;
wire \vga_inst|Add0~37_sumout ;
wire \vga_inst|Add0~38 ;
wire \vga_inst|Add0~17_sumout ;
wire \vga_inst|Add0~18 ;
wire \vga_inst|Add0~21_sumout ;
wire \vga_inst|Add0~22 ;
wire \vga_inst|Add0~9_sumout ;
wire \vga_inst|h_sync~0_combout ;
wire \vga_inst|h_sync~q ;
wire \vga_inst|Add1~37_sumout ;
wire \vga_inst|Add1~10 ;
wire \vga_inst|Add1~17_sumout ;
wire \vga_inst|Add1~18 ;
wire \vga_inst|Add1~1_sumout ;
wire \vga_inst|Add1~2 ;
wire \vga_inst|Add1~21_sumout ;
wire \vga_inst|v_count[9]~DUPLICATE_q ;
wire \vga_inst|LessThan1~0_combout ;
wire \vga_inst|LessThan1~1_combout ;
wire \vga_inst|Add1~38 ;
wire \vga_inst|Add1~33_sumout ;
wire \vga_inst|Add1~34 ;
wire \vga_inst|Add1~25_sumout ;
wire \vga_inst|Add1~26 ;
wire \vga_inst|Add1~29_sumout ;
wire \vga_inst|Add1~30 ;
wire \vga_inst|Add1~5_sumout ;
wire \vga_inst|Add1~6 ;
wire \vga_inst|Add1~13_sumout ;
wire \vga_inst|Add1~14 ;
wire \vga_inst|Add1~9_sumout ;
wire \vga_inst|v_sync~0_combout ;
wire \vga_inst|v_sync~1_combout ;
wire \vga_inst|v_sync~q ;
wire \vga_inst|v_count[6]~DUPLICATE_q ;
wire \vga_inst|video_on~0_combout ;
wire \vga_inst|video_on~1_combout ;
wire \vga_inst|video_on~2_combout ;
wire \vga_inst|h_count[6]~DUPLICATE_q ;
wire \vga_inst|Add3~14 ;
wire \vga_inst|Add3~15 ;
wire \vga_inst|Add3~18 ;
wire \vga_inst|Add3~19 ;
wire \vga_inst|Add3~22 ;
wire \vga_inst|Add3~23 ;
wire \vga_inst|Add3~26 ;
wire \vga_inst|Add3~27 ;
wire \vga_inst|Add3~30 ;
wire \vga_inst|Add3~31 ;
wire \vga_inst|Add3~34 ;
wire \vga_inst|Add3~35 ;
wire \vga_inst|Add3~38 ;
wire \vga_inst|Add3~39 ;
wire \vga_inst|Add3~2 ;
wire \vga_inst|Add3~3 ;
wire \vga_inst|Add3~5_sumout ;
wire \vga_inst|read_addr[14]~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \vga_inst|Add3~6 ;
wire \vga_inst|Add3~7 ;
wire \vga_inst|Add3~9_sumout ;
wire \vga_inst|read_addr[15]~2_combout ;
wire \vga_inst|Add3~1_sumout ;
wire \vga_inst|read_addr[13]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA_R~0_combout ;
wire \SW[1]~input_o ;
wire \resizer|u_nn|Add0~13_sumout ;
wire \resizer|u_ba|Add3~1_sumout ;
wire \resizer|u_ba|Add3~26 ;
wire \resizer|u_ba|Add3~29_sumout ;
wire \resizer|u_ba|Add3~30 ;
wire \resizer|u_ba|Add3~33_sumout ;
wire \resizer|u_ba|Add3~34 ;
wire \resizer|u_ba|Add3~37_sumout ;
wire \resizer|u_ba|Add3~38 ;
wire \resizer|u_ba|Add3~41_sumout ;
wire \resizer|u_ba|Add3~42 ;
wire \resizer|u_ba|Add3~45_sumout ;
wire \resizer|Mux40~2_combout ;
wire \resizer|u_ba|Add3~46 ;
wire \resizer|u_ba|Add3~49_sumout ;
wire \resizer|u_ba|ptr[12]~0_combout ;
wire \resizer|u_ba|ptr[12]~1_combout ;
wire \resizer|u_ba|Add3~2 ;
wire \resizer|u_ba|Add3~5_sumout ;
wire \resizer|u_ba|Add3~6 ;
wire \resizer|u_ba|Add3~9_sumout ;
wire \resizer|u_ba|Add3~10 ;
wire \resizer|u_ba|Add3~13_sumout ;
wire \resizer|u_ba|Add3~14 ;
wire \resizer|u_ba|Add3~17_sumout ;
wire \resizer|u_ba|Add3~18 ;
wire \resizer|u_ba|Add3~21_sumout ;
wire \resizer|u_ba|Add3~22 ;
wire \resizer|u_ba|Add3~25_sumout ;
wire \resizer|Mux40~3_combout ;
wire \resizer|Mux40~4_combout ;
wire \resizer|Mux40~5_combout ;
wire \KEY[1]~input_o ;
wire \resizer|Mux40~0_combout ;
wire \resizer|u_nn|Add0~6 ;
wire \resizer|u_nn|Add0~1_sumout ;
wire \resizer|Mux40~1_combout ;
wire \resizer|u_nn|Add0~2 ;
wire \resizer|u_nn|Add0~65_sumout ;
wire \resizer|u_nn|ptr[13]~0_combout ;
wire \resizer|u_nn|ptr[1]~DUPLICATE_q ;
wire \resizer|Mux40~6_combout ;
wire \resizer|u_nn|ptr[3]~DUPLICATE_q ;
wire \resizer|Mux40~7_combout ;
wire \resizer|Mux40~8_combout ;
wire \main_fsm|Selector2~0_combout ;
wire \main_fsm|current_state.S_FINISH~q ;
wire \prev_start~0_combout ;
wire \prev_start~q ;
wire \main_fsm|Selector0~0_combout ;
wire \main_fsm|current_state.S_IDLE~q ;
wire \main_fsm|Selector1~0_combout ;
wire \main_fsm|current_state.S_PROCESSING~q ;
wire \resizer|u_nn|Add0~14 ;
wire \resizer|u_nn|Add0~17_sumout ;
wire \resizer|u_nn|Add0~18 ;
wire \resizer|u_nn|Add0~21_sumout ;
wire \resizer|u_nn|Add0~22 ;
wire \resizer|u_nn|Add0~25_sumout ;
wire \resizer|u_nn|Add0~26 ;
wire \resizer|u_nn|Add0~29_sumout ;
wire \resizer|u_nn|Add0~30 ;
wire \resizer|u_nn|Add0~33_sumout ;
wire \resizer|u_nn|Add0~34 ;
wire \resizer|u_nn|Add0~37_sumout ;
wire \resizer|u_nn|Add0~38 ;
wire \resizer|u_nn|Add0~41_sumout ;
wire \resizer|u_nn|Add0~42 ;
wire \resizer|u_nn|Add0~45_sumout ;
wire \resizer|u_nn|Add0~46 ;
wire \resizer|u_nn|Add0~49_sumout ;
wire \resizer|u_nn|Add0~50 ;
wire \resizer|u_nn|Add0~53_sumout ;
wire \resizer|u_nn|Add0~54 ;
wire \resizer|u_nn|Add0~57_sumout ;
wire \resizer|u_nn|Add0~58 ;
wire \resizer|u_nn|Add0~61_sumout ;
wire \resizer|u_nn|Add0~62 ;
wire \resizer|u_nn|Add0~9_sumout ;
wire \resizer|u_nn|Add0~10 ;
wire \resizer|u_nn|Add0~5_sumout ;
wire \SW[0]~input_o ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~34 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~30 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~26 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~22 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~18 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~14 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~10 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~34 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~30 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~26 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~22 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~18 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~14 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~10 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~34 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~30 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~26 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~22 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~18 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~14 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~10 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~34 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~30 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~26 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~22 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~18 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~14 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~10 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \resizer|u_ba|ptr[3]~DUPLICATE_q ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~34 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~30 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~26 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~22 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~18 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~14 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~10 ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48_combout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33_sumout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \resizer|u_dec|Add1~0_combout ;
wire \resizer|u_dec|Add1~1_combout ;
wire \resizer|u_dec|Add1~4_combout ;
wire \resizer|u_dec|Add1~3_combout ;
wire \resizer|u_dec|Add1~2_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~6 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~10 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~14 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~18 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~22 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~26 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~30 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~6 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~18 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~22 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~26 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~30 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~34 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~38 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~6 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~10 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~22 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~26 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~30 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~34 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~38 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~6 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~10 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~14 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~26 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~30 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~34 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~38 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~30 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~34 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~38 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~34 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~38 ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26_cout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17_combout ;
wire \resizer|u_dec|Add2~10 ;
wire \resizer|u_dec|Add2~14 ;
wire \resizer|u_dec|Add2~18 ;
wire \resizer|u_dec|Add2~22 ;
wire \resizer|u_dec|Add2~26 ;
wire \resizer|u_dec|Add2~30 ;
wire \resizer|u_dec|Add2~34 ;
wire \resizer|u_dec|Add2~6 ;
wire \resizer|u_dec|Add2~1_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~38 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~39 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~34 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~35 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~18 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~19 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~22 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~23 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~26 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~27 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~30 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~31 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~6 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~7 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~42 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~38 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~34 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~14 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~18 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~22 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~26 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~30 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~10 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~42 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~38 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~34 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~30 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~10 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~14 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~18 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~22 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~26 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~42 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~38 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~34 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~30 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~26 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~10 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~14 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~18 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~22 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~42 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~38 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~34 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~30 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~26 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~22 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~10 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~14 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~18 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~42 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~38 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~34 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~30 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~26 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~22 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~18 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~10 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~14 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~42 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~38 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~34 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~30 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~26 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~22 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~18 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~14 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~10 ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~7 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~15 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~11 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~18 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~19 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~22 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~23 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~26 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~27 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~39 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~18 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~14 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~22 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~26 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~30 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~46 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~14 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~22 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~18 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~26 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~30 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~22 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~26 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~30 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~42 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~46 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~30 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~42 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~46 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~30 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~42 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~46 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~18 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~30 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~46 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~42 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~22 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~42 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~46 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~6 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~10 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~14 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~18 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~22 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~34 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~38 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~42 ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26_cout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77_combout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41_sumout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ;
wire \resizer|u_pr|Add2~10 ;
wire \resizer|u_pr|Add2~11 ;
wire \resizer|u_pr|Add2~14 ;
wire \resizer|u_pr|Add2~15 ;
wire \resizer|u_pr|Add2~18 ;
wire \resizer|u_pr|Add2~19 ;
wire \resizer|u_pr|Add2~22 ;
wire \resizer|u_pr|Add2~23 ;
wire \resizer|u_pr|Add2~26 ;
wire \resizer|u_pr|Add2~27 ;
wire \resizer|u_pr|Add2~30 ;
wire \resizer|u_pr|Add2~31 ;
wire \resizer|u_pr|Add2~34 ;
wire \resizer|u_pr|Add2~35 ;
wire \resizer|u_pr|Add2~38 ;
wire \resizer|u_pr|Add2~39 ;
wire \resizer|u_pr|Add2~6 ;
wire \resizer|u_pr|Add2~7 ;
wire \resizer|u_pr|Add2~1_sumout ;
wire \resizer|u_nn|Add2~10 ;
wire \resizer|u_nn|Add2~11 ;
wire \resizer|u_nn|Add2~14 ;
wire \resizer|u_nn|Add2~15 ;
wire \resizer|u_nn|Add2~18 ;
wire \resizer|u_nn|Add2~19 ;
wire \resizer|u_nn|Add2~22 ;
wire \resizer|u_nn|Add2~23 ;
wire \resizer|u_nn|Add2~26 ;
wire \resizer|u_nn|Add2~27 ;
wire \resizer|u_nn|Add2~30 ;
wire \resizer|u_nn|Add2~31 ;
wire \resizer|u_nn|Add2~34 ;
wire \resizer|u_nn|Add2~35 ;
wire \resizer|u_nn|Add2~38 ;
wire \resizer|u_nn|Add2~39 ;
wire \resizer|u_nn|Add2~6 ;
wire \resizer|u_nn|Add2~7 ;
wire \resizer|u_nn|Add2~1_sumout ;
wire \resizer|Mux9~1_combout ;
wire \resizer|u_dec|Add2~5_sumout ;
wire \resizer|u_nn|Add2~5_sumout ;
wire \resizer|u_pr|Add2~5_sumout ;
wire \resizer|Mux10~1_combout ;
wire \resizer|u_dec|Add2~33_sumout ;
wire \resizer|u_pr|Add2~37_sumout ;
wire \resizer|u_nn|Add2~37_sumout ;
wire \resizer|Mux11~1_combout ;
wire \resizer|u_dec|Add2~29_sumout ;
wire \resizer|u_nn|Add2~33_sumout ;
wire \resizer|u_pr|Add2~33_sumout ;
wire \resizer|Mux12~1_combout ;
wire \resizer|u_dec|Add2~25_sumout ;
wire \resizer|u_nn|Add2~29_sumout ;
wire \resizer|u_pr|Add2~29_sumout ;
wire \resizer|Mux13~1_combout ;
wire \resizer|u_dec|Add2~21_sumout ;
wire \resizer|u_pr|Add2~25_sumout ;
wire \resizer|u_nn|Add2~25_sumout ;
wire \resizer|Mux14~1_combout ;
wire \resizer|u_dec|Add2~17_sumout ;
wire \resizer|u_nn|Add2~21_sumout ;
wire \resizer|u_pr|Add2~21_sumout ;
wire \resizer|Mux15~1_combout ;
wire \resizer|u_dec|Add2~13_sumout ;
wire \resizer|u_nn|Add2~17_sumout ;
wire \resizer|u_pr|Add2~17_sumout ;
wire \resizer|Mux16~1_combout ;
wire \resizer|u_dec|Add2~9_sumout ;
wire \resizer|u_nn|Add2~13_sumout ;
wire \resizer|u_pr|Add2~13_sumout ;
wire \resizer|Mux17~1_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout ;
wire \resizer|u_pr|Add2~9_sumout ;
wire \resizer|u_nn|Add2~9_sumout ;
wire \resizer|Mux18~1_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout ;
wire \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ;
wire \Add0~10 ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~34 ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~46 ;
wire \Add0~50 ;
wire \Add0~54 ;
wire \Add0~58 ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~1_sumout ;
wire \Add0~9_sumout ;
wire \Add0~13_sumout ;
wire \Add0~17_sumout ;
wire \Add0~21_sumout ;
wire \Add0~25_sumout ;
wire \Add0~29_sumout ;
wire \Add0~33_sumout ;
wire \Add0~37_sumout ;
wire \Add0~41_sumout ;
wire \Add0~45_sumout ;
wire \Add0~49_sumout ;
wire \Add0~53_sumout ;
wire \Add0~57_sumout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ;
wire \resizer|Mux10~0_combout ;
wire \resizer|Mux9~0_combout ;
wire \resizer|Mux23~0_combout ;
wire \resizer|Mux22~0_combout ;
wire \resizer|Mux21~0_combout ;
wire \resizer|Mux20~0_combout ;
wire \resizer|Mux19~0_combout ;
wire \resizer|Mux18~0_combout ;
wire \resizer|Mux17~0_combout ;
wire \resizer|Mux16~0_combout ;
wire \resizer|Mux15~0_combout ;
wire \resizer|Mux14~0_combout ;
wire \resizer|Mux13~0_combout ;
wire \resizer|Mux12~0_combout ;
wire \resizer|Mux11~0_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ;
wire \Add3~10 ;
wire \Add3~14 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~46 ;
wire \Add3~50 ;
wire \Add3~54 ;
wire \Add3~58 ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \Add3~1_sumout ;
wire \Add3~9_sumout ;
wire \Add3~13_sumout ;
wire \Add3~17_sumout ;
wire \Add3~21_sumout ;
wire \Add3~25_sumout ;
wire \Add3~29_sumout ;
wire \Add3~33_sumout ;
wire \Add3~37_sumout ;
wire \Add3~41_sumout ;
wire \Add3~45_sumout ;
wire \Add3~49_sumout ;
wire \Add3~53_sumout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \Add3~57_sumout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Add1~9_sumout ;
wire \Add1~13_sumout ;
wire \Add1~17_sumout ;
wire \Add1~21_sumout ;
wire \Add1~25_sumout ;
wire \Add1~29_sumout ;
wire \Add1~33_sumout ;
wire \Add1~37_sumout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \resizer|u_ba|Add1~74 ;
wire \resizer|u_ba|Add1~66 ;
wire \resizer|u_ba|Add1~33_sumout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ;
wire \resizer|u_ba|Add1~65_sumout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \resizer|u_ba|Add1~73_sumout ;
wire \resizer|u_ba|Add1~70_cout ;
wire \resizer|u_ba|Add1~71 ;
wire \resizer|u_ba|Add1~38_cout ;
wire \resizer|u_ba|Add1~39 ;
wire \resizer|u_ba|Add1~1_sumout ;
wire \resizer|Mux7~0_combout ;
wire \resizer|u_ba|ptr[0]~DUPLICATE_q ;
wire \resizer|Mux39~0_combout ;
wire \resizer|Mux38~0_combout ;
wire \resizer|Mux37~0_combout ;
wire \resizer|Mux36~0_combout ;
wire \resizer|Mux35~0_combout ;
wire \resizer|Mux34~0_combout ;
wire \resizer|Mux33~0_combout ;
wire \resizer|Mux32~0_combout ;
wire \resizer|Mux31~0_combout ;
wire \resizer|Mux30~0_combout ;
wire \resizer|Mux29~0_combout ;
wire \resizer|Mux28~0_combout ;
wire \resizer|Mux27~0_combout ;
wire \vga_inst|read_addr[0]~3_combout ;
wire \vga_inst|read_addr[1]~4_combout ;
wire \vga_inst|read_addr[2]~5_combout ;
wire \vga_inst|read_addr[3]~6_combout ;
wire \vga_inst|read_addr[4]~7_combout ;
wire \vga_inst|read_addr[5]~8_combout ;
wire \vga_inst|Add3~13_sumout ;
wire \vga_inst|read_addr[6]~9_combout ;
wire \vga_inst|Add3~17_sumout ;
wire \vga_inst|read_addr[7]~10_combout ;
wire \vga_inst|Add3~21_sumout ;
wire \vga_inst|read_addr[8]~11_combout ;
wire \vga_inst|Add3~25_sumout ;
wire \vga_inst|read_addr[9]~12_combout ;
wire \vga_inst|Add3~29_sumout ;
wire \vga_inst|read_addr[10]~13_combout ;
wire \vga_inst|Add3~33_sumout ;
wire \vga_inst|read_addr[11]~14_combout ;
wire \vga_inst|Add3~37_sumout ;
wire \vga_inst|read_addr[12]~15_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \VGA_R~3_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \VGA_R~2_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \VGA_R~1_combout ;
wire \VGA_R~4_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ;
wire \resizer|u_ba|Add1~34 ;
wire \resizer|u_ba|Add1~41_sumout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ;
wire \resizer|u_ba|Add1~2 ;
wire \resizer|u_ba|Add1~3 ;
wire \resizer|u_ba|Add1~5_sumout ;
wire \resizer|Mux6~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \VGA_R~6_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \VGA_R~5_combout ;
wire \VGA_R~7_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ;
wire \resizer|u_ba|Add1~42 ;
wire \resizer|u_ba|Add1~45_sumout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ;
wire \resizer|u_ba|Add1~6 ;
wire \resizer|u_ba|Add1~7 ;
wire \resizer|u_ba|Add1~9_sumout ;
wire \resizer|Mux5~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \VGA_R~8_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \VGA_R~9_combout ;
wire \VGA_R~10_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \resizer|u_ba|Add1~46 ;
wire \resizer|u_ba|Add1~49_sumout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ;
wire \resizer|u_ba|Add1~10 ;
wire \resizer|u_ba|Add1~11 ;
wire \resizer|u_ba|Add1~13_sumout ;
wire \resizer|Mux4~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \VGA_R~12_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \VGA_R~11_combout ;
wire \VGA_R~13_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ;
wire \resizer|u_ba|Add1~50 ;
wire \resizer|u_ba|Add1~53_sumout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ;
wire \resizer|u_ba|Add1~14 ;
wire \resizer|u_ba|Add1~15 ;
wire \resizer|u_ba|Add1~17_sumout ;
wire \resizer|Mux3~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \VGA_R~15_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \VGA_R~14_combout ;
wire \VGA_R~16_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ;
wire \resizer|u_ba|Add1~54 ;
wire \resizer|u_ba|Add1~57_sumout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ;
wire \resizer|u_ba|Add1~18 ;
wire \resizer|u_ba|Add1~19 ;
wire \resizer|u_ba|Add1~21_sumout ;
wire \resizer|Mux2~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \VGA_R~17_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \VGA_R~18_combout ;
wire \VGA_R~19_combout ;
wire \resizer|u_ba|Add1~58 ;
wire \resizer|u_ba|Add1~61_sumout ;
wire \resizer|u_ba|Add1~22 ;
wire \resizer|u_ba|Add1~23 ;
wire \resizer|u_ba|Add1~25_sumout ;
wire \resizer|Mux1~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \VGA_R~21_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \VGA_R~20_combout ;
wire \VGA_R~22_combout ;
wire \resizer|u_ba|Add1~26 ;
wire \resizer|u_ba|Add1~27 ;
wire \resizer|u_ba|Add1~29_sumout ;
wire \resizer|Mux0~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \VGA_R~23_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \VGA_R~24_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \VGA_R~25_combout ;
wire [2:0] \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w ;
wire [9:0] \vga_inst|v_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [12:0] \resizer|u_ba|ptr ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w ;
wire [9:0] \vga_inst|h_count ;
wire [16:0] \resizer|u_nn|ptr ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w ;
wire [1:0] \rom0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w ;
wire [1:0] \rom2|altsyncram_component|auto_generated|address_reg_a ;
wire [1:0] \rom0|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w ;
wire [2:0] \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w ;
wire [1:0] \rom3|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w ;
wire [2:0] \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w ;
wire [2:0] \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [2:0] \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [2:0] \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [1:0] \rom1|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \rom3|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \rom2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \rom1|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [2:0] \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [2:0] \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [2:0] \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [2:0] \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w ;

wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a17  = \rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a19  = \rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a21  = \rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a23  = \rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a19  = \rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a21  = \rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a23  = \rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a19  = \rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a19  = \rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a21  = \rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a21  = \rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a23  = \rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a23  = \rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a17  = \rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a17  = \rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a17  = \rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \VGA_CLK~output (
	.i(\CLOCK_50~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_inst|h_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_inst|v_sync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga_inst|video_on~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_R~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_R~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_R~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_R~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_R~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_R~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_R~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_R~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_R~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_R~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_R~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_R~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_R~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_R~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_R~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_R~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_R~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_R~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_R~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_R~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_R~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_R~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_R~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_R~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N30
cyclonev_lcell_comb \vga_inst|Add0~25 (
// Equation(s):
// \vga_inst|Add0~25_sumout  = SUM(( \vga_inst|h_count [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add0~26  = CARRY(( \vga_inst|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~25_sumout ),
	.cout(\vga_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~25 .extended_lut = "off";
defparam \vga_inst|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y22_N55
dffeas \vga_inst|h_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[8] .is_wysiwyg = "true";
defparam \vga_inst|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N48
cyclonev_lcell_comb \vga_inst|Add0~9 (
// Equation(s):
// \vga_inst|Add0~9_sumout  = SUM(( \vga_inst|h_count [6] ) + ( GND ) + ( \vga_inst|Add0~22  ))
// \vga_inst|Add0~10  = CARRY(( \vga_inst|h_count [6] ) + ( GND ) + ( \vga_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~9_sumout ),
	.cout(\vga_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~9 .extended_lut = "off";
defparam \vga_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N51
cyclonev_lcell_comb \vga_inst|Add0~13 (
// Equation(s):
// \vga_inst|Add0~13_sumout  = SUM(( \vga_inst|h_count [7] ) + ( GND ) + ( \vga_inst|Add0~10  ))
// \vga_inst|Add0~14  = CARRY(( \vga_inst|h_count [7] ) + ( GND ) + ( \vga_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~13_sumout ),
	.cout(\vga_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~13 .extended_lut = "off";
defparam \vga_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N53
dffeas \vga_inst|h_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[7] .is_wysiwyg = "true";
defparam \vga_inst|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N54
cyclonev_lcell_comb \vga_inst|Add0~5 (
// Equation(s):
// \vga_inst|Add0~5_sumout  = SUM(( \vga_inst|h_count [8] ) + ( GND ) + ( \vga_inst|Add0~14  ))
// \vga_inst|Add0~6  = CARRY(( \vga_inst|h_count [8] ) + ( GND ) + ( \vga_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~5_sumout ),
	.cout(\vga_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~5 .extended_lut = "off";
defparam \vga_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N56
dffeas \vga_inst|h_count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N6
cyclonev_lcell_comb \vga_inst|LessThan0~0 (
// Equation(s):
// \vga_inst|LessThan0~0_combout  = ( \vga_inst|h_count [0] & ( (\vga_inst|h_count [3] & (\vga_inst|h_count [4] & (\vga_inst|h_count [1] & \vga_inst|h_count [2]))) ) )

	.dataa(!\vga_inst|h_count [3]),
	.datab(!\vga_inst|h_count [4]),
	.datac(!\vga_inst|h_count [1]),
	.datad(!\vga_inst|h_count [2]),
	.datae(gnd),
	.dataf(!\vga_inst|h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan0~0 .extended_lut = "off";
defparam \vga_inst|LessThan0~0 .lut_mask = 64'h0000000000010001;
defparam \vga_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N57
cyclonev_lcell_comb \vga_inst|Add0~1 (
// Equation(s):
// \vga_inst|Add0~1_sumout  = SUM(( \vga_inst|h_count [9] ) + ( GND ) + ( \vga_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~1 .extended_lut = "off";
defparam \vga_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N59
dffeas \vga_inst|h_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[9] .is_wysiwyg = "true";
defparam \vga_inst|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N52
dffeas \vga_inst|h_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N18
cyclonev_lcell_comb \vga_inst|LessThan0~1 (
// Equation(s):
// \vga_inst|LessThan0~1_combout  = ( \vga_inst|h_count [9] & ( \vga_inst|h_count[7]~DUPLICATE_q  & ( \vga_inst|h_count[8]~DUPLICATE_q  ) ) ) # ( \vga_inst|h_count [9] & ( !\vga_inst|h_count[7]~DUPLICATE_q  & ( (\vga_inst|h_count[8]~DUPLICATE_q  & 
// (((\vga_inst|h_count [6]) # (\vga_inst|LessThan0~0_combout )) # (\vga_inst|h_count [5]))) ) ) )

	.dataa(!\vga_inst|h_count [5]),
	.datab(!\vga_inst|h_count[8]~DUPLICATE_q ),
	.datac(!\vga_inst|LessThan0~0_combout ),
	.datad(!\vga_inst|h_count [6]),
	.datae(!\vga_inst|h_count [9]),
	.dataf(!\vga_inst|h_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan0~1 .extended_lut = "off";
defparam \vga_inst|LessThan0~1 .lut_mask = 64'h0000133300003333;
defparam \vga_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N31
dffeas \vga_inst|h_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[0] .is_wysiwyg = "true";
defparam \vga_inst|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N33
cyclonev_lcell_comb \vga_inst|Add0~29 (
// Equation(s):
// \vga_inst|Add0~29_sumout  = SUM(( \vga_inst|h_count [1] ) + ( GND ) + ( \vga_inst|Add0~26  ))
// \vga_inst|Add0~30  = CARRY(( \vga_inst|h_count [1] ) + ( GND ) + ( \vga_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~29_sumout ),
	.cout(\vga_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~29 .extended_lut = "off";
defparam \vga_inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N34
dffeas \vga_inst|h_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[1] .is_wysiwyg = "true";
defparam \vga_inst|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N36
cyclonev_lcell_comb \vga_inst|Add0~33 (
// Equation(s):
// \vga_inst|Add0~33_sumout  = SUM(( \vga_inst|h_count [2] ) + ( GND ) + ( \vga_inst|Add0~30  ))
// \vga_inst|Add0~34  = CARRY(( \vga_inst|h_count [2] ) + ( GND ) + ( \vga_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~33_sumout ),
	.cout(\vga_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~33 .extended_lut = "off";
defparam \vga_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N38
dffeas \vga_inst|h_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[2] .is_wysiwyg = "true";
defparam \vga_inst|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N39
cyclonev_lcell_comb \vga_inst|Add0~37 (
// Equation(s):
// \vga_inst|Add0~37_sumout  = SUM(( \vga_inst|h_count [3] ) + ( GND ) + ( \vga_inst|Add0~34  ))
// \vga_inst|Add0~38  = CARRY(( \vga_inst|h_count [3] ) + ( GND ) + ( \vga_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~37_sumout ),
	.cout(\vga_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~37 .extended_lut = "off";
defparam \vga_inst|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N40
dffeas \vga_inst|h_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[3] .is_wysiwyg = "true";
defparam \vga_inst|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N42
cyclonev_lcell_comb \vga_inst|Add0~17 (
// Equation(s):
// \vga_inst|Add0~17_sumout  = SUM(( \vga_inst|h_count [4] ) + ( GND ) + ( \vga_inst|Add0~38  ))
// \vga_inst|Add0~18  = CARRY(( \vga_inst|h_count [4] ) + ( GND ) + ( \vga_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~17_sumout ),
	.cout(\vga_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~17 .extended_lut = "off";
defparam \vga_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N44
dffeas \vga_inst|h_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[4] .is_wysiwyg = "true";
defparam \vga_inst|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N45
cyclonev_lcell_comb \vga_inst|Add0~21 (
// Equation(s):
// \vga_inst|Add0~21_sumout  = SUM(( \vga_inst|h_count [5] ) + ( GND ) + ( \vga_inst|Add0~18  ))
// \vga_inst|Add0~22  = CARRY(( \vga_inst|h_count [5] ) + ( GND ) + ( \vga_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~21_sumout ),
	.cout(\vga_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~21 .extended_lut = "off";
defparam \vga_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N47
dffeas \vga_inst|h_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[5] .is_wysiwyg = "true";
defparam \vga_inst|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y22_N50
dffeas \vga_inst|h_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[6] .is_wysiwyg = "true";
defparam \vga_inst|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N6
cyclonev_lcell_comb \vga_inst|h_sync~0 (
// Equation(s):
// \vga_inst|h_sync~0_combout  = ( \vga_inst|h_count [4] & ( \vga_inst|h_count[7]~DUPLICATE_q  & ( (!\vga_inst|h_count [9]) # (((\vga_inst|h_count [6] & \vga_inst|h_count [5])) # (\vga_inst|h_count[8]~DUPLICATE_q )) ) ) ) # ( !\vga_inst|h_count [4] & ( 
// \vga_inst|h_count[7]~DUPLICATE_q  & ( (!\vga_inst|h_count [9]) # (((!\vga_inst|h_count [6] & !\vga_inst|h_count [5])) # (\vga_inst|h_count[8]~DUPLICATE_q )) ) ) ) # ( \vga_inst|h_count [4] & ( !\vga_inst|h_count[7]~DUPLICATE_q  ) ) # ( !\vga_inst|h_count 
// [4] & ( !\vga_inst|h_count[7]~DUPLICATE_q  ) )

	.dataa(!\vga_inst|h_count [6]),
	.datab(!\vga_inst|h_count [9]),
	.datac(!\vga_inst|h_count [5]),
	.datad(!\vga_inst|h_count[8]~DUPLICATE_q ),
	.datae(!\vga_inst|h_count [4]),
	.dataf(!\vga_inst|h_count[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|h_sync~0 .extended_lut = "off";
defparam \vga_inst|h_sync~0 .lut_mask = 64'hFFFFFFFFECFFCDFF;
defparam \vga_inst|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y22_N8
dffeas \vga_inst|h_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|h_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_sync .is_wysiwyg = "true";
defparam \vga_inst|h_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N0
cyclonev_lcell_comb \vga_inst|Add1~37 (
// Equation(s):
// \vga_inst|Add1~37_sumout  = SUM(( \vga_inst|v_count [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add1~38  = CARRY(( \vga_inst|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~37_sumout ),
	.cout(\vga_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~37 .extended_lut = "off";
defparam \vga_inst|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N18
cyclonev_lcell_comb \vga_inst|Add1~9 (
// Equation(s):
// \vga_inst|Add1~9_sumout  = SUM(( \vga_inst|v_count [6] ) + ( GND ) + ( \vga_inst|Add1~14  ))
// \vga_inst|Add1~10  = CARRY(( \vga_inst|v_count [6] ) + ( GND ) + ( \vga_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~9_sumout ),
	.cout(\vga_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~9 .extended_lut = "off";
defparam \vga_inst|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N21
cyclonev_lcell_comb \vga_inst|Add1~17 (
// Equation(s):
// \vga_inst|Add1~17_sumout  = SUM(( \vga_inst|v_count [7] ) + ( GND ) + ( \vga_inst|Add1~10  ))
// \vga_inst|Add1~18  = CARRY(( \vga_inst|v_count [7] ) + ( GND ) + ( \vga_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~17_sumout ),
	.cout(\vga_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~17 .extended_lut = "off";
defparam \vga_inst|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N23
dffeas \vga_inst|v_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[7] .is_wysiwyg = "true";
defparam \vga_inst|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N28
dffeas \vga_inst|v_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[9] .is_wysiwyg = "true";
defparam \vga_inst|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N24
cyclonev_lcell_comb \vga_inst|Add1~1 (
// Equation(s):
// \vga_inst|Add1~1_sumout  = SUM(( \vga_inst|v_count [8] ) + ( GND ) + ( \vga_inst|Add1~18  ))
// \vga_inst|Add1~2  = CARRY(( \vga_inst|v_count [8] ) + ( GND ) + ( \vga_inst|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~1_sumout ),
	.cout(\vga_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~1 .extended_lut = "off";
defparam \vga_inst|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N26
dffeas \vga_inst|v_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[8] .is_wysiwyg = "true";
defparam \vga_inst|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N27
cyclonev_lcell_comb \vga_inst|Add1~21 (
// Equation(s):
// \vga_inst|Add1~21_sumout  = SUM(( \vga_inst|v_count [9] ) + ( GND ) + ( \vga_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~21 .extended_lut = "off";
defparam \vga_inst|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N29
dffeas \vga_inst|v_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N42
cyclonev_lcell_comb \vga_inst|LessThan1~0 (
// Equation(s):
// \vga_inst|LessThan1~0_combout  = ( !\vga_inst|v_count [4] & ( (!\vga_inst|v_count [6] & (!\vga_inst|v_count [5] & !\vga_inst|v_count [8])) ) )

	.dataa(!\vga_inst|v_count [6]),
	.datab(!\vga_inst|v_count [5]),
	.datac(!\vga_inst|v_count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|v_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_inst|LessThan1~0 .lut_mask = 64'h8080808000000000;
defparam \vga_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N33
cyclonev_lcell_comb \vga_inst|LessThan1~1 (
// Equation(s):
// \vga_inst|LessThan1~1_combout  = ( \vga_inst|v_count[9]~DUPLICATE_q  & ( \vga_inst|LessThan1~0_combout  & ( ((\vga_inst|v_count [3] & \vga_inst|v_count [2])) # (\vga_inst|v_count [7]) ) ) ) # ( \vga_inst|v_count[9]~DUPLICATE_q  & ( 
// !\vga_inst|LessThan1~0_combout  ) )

	.dataa(!\vga_inst|v_count [7]),
	.datab(!\vga_inst|v_count [3]),
	.datac(!\vga_inst|v_count [2]),
	.datad(gnd),
	.datae(!\vga_inst|v_count[9]~DUPLICATE_q ),
	.dataf(!\vga_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_inst|LessThan1~1 .lut_mask = 64'h0000FFFF00005757;
defparam \vga_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N2
dffeas \vga_inst|v_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[0] .is_wysiwyg = "true";
defparam \vga_inst|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N3
cyclonev_lcell_comb \vga_inst|Add1~33 (
// Equation(s):
// \vga_inst|Add1~33_sumout  = SUM(( \vga_inst|v_count [1] ) + ( GND ) + ( \vga_inst|Add1~38  ))
// \vga_inst|Add1~34  = CARRY(( \vga_inst|v_count [1] ) + ( GND ) + ( \vga_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~33_sumout ),
	.cout(\vga_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~33 .extended_lut = "off";
defparam \vga_inst|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N5
dffeas \vga_inst|v_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[1] .is_wysiwyg = "true";
defparam \vga_inst|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N6
cyclonev_lcell_comb \vga_inst|Add1~25 (
// Equation(s):
// \vga_inst|Add1~25_sumout  = SUM(( \vga_inst|v_count [2] ) + ( GND ) + ( \vga_inst|Add1~34  ))
// \vga_inst|Add1~26  = CARRY(( \vga_inst|v_count [2] ) + ( GND ) + ( \vga_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~25_sumout ),
	.cout(\vga_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~25 .extended_lut = "off";
defparam \vga_inst|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N8
dffeas \vga_inst|v_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[2] .is_wysiwyg = "true";
defparam \vga_inst|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N9
cyclonev_lcell_comb \vga_inst|Add1~29 (
// Equation(s):
// \vga_inst|Add1~29_sumout  = SUM(( \vga_inst|v_count [3] ) + ( GND ) + ( \vga_inst|Add1~26  ))
// \vga_inst|Add1~30  = CARRY(( \vga_inst|v_count [3] ) + ( GND ) + ( \vga_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~29_sumout ),
	.cout(\vga_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~29 .extended_lut = "off";
defparam \vga_inst|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N11
dffeas \vga_inst|v_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[3] .is_wysiwyg = "true";
defparam \vga_inst|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N12
cyclonev_lcell_comb \vga_inst|Add1~5 (
// Equation(s):
// \vga_inst|Add1~5_sumout  = SUM(( \vga_inst|v_count [4] ) + ( GND ) + ( \vga_inst|Add1~30  ))
// \vga_inst|Add1~6  = CARRY(( \vga_inst|v_count [4] ) + ( GND ) + ( \vga_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~5_sumout ),
	.cout(\vga_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~5 .extended_lut = "off";
defparam \vga_inst|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N14
dffeas \vga_inst|v_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[4] .is_wysiwyg = "true";
defparam \vga_inst|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N15
cyclonev_lcell_comb \vga_inst|Add1~13 (
// Equation(s):
// \vga_inst|Add1~13_sumout  = SUM(( \vga_inst|v_count [5] ) + ( GND ) + ( \vga_inst|Add1~6  ))
// \vga_inst|Add1~14  = CARRY(( \vga_inst|v_count [5] ) + ( GND ) + ( \vga_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~13_sumout ),
	.cout(\vga_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~13 .extended_lut = "off";
defparam \vga_inst|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N17
dffeas \vga_inst|v_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[5] .is_wysiwyg = "true";
defparam \vga_inst|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N20
dffeas \vga_inst|v_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[6] .is_wysiwyg = "true";
defparam \vga_inst|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N36
cyclonev_lcell_comb \vga_inst|v_sync~0 (
// Equation(s):
// \vga_inst|v_sync~0_combout  = ( \vga_inst|v_count [1] & ( \vga_inst|v_count [3] & ( (!\vga_inst|v_count [2] & (\vga_inst|v_count [8] & !\vga_inst|v_count [4])) ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|v_count [2]),
	.datac(!\vga_inst|v_count [8]),
	.datad(!\vga_inst|v_count [4]),
	.datae(!\vga_inst|v_count [1]),
	.dataf(!\vga_inst|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_sync~0 .extended_lut = "off";
defparam \vga_inst|v_sync~0 .lut_mask = 64'h0000000000000C00;
defparam \vga_inst|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N45
cyclonev_lcell_comb \vga_inst|v_sync~1 (
// Equation(s):
// \vga_inst|v_sync~1_combout  = ( \vga_inst|v_count [7] & ( (!\vga_inst|v_count [6]) # ((!\vga_inst|v_count [5]) # ((!\vga_inst|v_sync~0_combout ) # (\vga_inst|v_count [9]))) ) ) # ( !\vga_inst|v_count [7] )

	.dataa(!\vga_inst|v_count [6]),
	.datab(!\vga_inst|v_count [5]),
	.datac(!\vga_inst|v_count [9]),
	.datad(!\vga_inst|v_sync~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|v_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|v_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|v_sync~1 .extended_lut = "off";
defparam \vga_inst|v_sync~1 .lut_mask = 64'hFFFFFFFFFFEFFFEF;
defparam \vga_inst|v_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N46
dffeas \vga_inst|v_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|v_sync~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_sync .is_wysiwyg = "true";
defparam \vga_inst|v_sync .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N19
dffeas \vga_inst|v_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan1~1_combout ),
	.sload(gnd),
	.ena(\vga_inst|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|v_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|v_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|v_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N42
cyclonev_lcell_comb \vga_inst|video_on~0 (
// Equation(s):
// \vga_inst|video_on~0_combout  = ( \vga_inst|v_count [7] & ( \vga_inst|v_count[6]~DUPLICATE_q  & ( (!\vga_inst|h_count [9] & ((!\vga_inst|v_count [4]) # (!\vga_inst|v_count [5]))) ) ) ) # ( !\vga_inst|v_count [7] & ( \vga_inst|v_count[6]~DUPLICATE_q  & ( 
// !\vga_inst|h_count [9] ) ) ) # ( \vga_inst|v_count [7] & ( !\vga_inst|v_count[6]~DUPLICATE_q  & ( !\vga_inst|h_count [9] ) ) ) # ( !\vga_inst|v_count [7] & ( !\vga_inst|v_count[6]~DUPLICATE_q  & ( !\vga_inst|h_count [9] ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|v_count [4]),
	.datac(!\vga_inst|v_count [5]),
	.datad(!\vga_inst|h_count [9]),
	.datae(!\vga_inst|v_count [7]),
	.dataf(!\vga_inst|v_count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|video_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|video_on~0 .extended_lut = "off";
defparam \vga_inst|video_on~0 .lut_mask = 64'hFF00FF00FF00FC00;
defparam \vga_inst|video_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N15
cyclonev_lcell_comb \vga_inst|video_on~1 (
// Equation(s):
// \vga_inst|video_on~1_combout  = ( !\vga_inst|v_count[9]~DUPLICATE_q  & ( (!\vga_inst|h_count[8]~DUPLICATE_q ) # ((!\vga_inst|h_count [6] & !\vga_inst|h_count[7]~DUPLICATE_q )) ) )

	.dataa(!\vga_inst|h_count [6]),
	.datab(gnd),
	.datac(!\vga_inst|h_count[7]~DUPLICATE_q ),
	.datad(!\vga_inst|h_count[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_inst|v_count[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|video_on~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|video_on~1 .extended_lut = "off";
defparam \vga_inst|video_on~1 .lut_mask = 64'hFFA0FFA000000000;
defparam \vga_inst|video_on~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N9
cyclonev_lcell_comb \vga_inst|video_on~2 (
// Equation(s):
// \vga_inst|video_on~2_combout  = ( \vga_inst|video_on~1_combout  & ( (!\vga_inst|v_count [8] & \vga_inst|video_on~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_count [8]),
	.datad(!\vga_inst|video_on~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|video_on~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|video_on~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|video_on~2 .extended_lut = "off";
defparam \vga_inst|video_on~2 .lut_mask = 64'h0000000000F000F0;
defparam \vga_inst|video_on~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N49
dffeas \vga_inst|h_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\vga_inst|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|h_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|h_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|h_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N0
cyclonev_lcell_comb \vga_inst|Add3~13 (
// Equation(s):
// \vga_inst|Add3~13_sumout  = SUM(( !\vga_inst|v_count [0] $ (!\vga_inst|h_count[6]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \vga_inst|Add3~14  = CARRY(( !\vga_inst|v_count [0] $ (!\vga_inst|h_count[6]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \vga_inst|Add3~15  = SHARE((\vga_inst|v_count [0] & \vga_inst|h_count[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_count [0]),
	.datad(!\vga_inst|h_count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add3~13_sumout ),
	.cout(\vga_inst|Add3~14 ),
	.shareout(\vga_inst|Add3~15 ));
// synopsys translate_off
defparam \vga_inst|Add3~13 .extended_lut = "off";
defparam \vga_inst|Add3~13 .lut_mask = 64'h0000000F00000FF0;
defparam \vga_inst|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N3
cyclonev_lcell_comb \vga_inst|Add3~17 (
// Equation(s):
// \vga_inst|Add3~17_sumout  = SUM(( !\vga_inst|v_count [1] $ (!\vga_inst|h_count [7]) ) + ( \vga_inst|Add3~15  ) + ( \vga_inst|Add3~14  ))
// \vga_inst|Add3~18  = CARRY(( !\vga_inst|v_count [1] $ (!\vga_inst|h_count [7]) ) + ( \vga_inst|Add3~15  ) + ( \vga_inst|Add3~14  ))
// \vga_inst|Add3~19  = SHARE((\vga_inst|v_count [1] & \vga_inst|h_count [7]))

	.dataa(!\vga_inst|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~14 ),
	.sharein(\vga_inst|Add3~15 ),
	.combout(),
	.sumout(\vga_inst|Add3~17_sumout ),
	.cout(\vga_inst|Add3~18 ),
	.shareout(\vga_inst|Add3~19 ));
// synopsys translate_off
defparam \vga_inst|Add3~17 .extended_lut = "off";
defparam \vga_inst|Add3~17 .lut_mask = 64'h00000055000055AA;
defparam \vga_inst|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N6
cyclonev_lcell_comb \vga_inst|Add3~21 (
// Equation(s):
// \vga_inst|Add3~21_sumout  = SUM(( !\vga_inst|v_count [2] $ (!\vga_inst|v_count [0] $ (\vga_inst|h_count [8])) ) + ( \vga_inst|Add3~19  ) + ( \vga_inst|Add3~18  ))
// \vga_inst|Add3~22  = CARRY(( !\vga_inst|v_count [2] $ (!\vga_inst|v_count [0] $ (\vga_inst|h_count [8])) ) + ( \vga_inst|Add3~19  ) + ( \vga_inst|Add3~18  ))
// \vga_inst|Add3~23  = SHARE((!\vga_inst|v_count [2] & (\vga_inst|v_count [0] & \vga_inst|h_count [8])) # (\vga_inst|v_count [2] & ((\vga_inst|h_count [8]) # (\vga_inst|v_count [0]))))

	.dataa(!\vga_inst|v_count [2]),
	.datab(gnd),
	.datac(!\vga_inst|v_count [0]),
	.datad(!\vga_inst|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~18 ),
	.sharein(\vga_inst|Add3~19 ),
	.combout(),
	.sumout(\vga_inst|Add3~21_sumout ),
	.cout(\vga_inst|Add3~22 ),
	.shareout(\vga_inst|Add3~23 ));
// synopsys translate_off
defparam \vga_inst|Add3~21 .extended_lut = "off";
defparam \vga_inst|Add3~21 .lut_mask = 64'h0000055F00005AA5;
defparam \vga_inst|Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N9
cyclonev_lcell_comb \vga_inst|Add3~25 (
// Equation(s):
// \vga_inst|Add3~25_sumout  = SUM(( !\vga_inst|v_count [1] $ (!\vga_inst|h_count [9] $ (\vga_inst|v_count [3])) ) + ( \vga_inst|Add3~23  ) + ( \vga_inst|Add3~22  ))
// \vga_inst|Add3~26  = CARRY(( !\vga_inst|v_count [1] $ (!\vga_inst|h_count [9] $ (\vga_inst|v_count [3])) ) + ( \vga_inst|Add3~23  ) + ( \vga_inst|Add3~22  ))
// \vga_inst|Add3~27  = SHARE((!\vga_inst|v_count [1] & (\vga_inst|h_count [9] & \vga_inst|v_count [3])) # (\vga_inst|v_count [1] & ((\vga_inst|v_count [3]) # (\vga_inst|h_count [9]))))

	.dataa(gnd),
	.datab(!\vga_inst|v_count [1]),
	.datac(!\vga_inst|h_count [9]),
	.datad(!\vga_inst|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~22 ),
	.sharein(\vga_inst|Add3~23 ),
	.combout(),
	.sumout(\vga_inst|Add3~25_sumout ),
	.cout(\vga_inst|Add3~26 ),
	.shareout(\vga_inst|Add3~27 ));
// synopsys translate_off
defparam \vga_inst|Add3~25 .extended_lut = "off";
defparam \vga_inst|Add3~25 .lut_mask = 64'h0000033F00003CC3;
defparam \vga_inst|Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N12
cyclonev_lcell_comb \vga_inst|Add3~29 (
// Equation(s):
// \vga_inst|Add3~29_sumout  = SUM(( !\vga_inst|v_count [4] $ (!\vga_inst|v_count [2]) ) + ( \vga_inst|Add3~27  ) + ( \vga_inst|Add3~26  ))
// \vga_inst|Add3~30  = CARRY(( !\vga_inst|v_count [4] $ (!\vga_inst|v_count [2]) ) + ( \vga_inst|Add3~27  ) + ( \vga_inst|Add3~26  ))
// \vga_inst|Add3~31  = SHARE((\vga_inst|v_count [4] & \vga_inst|v_count [2]))

	.dataa(gnd),
	.datab(!\vga_inst|v_count [4]),
	.datac(gnd),
	.datad(!\vga_inst|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~26 ),
	.sharein(\vga_inst|Add3~27 ),
	.combout(),
	.sumout(\vga_inst|Add3~29_sumout ),
	.cout(\vga_inst|Add3~30 ),
	.shareout(\vga_inst|Add3~31 ));
// synopsys translate_off
defparam \vga_inst|Add3~29 .extended_lut = "off";
defparam \vga_inst|Add3~29 .lut_mask = 64'h00000033000033CC;
defparam \vga_inst|Add3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N15
cyclonev_lcell_comb \vga_inst|Add3~33 (
// Equation(s):
// \vga_inst|Add3~33_sumout  = SUM(( !\vga_inst|v_count [3] $ (!\vga_inst|v_count [5]) ) + ( \vga_inst|Add3~31  ) + ( \vga_inst|Add3~30  ))
// \vga_inst|Add3~34  = CARRY(( !\vga_inst|v_count [3] $ (!\vga_inst|v_count [5]) ) + ( \vga_inst|Add3~31  ) + ( \vga_inst|Add3~30  ))
// \vga_inst|Add3~35  = SHARE((\vga_inst|v_count [3] & \vga_inst|v_count [5]))

	.dataa(!\vga_inst|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~30 ),
	.sharein(\vga_inst|Add3~31 ),
	.combout(),
	.sumout(\vga_inst|Add3~33_sumout ),
	.cout(\vga_inst|Add3~34 ),
	.shareout(\vga_inst|Add3~35 ));
// synopsys translate_off
defparam \vga_inst|Add3~33 .extended_lut = "off";
defparam \vga_inst|Add3~33 .lut_mask = 64'h00000055000055AA;
defparam \vga_inst|Add3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N18
cyclonev_lcell_comb \vga_inst|Add3~37 (
// Equation(s):
// \vga_inst|Add3~37_sumout  = SUM(( !\vga_inst|v_count [4] $ (!\vga_inst|v_count[6]~DUPLICATE_q ) ) + ( \vga_inst|Add3~35  ) + ( \vga_inst|Add3~34  ))
// \vga_inst|Add3~38  = CARRY(( !\vga_inst|v_count [4] $ (!\vga_inst|v_count[6]~DUPLICATE_q ) ) + ( \vga_inst|Add3~35  ) + ( \vga_inst|Add3~34  ))
// \vga_inst|Add3~39  = SHARE((\vga_inst|v_count [4] & \vga_inst|v_count[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\vga_inst|v_count [4]),
	.datac(!\vga_inst|v_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~34 ),
	.sharein(\vga_inst|Add3~35 ),
	.combout(),
	.sumout(\vga_inst|Add3~37_sumout ),
	.cout(\vga_inst|Add3~38 ),
	.shareout(\vga_inst|Add3~39 ));
// synopsys translate_off
defparam \vga_inst|Add3~37 .extended_lut = "off";
defparam \vga_inst|Add3~37 .lut_mask = 64'h0000030300003C3C;
defparam \vga_inst|Add3~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N21
cyclonev_lcell_comb \vga_inst|Add3~1 (
// Equation(s):
// \vga_inst|Add3~1_sumout  = SUM(( !\vga_inst|v_count [5] $ (!\vga_inst|v_count [7]) ) + ( \vga_inst|Add3~39  ) + ( \vga_inst|Add3~38  ))
// \vga_inst|Add3~2  = CARRY(( !\vga_inst|v_count [5] $ (!\vga_inst|v_count [7]) ) + ( \vga_inst|Add3~39  ) + ( \vga_inst|Add3~38  ))
// \vga_inst|Add3~3  = SHARE((\vga_inst|v_count [5] & \vga_inst|v_count [7]))

	.dataa(!\vga_inst|v_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~38 ),
	.sharein(\vga_inst|Add3~39 ),
	.combout(),
	.sumout(\vga_inst|Add3~1_sumout ),
	.cout(\vga_inst|Add3~2 ),
	.shareout(\vga_inst|Add3~3 ));
// synopsys translate_off
defparam \vga_inst|Add3~1 .extended_lut = "off";
defparam \vga_inst|Add3~1 .lut_mask = 64'h00000055000055AA;
defparam \vga_inst|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N24
cyclonev_lcell_comb \vga_inst|Add3~5 (
// Equation(s):
// \vga_inst|Add3~5_sumout  = SUM(( !\vga_inst|v_count [8] $ (!\vga_inst|v_count[6]~DUPLICATE_q ) ) + ( \vga_inst|Add3~3  ) + ( \vga_inst|Add3~2  ))
// \vga_inst|Add3~6  = CARRY(( !\vga_inst|v_count [8] $ (!\vga_inst|v_count[6]~DUPLICATE_q ) ) + ( \vga_inst|Add3~3  ) + ( \vga_inst|Add3~2  ))
// \vga_inst|Add3~7  = SHARE((\vga_inst|v_count [8] & \vga_inst|v_count[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\vga_inst|v_count [8]),
	.datac(!\vga_inst|v_count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~2 ),
	.sharein(\vga_inst|Add3~3 ),
	.combout(),
	.sumout(\vga_inst|Add3~5_sumout ),
	.cout(\vga_inst|Add3~6 ),
	.shareout(\vga_inst|Add3~7 ));
// synopsys translate_off
defparam \vga_inst|Add3~5 .extended_lut = "off";
defparam \vga_inst|Add3~5 .lut_mask = 64'h0000030300003C3C;
defparam \vga_inst|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N15
cyclonev_lcell_comb \vga_inst|read_addr[14]~1 (
// Equation(s):
// \vga_inst|read_addr[14]~1_combout  = ( \vga_inst|Add3~5_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[14]~1 .extended_lut = "off";
defparam \vga_inst|read_addr[14]~1 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = ( \vga_inst|read_addr[14]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|read_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N35
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\frame_buffer|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = \frame_buffer|altsyncram_component|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N31
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N27
cyclonev_lcell_comb \vga_inst|Add3~9 (
// Equation(s):
// \vga_inst|Add3~9_sumout  = SUM(( !\vga_inst|v_count[9]~DUPLICATE_q  $ (!\vga_inst|v_count [7]) ) + ( \vga_inst|Add3~7  ) + ( \vga_inst|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|v_count[9]~DUPLICATE_q ),
	.datad(!\vga_inst|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add3~6 ),
	.sharein(\vga_inst|Add3~7 ),
	.combout(),
	.sumout(\vga_inst|Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add3~9 .extended_lut = "off";
defparam \vga_inst|Add3~9 .lut_mask = 64'h0000000000000FF0;
defparam \vga_inst|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N33
cyclonev_lcell_comb \vga_inst|read_addr[15]~2 (
// Equation(s):
// \vga_inst|read_addr[15]~2_combout  = ( \vga_inst|Add3~9_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[15]~2 .extended_lut = "off";
defparam \vga_inst|read_addr[15]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y22_N41
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|read_addr[15]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y22_N53
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \vga_inst|read_addr[13]~0 (
// Equation(s):
// \vga_inst|read_addr[13]~0_combout  = ( \vga_inst|Add3~1_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[13]~0 .extended_lut = "off";
defparam \vga_inst|read_addr[13]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( \vga_inst|read_addr[13]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|read_addr[13]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y24_N44
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\frame_buffer|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y24_N50
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N36
cyclonev_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = ( \vga_inst|video_on~1_combout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\vga_inst|video_on~0_combout  & !\vga_inst|v_count [8]) ) ) ) # ( \vga_inst|video_on~1_combout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (\vga_inst|video_on~0_combout  & (!\vga_inst|v_count [8] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\vga_inst|video_on~0_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\vga_inst|v_count [8]),
	.datae(!\vga_inst|video_on~1_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~0 .extended_lut = "off";
defparam \VGA_R~0 .lut_mask = 64'h0000230000003300;
defparam \VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \resizer|u_nn|Add0~13 (
// Equation(s):
// \resizer|u_nn|Add0~13_sumout  = SUM(( \resizer|u_nn|ptr [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_nn|Add0~14  = CARRY(( \resizer|u_nn|ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~13_sumout ),
	.cout(\resizer|u_nn|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~13 .extended_lut = "off";
defparam \resizer|u_nn|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \resizer|u_ba|Add3~1 (
// Equation(s):
// \resizer|u_ba|Add3~1_sumout  = SUM(( \resizer|u_ba|ptr [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_ba|Add3~2  = CARRY(( \resizer|u_ba|ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~1_sumout ),
	.cout(\resizer|u_ba|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~1 .extended_lut = "off";
defparam \resizer|u_ba|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \resizer|u_ba|Add3~25 (
// Equation(s):
// \resizer|u_ba|Add3~25_sumout  = SUM(( \resizer|u_ba|ptr [6] ) + ( GND ) + ( \resizer|u_ba|Add3~22  ))
// \resizer|u_ba|Add3~26  = CARRY(( \resizer|u_ba|ptr [6] ) + ( GND ) + ( \resizer|u_ba|Add3~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~25_sumout ),
	.cout(\resizer|u_ba|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~25 .extended_lut = "off";
defparam \resizer|u_ba|Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N21
cyclonev_lcell_comb \resizer|u_ba|Add3~29 (
// Equation(s):
// \resizer|u_ba|Add3~29_sumout  = SUM(( \resizer|u_ba|ptr [7] ) + ( GND ) + ( \resizer|u_ba|Add3~26  ))
// \resizer|u_ba|Add3~30  = CARRY(( \resizer|u_ba|ptr [7] ) + ( GND ) + ( \resizer|u_ba|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~29_sumout ),
	.cout(\resizer|u_ba|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~29 .extended_lut = "off";
defparam \resizer|u_ba|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N47
dffeas \resizer|u_ba|ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[7] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \resizer|u_ba|Add3~33 (
// Equation(s):
// \resizer|u_ba|Add3~33_sumout  = SUM(( \resizer|u_ba|ptr [8] ) + ( GND ) + ( \resizer|u_ba|Add3~30  ))
// \resizer|u_ba|Add3~34  = CARRY(( \resizer|u_ba|ptr [8] ) + ( GND ) + ( \resizer|u_ba|Add3~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~33_sumout ),
	.cout(\resizer|u_ba|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~33 .extended_lut = "off";
defparam \resizer|u_ba|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N59
dffeas \resizer|u_ba|ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[8] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N27
cyclonev_lcell_comb \resizer|u_ba|Add3~37 (
// Equation(s):
// \resizer|u_ba|Add3~37_sumout  = SUM(( \resizer|u_ba|ptr [9] ) + ( GND ) + ( \resizer|u_ba|Add3~34  ))
// \resizer|u_ba|Add3~38  = CARRY(( \resizer|u_ba|ptr [9] ) + ( GND ) + ( \resizer|u_ba|Add3~34  ))

	.dataa(!\resizer|u_ba|ptr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~37_sumout ),
	.cout(\resizer|u_ba|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~37 .extended_lut = "off";
defparam \resizer|u_ba|Add3~37 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_ba|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N50
dffeas \resizer|u_ba|ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[9] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \resizer|u_ba|Add3~41 (
// Equation(s):
// \resizer|u_ba|Add3~41_sumout  = SUM(( \resizer|u_ba|ptr [10] ) + ( GND ) + ( \resizer|u_ba|Add3~38  ))
// \resizer|u_ba|Add3~42  = CARRY(( \resizer|u_ba|ptr [10] ) + ( GND ) + ( \resizer|u_ba|Add3~38  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~41_sumout ),
	.cout(\resizer|u_ba|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~41 .extended_lut = "off";
defparam \resizer|u_ba|Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N43
dffeas \resizer|u_ba|ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[10] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N33
cyclonev_lcell_comb \resizer|u_ba|Add3~45 (
// Equation(s):
// \resizer|u_ba|Add3~45_sumout  = SUM(( \resizer|u_ba|ptr [11] ) + ( GND ) + ( \resizer|u_ba|Add3~42  ))
// \resizer|u_ba|Add3~46  = CARRY(( \resizer|u_ba|ptr [11] ) + ( GND ) + ( \resizer|u_ba|Add3~42  ))

	.dataa(!\resizer|u_ba|ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~45_sumout ),
	.cout(\resizer|u_ba|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~45 .extended_lut = "off";
defparam \resizer|u_ba|Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_ba|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N17
dffeas \resizer|u_ba|ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[11] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N12
cyclonev_lcell_comb \resizer|Mux40~2 (
// Equation(s):
// \resizer|Mux40~2_combout  = (!\resizer|u_ba|ptr [10] & !\resizer|u_ba|ptr [11])

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [10]),
	.datac(!\resizer|u_ba|ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~2 .extended_lut = "off";
defparam \resizer|Mux40~2 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \resizer|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \resizer|u_ba|Add3~49 (
// Equation(s):
// \resizer|u_ba|Add3~49_sumout  = SUM(( \resizer|u_ba|ptr [12] ) + ( GND ) + ( \resizer|u_ba|Add3~46  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~49 .extended_lut = "off";
defparam \resizer|u_ba|Add3~49 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N11
dffeas \resizer|u_ba|ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[12] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N51
cyclonev_lcell_comb \resizer|u_ba|ptr[12]~0 (
// Equation(s):
// \resizer|u_ba|ptr[12]~0_combout  = ( \resizer|u_ba|ptr [9] & ( ((\resizer|u_ba|ptr [7] & \resizer|u_ba|ptr [6])) # (\resizer|u_ba|ptr [8]) ) )

	.dataa(!\resizer|u_ba|ptr [7]),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [8]),
	.datad(!\resizer|u_ba|ptr [6]),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|ptr[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|ptr[12]~0 .extended_lut = "off";
defparam \resizer|u_ba|ptr[12]~0 .lut_mask = 64'h000000000F5F0F5F;
defparam \resizer|u_ba|ptr[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N45
cyclonev_lcell_comb \resizer|u_ba|ptr[12]~1 (
// Equation(s):
// \resizer|u_ba|ptr[12]~1_combout  = (!\resizer|u_ba|ptr [12]) # ((!\main_fsm|current_state.S_PROCESSING~q ) # ((\resizer|Mux40~2_combout  & !\resizer|u_ba|ptr[12]~0_combout )))

	.dataa(!\resizer|Mux40~2_combout ),
	.datab(!\resizer|u_ba|ptr [12]),
	.datac(!\main_fsm|current_state.S_PROCESSING~q ),
	.datad(!\resizer|u_ba|ptr[12]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|ptr[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|ptr[12]~1 .extended_lut = "off";
defparam \resizer|u_ba|ptr[12]~1 .lut_mask = 64'hFDFCFDFCFDFCFDFC;
defparam \resizer|u_ba|ptr[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N2
dffeas \resizer|u_ba|ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[0] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N3
cyclonev_lcell_comb \resizer|u_ba|Add3~5 (
// Equation(s):
// \resizer|u_ba|Add3~5_sumout  = SUM(( \resizer|u_ba|ptr [1] ) + ( GND ) + ( \resizer|u_ba|Add3~2  ))
// \resizer|u_ba|Add3~6  = CARRY(( \resizer|u_ba|ptr [1] ) + ( GND ) + ( \resizer|u_ba|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~5_sumout ),
	.cout(\resizer|u_ba|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~5 .extended_lut = "off";
defparam \resizer|u_ba|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N4
dffeas \resizer|u_ba|ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[1] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \resizer|u_ba|Add3~9 (
// Equation(s):
// \resizer|u_ba|Add3~9_sumout  = SUM(( \resizer|u_ba|ptr [2] ) + ( GND ) + ( \resizer|u_ba|Add3~6  ))
// \resizer|u_ba|Add3~10  = CARRY(( \resizer|u_ba|ptr [2] ) + ( GND ) + ( \resizer|u_ba|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~9_sumout ),
	.cout(\resizer|u_ba|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~9 .extended_lut = "off";
defparam \resizer|u_ba|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N7
dffeas \resizer|u_ba|ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[2] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N9
cyclonev_lcell_comb \resizer|u_ba|Add3~13 (
// Equation(s):
// \resizer|u_ba|Add3~13_sumout  = SUM(( \resizer|u_ba|ptr [3] ) + ( GND ) + ( \resizer|u_ba|Add3~10  ))
// \resizer|u_ba|Add3~14  = CARRY(( \resizer|u_ba|ptr [3] ) + ( GND ) + ( \resizer|u_ba|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~13_sumout ),
	.cout(\resizer|u_ba|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~13 .extended_lut = "off";
defparam \resizer|u_ba|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N11
dffeas \resizer|u_ba|ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[3] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N12
cyclonev_lcell_comb \resizer|u_ba|Add3~17 (
// Equation(s):
// \resizer|u_ba|Add3~17_sumout  = SUM(( \resizer|u_ba|ptr [4] ) + ( GND ) + ( \resizer|u_ba|Add3~14  ))
// \resizer|u_ba|Add3~18  = CARRY(( \resizer|u_ba|ptr [4] ) + ( GND ) + ( \resizer|u_ba|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~17_sumout ),
	.cout(\resizer|u_ba|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~17 .extended_lut = "off";
defparam \resizer|u_ba|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N29
dffeas \resizer|u_ba|ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[4] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \resizer|u_ba|Add3~21 (
// Equation(s):
// \resizer|u_ba|Add3~21_sumout  = SUM(( \resizer|u_ba|ptr [5] ) + ( GND ) + ( \resizer|u_ba|Add3~18  ))
// \resizer|u_ba|Add3~22  = CARRY(( \resizer|u_ba|ptr [5] ) + ( GND ) + ( \resizer|u_ba|Add3~18  ))

	.dataa(!\resizer|u_ba|ptr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add3~21_sumout ),
	.cout(\resizer|u_ba|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add3~21 .extended_lut = "off";
defparam \resizer|u_ba|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_ba|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N56
dffeas \resizer|u_ba|ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[5] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N53
dffeas \resizer|u_ba|ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add3~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[6] .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \resizer|Mux40~3 (
// Equation(s):
// \resizer|Mux40~3_combout  = ( \resizer|u_ba|ptr [12] & ( (\resizer|u_ba|ptr [7] & (!\resizer|u_ba|ptr [8] & (\resizer|u_ba|ptr [9] & !\resizer|u_ba|ptr [5]))) ) )

	.dataa(!\resizer|u_ba|ptr [7]),
	.datab(!\resizer|u_ba|ptr [8]),
	.datac(!\resizer|u_ba|ptr [9]),
	.datad(!\resizer|u_ba|ptr [5]),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~3 .extended_lut = "off";
defparam \resizer|Mux40~3 .lut_mask = 64'h0000000004000400;
defparam \resizer|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \resizer|Mux40~4 (
// Equation(s):
// \resizer|Mux40~4_combout  = ( !\resizer|u_ba|ptr [3] & ( (!\resizer|u_ba|ptr [4] & (!\resizer|u_ba|ptr [1] & !\resizer|u_ba|ptr [2])) ) )

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [4]),
	.datac(!\resizer|u_ba|ptr [1]),
	.datad(!\resizer|u_ba|ptr [2]),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~4 .extended_lut = "off";
defparam \resizer|Mux40~4 .lut_mask = 64'hC000C00000000000;
defparam \resizer|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \resizer|Mux40~5 (
// Equation(s):
// \resizer|Mux40~5_combout  = ( \resizer|Mux40~2_combout  & ( \SW[1]~input_o  & ( (\resizer|u_ba|ptr [6] & (!\resizer|u_ba|ptr [0] & (\resizer|Mux40~3_combout  & \resizer|Mux40~4_combout ))) ) ) )

	.dataa(!\resizer|u_ba|ptr [6]),
	.datab(!\resizer|u_ba|ptr [0]),
	.datac(!\resizer|Mux40~3_combout ),
	.datad(!\resizer|Mux40~4_combout ),
	.datae(!\resizer|Mux40~2_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~5 .extended_lut = "off";
defparam \resizer|Mux40~5 .lut_mask = 64'h0000000000000004;
defparam \resizer|Mux40~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N39
cyclonev_lcell_comb \resizer|Mux40~0 (
// Equation(s):
// \resizer|Mux40~0_combout  = ( \resizer|u_nn|ptr [10] & ( \resizer|u_nn|ptr [11] ) )

	.dataa(!\resizer|u_nn|ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~0 .extended_lut = "off";
defparam \resizer|Mux40~0 .lut_mask = 64'h0000000055555555;
defparam \resizer|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \resizer|u_nn|Add0~5 (
// Equation(s):
// \resizer|u_nn|Add0~5_sumout  = SUM(( \resizer|u_nn|ptr [14] ) + ( GND ) + ( \resizer|u_nn|Add0~10  ))
// \resizer|u_nn|Add0~6  = CARRY(( \resizer|u_nn|ptr [14] ) + ( GND ) + ( \resizer|u_nn|Add0~10  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~5_sumout ),
	.cout(\resizer|u_nn|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~5 .extended_lut = "off";
defparam \resizer|u_nn|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N45
cyclonev_lcell_comb \resizer|u_nn|Add0~1 (
// Equation(s):
// \resizer|u_nn|Add0~1_sumout  = SUM(( \resizer|u_nn|ptr [15] ) + ( GND ) + ( \resizer|u_nn|Add0~6  ))
// \resizer|u_nn|Add0~2  = CARRY(( \resizer|u_nn|ptr [15] ) + ( GND ) + ( \resizer|u_nn|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~1_sumout ),
	.cout(\resizer|u_nn|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~1 .extended_lut = "off";
defparam \resizer|u_nn|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N44
dffeas \resizer|u_nn|ptr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[15] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \resizer|Mux40~1 (
// Equation(s):
// \resizer|Mux40~1_combout  = ( !\resizer|u_nn|ptr [15] & ( !\resizer|u_nn|ptr [14] ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~1 .extended_lut = "off";
defparam \resizer|Mux40~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \resizer|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \resizer|u_nn|Add0~65 (
// Equation(s):
// \resizer|u_nn|Add0~65_sumout  = SUM(( \resizer|u_nn|ptr [16] ) + ( GND ) + ( \resizer|u_nn|Add0~2  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~65 .extended_lut = "off";
defparam \resizer|u_nn|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N32
dffeas \resizer|u_nn|ptr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[16] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \resizer|u_nn|ptr[13]~0 (
// Equation(s):
// \resizer|u_nn|ptr[13]~0_combout  = ( \resizer|Mux40~1_combout  & ( \resizer|u_nn|ptr [16] & ( (!\resizer|u_nn|ptr [13]) # ((!\main_fsm|current_state.S_PROCESSING~q ) # ((!\resizer|u_nn|ptr [12] & !\resizer|Mux40~0_combout ))) ) ) ) # ( 
// !\resizer|Mux40~1_combout  & ( \resizer|u_nn|ptr [16] & ( !\main_fsm|current_state.S_PROCESSING~q  ) ) ) # ( \resizer|Mux40~1_combout  & ( !\resizer|u_nn|ptr [16] ) ) # ( !\resizer|Mux40~1_combout  & ( !\resizer|u_nn|ptr [16] ) )

	.dataa(!\resizer|u_nn|ptr [12]),
	.datab(!\resizer|u_nn|ptr [13]),
	.datac(!\resizer|Mux40~0_combout ),
	.datad(!\main_fsm|current_state.S_PROCESSING~q ),
	.datae(!\resizer|Mux40~1_combout ),
	.dataf(!\resizer|u_nn|ptr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|ptr[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|ptr[13]~0 .extended_lut = "off";
defparam \resizer|u_nn|ptr[13]~0 .lut_mask = 64'hFFFFFFFFFF00FFEC;
defparam \resizer|u_nn|ptr[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N4
dffeas \resizer|u_nn|ptr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N54
cyclonev_lcell_comb \resizer|Mux40~6 (
// Equation(s):
// \resizer|Mux40~6_combout  = ( !\resizer|u_nn|ptr [0] & ( !\resizer|u_nn|ptr [7] & ( (!\resizer|u_nn|ptr [6] & (!\resizer|u_nn|ptr[1]~DUPLICATE_q  & (!\resizer|u_nn|ptr [2] & \resizer|u_nn|ptr [16]))) ) ) )

	.dataa(!\resizer|u_nn|ptr [6]),
	.datab(!\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.datac(!\resizer|u_nn|ptr [2]),
	.datad(!\resizer|u_nn|ptr [16]),
	.datae(!\resizer|u_nn|ptr [0]),
	.dataf(!\resizer|u_nn|ptr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~6 .extended_lut = "off";
defparam \resizer|Mux40~6 .lut_mask = 64'h0080000000000000;
defparam \resizer|Mux40~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N10
dffeas \resizer|u_nn|ptr[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N48
cyclonev_lcell_comb \resizer|Mux40~7 (
// Equation(s):
// \resizer|Mux40~7_combout  = ( !\resizer|u_nn|ptr [9] & ( !\resizer|u_nn|ptr [12] & ( (!\resizer|u_nn|ptr [8] & (!\resizer|u_nn|ptr [5] & (!\resizer|u_nn|ptr [4] & !\resizer|u_nn|ptr[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\resizer|u_nn|ptr [8]),
	.datab(!\resizer|u_nn|ptr [5]),
	.datac(!\resizer|u_nn|ptr [4]),
	.datad(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datae(!\resizer|u_nn|ptr [9]),
	.dataf(!\resizer|u_nn|ptr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~7 .extended_lut = "off";
defparam \resizer|Mux40~7 .lut_mask = 64'h8000000000000000;
defparam \resizer|Mux40~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N6
cyclonev_lcell_comb \resizer|Mux40~8 (
// Equation(s):
// \resizer|Mux40~8_combout  = ( \resizer|Mux40~0_combout  & ( !\SW[1]~input_o  & ( (\resizer|Mux40~6_combout  & (\resizer|u_nn|ptr [13] & (\resizer|Mux40~7_combout  & \resizer|Mux40~1_combout ))) ) ) )

	.dataa(!\resizer|Mux40~6_combout ),
	.datab(!\resizer|u_nn|ptr [13]),
	.datac(!\resizer|Mux40~7_combout ),
	.datad(!\resizer|Mux40~1_combout ),
	.datae(!\resizer|Mux40~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~8 .extended_lut = "off";
defparam \resizer|Mux40~8 .lut_mask = 64'h0000000100000000;
defparam \resizer|Mux40~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \main_fsm|Selector2~0 (
// Equation(s):
// \main_fsm|Selector2~0_combout  = ( \resizer|Mux40~5_combout  & ( \main_fsm|current_state.S_PROCESSING~q  ) ) # ( !\resizer|Mux40~5_combout  & ( (\resizer|Mux40~8_combout  & \main_fsm|current_state.S_PROCESSING~q ) ) )

	.dataa(!\resizer|Mux40~8_combout ),
	.datab(gnd),
	.datac(!\main_fsm|current_state.S_PROCESSING~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|Mux40~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|Selector2~0 .extended_lut = "off";
defparam \main_fsm|Selector2~0 .lut_mask = 64'h050505050F0F0F0F;
defparam \main_fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N2
dffeas \main_fsm|current_state.S_FINISH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state.S_FINISH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state.S_FINISH .is_wysiwyg = "true";
defparam \main_fsm|current_state.S_FINISH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N3
cyclonev_lcell_comb \prev_start~0 (
// Equation(s):
// \prev_start~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prev_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prev_start~0 .extended_lut = "off";
defparam \prev_start~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \prev_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N5
dffeas prev_start(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prev_start~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_start.is_wysiwyg = "true";
defparam prev_start.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N9
cyclonev_lcell_comb \main_fsm|Selector0~0 (
// Equation(s):
// \main_fsm|Selector0~0_combout  = ( \prev_start~q  & ( (!\main_fsm|current_state.S_FINISH~q  & \main_fsm|current_state.S_IDLE~q ) ) ) # ( !\prev_start~q  & ( (!\main_fsm|current_state.S_FINISH~q  & ((!\KEY[1]~input_o ) # (\main_fsm|current_state.S_IDLE~q 
// ))) ) )

	.dataa(!\main_fsm|current_state.S_FINISH~q ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\main_fsm|current_state.S_IDLE~q ),
	.datae(gnd),
	.dataf(!\prev_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|Selector0~0 .extended_lut = "off";
defparam \main_fsm|Selector0~0 .lut_mask = 64'hA0AAA0AA00AA00AA;
defparam \main_fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N11
dffeas \main_fsm|current_state.S_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state.S_IDLE .is_wysiwyg = "true";
defparam \main_fsm|current_state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N54
cyclonev_lcell_comb \main_fsm|Selector1~0 (
// Equation(s):
// \main_fsm|Selector1~0_combout  = ( \main_fsm|current_state.S_PROCESSING~q  & ( \prev_start~q  & ( (!\resizer|Mux40~5_combout  & !\resizer|Mux40~8_combout ) ) ) ) # ( \main_fsm|current_state.S_PROCESSING~q  & ( !\prev_start~q  & ( 
// (!\resizer|Mux40~5_combout  & ((!\resizer|Mux40~8_combout ) # ((!\KEY[1]~input_o  & !\main_fsm|current_state.S_IDLE~q )))) # (\resizer|Mux40~5_combout  & (!\KEY[1]~input_o  & ((!\main_fsm|current_state.S_IDLE~q )))) ) ) ) # ( 
// !\main_fsm|current_state.S_PROCESSING~q  & ( !\prev_start~q  & ( (!\KEY[1]~input_o  & !\main_fsm|current_state.S_IDLE~q ) ) ) )

	.dataa(!\resizer|Mux40~5_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\resizer|Mux40~8_combout ),
	.datad(!\main_fsm|current_state.S_IDLE~q ),
	.datae(!\main_fsm|current_state.S_PROCESSING~q ),
	.dataf(!\prev_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|Selector1~0 .extended_lut = "off";
defparam \main_fsm|Selector1~0 .lut_mask = 64'hCC00ECA00000A0A0;
defparam \main_fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N56
dffeas \main_fsm|current_state.S_PROCESSING (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\main_fsm|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state.S_PROCESSING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state.S_PROCESSING .is_wysiwyg = "true";
defparam \main_fsm|current_state.S_PROCESSING .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N2
dffeas \resizer|u_nn|ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[0] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N3
cyclonev_lcell_comb \resizer|u_nn|Add0~17 (
// Equation(s):
// \resizer|u_nn|Add0~17_sumout  = SUM(( \resizer|u_nn|ptr [1] ) + ( GND ) + ( \resizer|u_nn|Add0~14  ))
// \resizer|u_nn|Add0~18  = CARRY(( \resizer|u_nn|ptr [1] ) + ( GND ) + ( \resizer|u_nn|Add0~14  ))

	.dataa(!\resizer|u_nn|ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~17_sumout ),
	.cout(\resizer|u_nn|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~17 .extended_lut = "off";
defparam \resizer|u_nn|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_nn|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \resizer|u_nn|ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[1] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \resizer|u_nn|Add0~21 (
// Equation(s):
// \resizer|u_nn|Add0~21_sumout  = SUM(( \resizer|u_nn|ptr [2] ) + ( GND ) + ( \resizer|u_nn|Add0~18  ))
// \resizer|u_nn|Add0~22  = CARRY(( \resizer|u_nn|ptr [2] ) + ( GND ) + ( \resizer|u_nn|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~21_sumout ),
	.cout(\resizer|u_nn|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~21 .extended_lut = "off";
defparam \resizer|u_nn|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \resizer|u_nn|ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[2] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \resizer|u_nn|Add0~25 (
// Equation(s):
// \resizer|u_nn|Add0~25_sumout  = SUM(( \resizer|u_nn|ptr [3] ) + ( GND ) + ( \resizer|u_nn|Add0~22  ))
// \resizer|u_nn|Add0~26  = CARRY(( \resizer|u_nn|ptr [3] ) + ( GND ) + ( \resizer|u_nn|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~25_sumout ),
	.cout(\resizer|u_nn|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~25 .extended_lut = "off";
defparam \resizer|u_nn|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \resizer|u_nn|ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[3] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \resizer|u_nn|Add0~29 (
// Equation(s):
// \resizer|u_nn|Add0~29_sumout  = SUM(( \resizer|u_nn|ptr [4] ) + ( GND ) + ( \resizer|u_nn|Add0~26  ))
// \resizer|u_nn|Add0~30  = CARRY(( \resizer|u_nn|ptr [4] ) + ( GND ) + ( \resizer|u_nn|Add0~26  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~29_sumout ),
	.cout(\resizer|u_nn|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~29 .extended_lut = "off";
defparam \resizer|u_nn|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N59
dffeas \resizer|u_nn|ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[4] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \resizer|u_nn|Add0~33 (
// Equation(s):
// \resizer|u_nn|Add0~33_sumout  = SUM(( \resizer|u_nn|ptr [5] ) + ( GND ) + ( \resizer|u_nn|Add0~30  ))
// \resizer|u_nn|Add0~34  = CARRY(( \resizer|u_nn|ptr [5] ) + ( GND ) + ( \resizer|u_nn|Add0~30  ))

	.dataa(!\resizer|u_nn|ptr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~33_sumout ),
	.cout(\resizer|u_nn|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~33 .extended_lut = "off";
defparam \resizer|u_nn|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_nn|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N59
dffeas \resizer|u_nn|ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[5] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \resizer|u_nn|Add0~37 (
// Equation(s):
// \resizer|u_nn|Add0~37_sumout  = SUM(( \resizer|u_nn|ptr [6] ) + ( GND ) + ( \resizer|u_nn|Add0~34  ))
// \resizer|u_nn|Add0~38  = CARRY(( \resizer|u_nn|ptr [6] ) + ( GND ) + ( \resizer|u_nn|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~37_sumout ),
	.cout(\resizer|u_nn|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~37 .extended_lut = "off";
defparam \resizer|u_nn|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N44
dffeas \resizer|u_nn|ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[6] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \resizer|u_nn|Add0~41 (
// Equation(s):
// \resizer|u_nn|Add0~41_sumout  = SUM(( \resizer|u_nn|ptr [7] ) + ( GND ) + ( \resizer|u_nn|Add0~38  ))
// \resizer|u_nn|Add0~42  = CARRY(( \resizer|u_nn|ptr [7] ) + ( GND ) + ( \resizer|u_nn|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~41_sumout ),
	.cout(\resizer|u_nn|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~41 .extended_lut = "off";
defparam \resizer|u_nn|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N56
dffeas \resizer|u_nn|ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[7] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \resizer|u_nn|Add0~45 (
// Equation(s):
// \resizer|u_nn|Add0~45_sumout  = SUM(( \resizer|u_nn|ptr [8] ) + ( GND ) + ( \resizer|u_nn|Add0~42  ))
// \resizer|u_nn|Add0~46  = CARRY(( \resizer|u_nn|ptr [8] ) + ( GND ) + ( \resizer|u_nn|Add0~42  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~45_sumout ),
	.cout(\resizer|u_nn|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~45 .extended_lut = "off";
defparam \resizer|u_nn|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N35
dffeas \resizer|u_nn|ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[8] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N27
cyclonev_lcell_comb \resizer|u_nn|Add0~49 (
// Equation(s):
// \resizer|u_nn|Add0~49_sumout  = SUM(( \resizer|u_nn|ptr [9] ) + ( GND ) + ( \resizer|u_nn|Add0~46  ))
// \resizer|u_nn|Add0~50  = CARRY(( \resizer|u_nn|ptr [9] ) + ( GND ) + ( \resizer|u_nn|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~49_sumout ),
	.cout(\resizer|u_nn|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~49 .extended_lut = "off";
defparam \resizer|u_nn|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N56
dffeas \resizer|u_nn|ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[9] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \resizer|u_nn|Add0~53 (
// Equation(s):
// \resizer|u_nn|Add0~53_sumout  = SUM(( \resizer|u_nn|ptr [10] ) + ( GND ) + ( \resizer|u_nn|Add0~50  ))
// \resizer|u_nn|Add0~54  = CARRY(( \resizer|u_nn|ptr [10] ) + ( GND ) + ( \resizer|u_nn|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~53_sumout ),
	.cout(\resizer|u_nn|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~53 .extended_lut = "off";
defparam \resizer|u_nn|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N41
dffeas \resizer|u_nn|ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[10] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N33
cyclonev_lcell_comb \resizer|u_nn|Add0~57 (
// Equation(s):
// \resizer|u_nn|Add0~57_sumout  = SUM(( \resizer|u_nn|ptr [11] ) + ( GND ) + ( \resizer|u_nn|Add0~54  ))
// \resizer|u_nn|Add0~58  = CARRY(( \resizer|u_nn|ptr [11] ) + ( GND ) + ( \resizer|u_nn|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~57_sumout ),
	.cout(\resizer|u_nn|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~57 .extended_lut = "off";
defparam \resizer|u_nn|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N47
dffeas \resizer|u_nn|ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[11] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \resizer|u_nn|Add0~61 (
// Equation(s):
// \resizer|u_nn|Add0~61_sumout  = SUM(( \resizer|u_nn|ptr [12] ) + ( GND ) + ( \resizer|u_nn|Add0~58  ))
// \resizer|u_nn|Add0~62  = CARRY(( \resizer|u_nn|ptr [12] ) + ( GND ) + ( \resizer|u_nn|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~61_sumout ),
	.cout(\resizer|u_nn|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~61 .extended_lut = "off";
defparam \resizer|u_nn|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N38
dffeas \resizer|u_nn|ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[12] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \resizer|u_nn|Add0~9 (
// Equation(s):
// \resizer|u_nn|Add0~9_sumout  = SUM(( \resizer|u_nn|ptr [13] ) + ( GND ) + ( \resizer|u_nn|Add0~62  ))
// \resizer|u_nn|Add0~10  = CARRY(( \resizer|u_nn|ptr [13] ) + ( GND ) + ( \resizer|u_nn|Add0~62  ))

	.dataa(!\resizer|u_nn|ptr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add0~9_sumout ),
	.cout(\resizer|u_nn|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add0~9 .extended_lut = "off";
defparam \resizer|u_nn|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_nn|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N59
dffeas \resizer|u_nn|ptr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[13] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N50
dffeas \resizer|u_nn|ptr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(vcc),
	.ena(\resizer|u_nn|ptr[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|ptr[14] .is_wysiwyg = "true";
defparam \resizer|u_nn|ptr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3] = ( !\resizer|u_nn|ptr [15] & ( (!\SW[1]~input_o  & (!\resizer|u_nn|ptr [14] & (\resizer|u_nn|ptr [13] & \main_fsm|current_state.S_FINISH~q ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(!\resizer|u_nn|ptr [13]),
	.datad(!\main_fsm|current_state.S_FINISH~q ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] .lut_mask = 64'h0008000800000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3] = (!\vga_inst|read_addr[15]~2_combout  & (!\vga_inst|read_addr[14]~1_combout  & \vga_inst|read_addr[13]~0_combout ))

	.dataa(!\vga_inst|read_addr[15]~2_combout ),
	.datab(!\vga_inst|read_addr[14]~1_combout ),
	.datac(gnd),
	.datad(!\vga_inst|read_addr[13]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3] .lut_mask = 64'h0088008800880088;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( \resizer|u_ba|ptr [6] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( \resizer|u_ba|ptr [6] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N33
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( !\resizer|u_ba|ptr [7] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( !\resizer|u_ba|ptr [7] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\resizer|u_ba|ptr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( !\resizer|u_ba|ptr [8] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( !\resizer|u_ba|ptr [8] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(\resizer|u_ba|ptr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N39
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\resizer|u_ba|ptr [9] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\resizer|u_ba|ptr [9] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\resizer|u_ba|ptr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  = SUM(( \resizer|u_ba|ptr [10] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14  = CARRY(( \resizer|u_ba|ptr [10] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.shareout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ));
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N45
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  = SUM(( !\resizer|u_ba|ptr [11] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  = CARRY(( !\resizer|u_ba|ptr [11] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = SHARE(\resizer|u_ba|ptr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.sharein(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.shareout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout  = SUM(( \resizer|u_ba|ptr [12] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6  = CARRY(( \resizer|u_ba|ptr [12] ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.sharein(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.shareout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .lut_mask = 64'h0000000000003333;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N51
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7  ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.sharein(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N3
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N24
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N21
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [9]),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N27
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [7]),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N3
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout  = SUM(( \resizer|u_ba|ptr [5] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38_cout  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~34  = CARRY(( \resizer|u_ba|ptr [5] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38_cout  ))

	.dataa(!\resizer|u_ba|ptr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N6
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_ba|ptr [6]))) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~34  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~30  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_ba|ptr [6]))) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~34  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datab(!\resizer|u_ba|ptr [6]),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000000000005353;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N9
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout ) ) + ( VCC ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~30  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~26  = CARRY(( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout ) ) + ( VCC ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000000000000FFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N12
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) 
// # (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [8])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~26  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~22  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [8])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\resizer|u_ba|ptr [8]),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h00000000000005F5;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~22  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~18  = CARRY(( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FFFF00000FFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N18
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ))) 
// # (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [10])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~18  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~14  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [10])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~18  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [10]),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N21
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~14  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~10  = CARRY(( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FFFF00005F5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N24
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [12])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~10  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [12]),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N27
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N12
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  
// ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N6
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N0
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout  ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N57
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout  = ( \resizer|u_ba|ptr [8] & ( \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_ba|ptr [8]),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N9
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout  ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout  ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25 .lut_mask = 64'h55555555FFFFFFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout  = ( \resizer|u_ba|ptr [6] & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ) ) ) # ( !\resizer|u_ba|ptr [6] & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & 
// \resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ) ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N33
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout  = SUM(( \resizer|u_ba|ptr [4] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38_cout  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~34  = CARRY(( \resizer|u_ba|ptr [4] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_ba|ptr [5])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~34  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~30  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_ba|ptr [5])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~34  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [5]),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N39
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~30  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~26  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~30  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25 .lut_mask = 64'h0000000000001B1B;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~26  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~22  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~26  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N45
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~22  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~18  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~22  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h0000FFFF00002777;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N48
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~18  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~14  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N51
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~14  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~10  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N54
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6 .lut_mask = 64'h00000000000007F7;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N57
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N36
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5 .lut_mask = 64'h000000000FFF0FFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N27
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N9
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout  = (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11 .lut_mask = 64'h0055005500550055;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N6
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout  & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout ))) ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~15_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[50]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N57
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N42
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[49]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26 .lut_mask = 64'h0000000033333333;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N54
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout  ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout  ) ) ) # ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[48]~32_combout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \resizer|u_ba|ptr [5] ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [5]),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~33_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N3
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout  = SUM(( \resizer|u_ba|ptr [3] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38_cout  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~34  = CARRY(( \resizer|u_ba|ptr [3] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N6
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_ba|ptr [4])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~34  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~30  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_ba|ptr [4])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~34  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_ba|ptr [4]),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N9
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout ))) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~30  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~26  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout ))) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~30  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h0000000000004747;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N12
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~26  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~22  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~26  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h0000FC300000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~22  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~18  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~22  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17 .lut_mask = 64'h0000FFFF00004777;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N18
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~18  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~14  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~18  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N21
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~14  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~10  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~14  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h0000FFFF00001D3F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N24
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~10  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~2_combout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[61]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6 .lut_mask = 64'h0000000000001D3F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N27
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N48
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N36
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout  ) ) # ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~7_combout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[60]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12 .lut_mask = 64'h00000F0F0000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N54
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout  = (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[59]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N48
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout  ) ) # ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout  & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ) ) ) ) # ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout  & ( 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ) ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~26_combout ),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[58]~22_combout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27 .lut_mask = 64'h00333333CCFFFFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N12
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N27
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout  = (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout  & \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[57]~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34 .lut_mask = 64'h0055005500550055;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout  & 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~29_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[56]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout  & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ) # (\resizer|u_ba|ptr [4]) ) ) # ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & \resizer|u_ba|ptr [4]) ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [4]),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43 .lut_mask = 64'h00550055AAFFAAFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N30
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( \resizer|u_ba|ptr [2] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38_cout  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~34  = CARRY(( \resizer|u_ba|ptr [2] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N36
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_ba|ptr [3])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~34  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~30  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_ba|ptr [3])) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\resizer|u_ba|ptr [3]),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h00000000000011BB;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N39
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~30  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~26  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N42
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~26  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~22  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~22  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~18  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N48
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~18  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~14  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N51
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~14  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~10  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N54
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~6_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[69]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y10_N57
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N6
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N21
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout ) ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~14_combout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[68]~18_combout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19 .lut_mask = 64'h00005F5F00005F5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[67]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N21
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout  & ( 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ) ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout  ) ) # ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout  & ( 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~31_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35 .lut_mask = 64'h00000FFFFFFF0FFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N48
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N42
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout  = (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout  & \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[65]~39_combout ),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40 .lut_mask = 64'h0033003300330033;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N24
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout  & 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[64]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N10
dffeas \resizer|u_ba|ptr[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N30
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout  = (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_ba|ptr[3]~DUPLICATE_q ))

	.dataa(!\resizer|u_ba|ptr[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~33_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46 .lut_mask = 64'h0F550F550F550F55;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N30
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N33
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( \resizer|u_ba|ptr [1] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38_cout  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~34  = CARRY(( \resizer|u_ba|ptr [1] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N36
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_ba|ptr [2])) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~34  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~30  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_ba|ptr [2])) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N39
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~30  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~26  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N42
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~26  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~22  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N45
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( GND ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout ))) ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~22  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( GND ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout ))) ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000E4A000000000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N48
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~18  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N51
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~14  ))
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00002777;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N54
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~13_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[77]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N57
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N39
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout  & ( (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~21_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[76]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N36
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N21
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[75]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N45
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout  ) ) # ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  ) ) ) # ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout  & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout ) ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout  & ( 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout  & \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[74]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41 .lut_mask = 64'h0055FF5500FFFFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42_combout  = ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y10_N3
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[73]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N54
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout  & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout  ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout  ) ) # ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[72]~46_combout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N24
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_ba|ptr [2] ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \resizer|u_ba|ptr [2] & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout  ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( !\resizer|u_ba|ptr [2] & ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout  ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\resizer|u_ba|ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48 .lut_mask = 64'h333300003333FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N0
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N3
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34_cout  = CARRY(( \resizer|u_ba|ptr [0] ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N6
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30_cout  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_ba|ptr [1])) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34_cout  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_ba|ptr [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30 .lut_mask = 64'h0000FC300000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N9
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30_cout  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[80]~48_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N12
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47_combout )) ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[81]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N15
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~42_combout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[82]~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N18
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17_sumout ))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41_combout )) ) + ( VCC ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[83]~41_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N21
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36_combout ) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~30_combout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[84]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FFFF00004777;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N24
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29_combout )) # (\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~20_combout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|StageOut[85]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001D3F;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N27
cyclonev_lcell_comb \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \resizer|u_dec|Add1~0 (
// Equation(s):
// \resizer|u_dec|Add1~0_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ) # 
// ((!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & !\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout )))) # (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & !\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) ) # ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ) # 
// ((!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ) # (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout )))) # (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & !\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~0 .extended_lut = "off";
defparam \resizer|u_dec|Add1~0 .lut_mask = 64'hEAA8EAA8E8A0E8A0;
defparam \resizer|u_dec|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \resizer|u_dec|Add1~1 (
// Equation(s):
// \resizer|u_dec|Add1~1_combout  = ( \resizer|u_dec|Add1~0_combout  & ( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ) # (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ) ) ) # ( !\resizer|u_dec|Add1~0_combout  & ( 
// (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  & !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~1 .extended_lut = "off";
defparam \resizer|u_dec|Add1~1 .lut_mask = 64'hC0C0C0C0FCFCFCFC;
defparam \resizer|u_dec|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \resizer|u_dec|Add1~4 (
// Equation(s):
// \resizer|u_dec|Add1~4_combout  = ( \resizer|u_dec|Add1~0_combout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  $ (\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ) ) ) # ( !\resizer|u_dec|Add1~0_combout  & ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  $ (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~4 .extended_lut = "off";
defparam \resizer|u_dec|Add1~4 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \resizer|u_dec|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \resizer|u_dec|Add1~3 (
// Equation(s):
// \resizer|u_dec|Add1~3_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  $ 
// (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ) ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  $ (((!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & \resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ))) ) ) ) # ( 
// \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  $ 
// (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  $ (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout )) ) ) ) # ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  $ (((\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ))) ) ) )

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~3 .extended_lut = "off";
defparam \resizer|u_dec|Add1~3 .lut_mask = 64'hB4B49696D2D25A5A;
defparam \resizer|u_dec|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \resizer|u_dec|Add1~2 (
// Equation(s):
// \resizer|u_dec|Add1~2_combout  = ( \resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  $ (\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( 
// !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout  $ (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  $ 
// (\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~2 .extended_lut = "off";
defparam \resizer|u_dec|Add1~2 .lut_mask = 64'h3CC33CC3C3C3C3C3;
defparam \resizer|u_dec|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout  = SUM(( \resizer|u_ba|ptr [6] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6  = CARRY(( \resizer|u_ba|ptr [6] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ),
	.shareout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ));
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N33
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout  = SUM(( !\resizer|u_ba|ptr [7] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10  = CARRY(( !\resizer|u_ba|ptr [7] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11  = SHARE(\resizer|u_ba|ptr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~6 ),
	.sharein(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~7 ),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ),
	.shareout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ));
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  = SUM(( !\resizer|u_ba|ptr [8] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  = CARRY(( !\resizer|u_ba|ptr [8] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  = SHARE(\resizer|u_ba|ptr [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~10 ),
	.sharein(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~11 ),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.shareout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ));
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N39
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\resizer|u_ba|ptr [9] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\resizer|u_ba|ptr [9] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\resizer|u_ba|ptr [9])

	.dataa(!\resizer|u_ba|ptr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~14 ),
	.sharein(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~15 ),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h000055550000AAAA;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout  = SUM(( \resizer|u_ba|ptr [10] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  = CARRY(( \resizer|u_ba|ptr [10] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ),
	.shareout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ));
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N45
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout  = SUM(( !\resizer|u_ba|ptr [11] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26  = CARRY(( !\resizer|u_ba|ptr [11] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27  = SHARE(\resizer|u_ba|ptr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~22 ),
	.sharein(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~23 ),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26 ),
	.shareout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27 ));
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout  = SUM(( \resizer|u_ba|ptr [12] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30  = CARRY(( \resizer|u_ba|ptr [12] ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~26 ),
	.sharein(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~27 ),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ),
	.shareout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ));
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31  ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~30 ),
	.sharein(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~31 ),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [11]),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout  = ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  
// ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout  = ( \resizer|u_ba|ptr [9] & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46 .lut_mask = 64'h0000000055555555;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  
// ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [7]),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout  = SUM(( \resizer|u_ba|ptr [5] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38_cout  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~6  = CARRY(( \resizer|u_ba|ptr [5] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_ba|ptr [6]))) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~10  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_ba|ptr [6]))) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~6  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.datab(!\resizer|u_ba|ptr [6]),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000000000005353;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N39
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout ) ) + ( VCC ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~10  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~14  = CARRY(( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout ) ) + ( VCC ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000000000000FFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) 
// # (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [8])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~14  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~18  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [8])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\resizer|u_ba|ptr [8]),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h00000000000005F5;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N45
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~18  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~22  = CARRY(( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h0000FFFF00000FFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ))) 
// # (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [10])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~22  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~26  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [10])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [10]),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N51
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~26  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~30  = CARRY(( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout ) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000FFFF00000FFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34_cout  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ))) 
// # (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\resizer|u_ba|ptr [12])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~30  ))

	.dataa(!\resizer|u_ba|ptr [12]),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34 .lut_mask = 64'h00000000000005F5;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N57
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  
// ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [10]),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout  ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout  = ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \resizer|u_ba|ptr [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [8]),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N24
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout  ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout  ) ) # ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout  & ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~30_combout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout 
// ) # (\resizer|u_ba|ptr [6]) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & \resizer|u_ba|ptr [6]) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20 .lut_mask = 64'h05050505AFAFAFAF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N3
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout  = SUM(( \resizer|u_ba|ptr [4] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14_cout  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~6  = CARRY(( \resizer|u_ba|ptr [4] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14_cout  ))

	.dataa(!\resizer|u_ba|ptr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_ba|ptr [5])) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~18  = CARRY(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_ba|ptr [5])) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\resizer|u_ba|ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h0000FC300000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N9
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~18  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~22  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h00000000000005F5;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout )) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~22  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~26  = CARRY(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout )) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25 .lut_mask = 64'h0000FC300000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~26  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~30  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~26  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~30  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~34  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N21
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37_sumout  = SUM(( GND ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout )))) ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~34  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~38  = CARRY(( GND ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout )))) ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~34  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37 .lut_mask = 64'h0000B88800000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10_cout  = CARRY(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout ))) ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~38  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~54_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[53]~55_combout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~29_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10 .lut_mask = 64'h0000F8080000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43 .lut_mask = 64'h00000000CCCCCCCC;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~25_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout  & \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~52_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[52]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53 .lut_mask = 64'h000F000F00FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N15
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N36
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ) ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ) ) ) ) # ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~38_combout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[50]~39_combout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~17_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40 .lut_mask = 64'h0000FFFF5F5F5F5F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N57
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[49]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N24
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout  ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout  ) ) ) # ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[48]~20_combout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~9_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ) # (\resizer|u_ba|ptr [5]) ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout  & ( (\resizer|u_ba|ptr [5] & \resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_ba|ptr [5]),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13 .lut_mask = 64'h00330033FF33FF33;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout  = SUM(( \resizer|u_ba|ptr[3]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18_cout  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~6  = CARRY(( \resizer|u_ba|ptr[3]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_ba|ptr [4])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~10  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_ba|ptr [4])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_ba|ptr [4]),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~10  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~22  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~10  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout )) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~22  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~26  = CARRY(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout )) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h0000FC300000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~26  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~30  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~26  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29 .lut_mask = 64'h0000FFFF00004777;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~30  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~34  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~34  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~38  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~34  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~33_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37 .lut_mask = 64'h0000FFFF00004777;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14_cout  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~38  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~50_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~37_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[61]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14 .lut_mask = 64'h0000000000001D3F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout  ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[60]~48_combout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49 .lut_mask = 64'h000000003333FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout  = ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~29_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N57
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[59]~40_combout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout ) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout  ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~28_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[58]~32_combout ),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33 .lut_mask = 64'h00FF00FF77777777;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout  = ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[57]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22 .lut_mask = 64'h0000000033333333;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[56]~13_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ( \resizer|u_ba|ptr [4] ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [4]),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~5_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( \resizer|u_ba|ptr [2] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22_cout  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~6  = CARRY(( \resizer|u_ba|ptr [2] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_ba|ptr [3])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~10  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_ba|ptr [3])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~6  ))

	.dataa(!\resizer|u_ba|ptr [3]),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000000000001D1D;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~10  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~14  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~14  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~26  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~26  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~30  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~30  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~34  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~34  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~38  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h0000FFFF00004777;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18_cout  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~43_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~37_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[69]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18 .lut_mask = 64'h0000000000001D3F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout  & \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~41_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[68]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42 .lut_mask = 64'h000F000F00FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[67]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N27
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & 
// ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout ))) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout )) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~22_combout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[66]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23 .lut_mask = 64'h0F550F550FFF0FFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout  = (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout  & \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[65]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15 .lut_mask = 64'h0033003300330033;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N27
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout  & 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[64]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9 .lut_mask = 64'h00550055FF55FF55;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout  = ( \resizer|u_ba|ptr [3] & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout ) ) ) # ( 
// !\resizer|u_ba|ptr [3] & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout  & !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~5_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \resizer|u_ba|ptr [1] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26_cout  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( \resizer|u_ba|ptr [1] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|ptr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_ba|ptr [2])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_ba|ptr [2])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [2]),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~10  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~14  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N15
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~18  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~30  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~30  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~34  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~34  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~38  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h0000FFFF00002777;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~38  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~36_combout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~37_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[77]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N0
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[75]~23_combout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout  & ( ((!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout  & ( 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout ))) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~15_combout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[74]~12_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N27
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[73]~9_combout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout  ) ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[72]~4_combout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout  = ( \resizer|u_ba|ptr [2] & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( \resizer|u_ba|ptr [2] & ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout  ) ) ) # ( !\resizer|u_ba|ptr [2] & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout  ) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_ba|ptr [2]),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2 .lut_mask = 64'h555555550000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \resizer|u_ba|ptr [0] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30_cout  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \resizer|u_ba|ptr [0] ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_ba|ptr [1])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~6  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_ba|ptr [1])) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [1]),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N39
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout ))) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~10  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout ))) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000002727;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~14  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout )) ) + ( VCC ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~18  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout )))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF00002777;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout )) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~22  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~34  = CARRY(( VCC ) + ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout )) ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~34  ))
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~38  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ))) ) + ( GND ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout  & \resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~27_combout ),
	.datac(gnd),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[76]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35 .lut_mask = 64'h0033003300FF00FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37_sumout )))) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26_combout ))) ) + ( VCC ) + ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~26_combout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[85]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N57
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout ) ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37_sumout  ) ) ) # ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout  ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37_sumout  ) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~24_combout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[84]~18_combout ),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25 .lut_mask = 64'h55550F0F555533FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33_sumout  & ( 
// (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ))) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout )) ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33_sumout  ) ) # ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ))) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout )) ) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[83]~16_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17 .lut_mask = 64'h00001D1DFFFF1D1D;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \resizer|u_dec|Add2~9 (
// Equation(s):
// \resizer|u_dec|Add2~9_sumout  = SUM(( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17_combout  ) + ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ))
// \resizer|u_dec|Add2~10  = CARRY(( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17_combout  ) + ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[101]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~9_sumout ),
	.cout(\resizer|u_dec|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~9 .extended_lut = "off";
defparam \resizer|u_dec|Add2~9 .lut_mask = 64'h0000333300000F0F;
defparam \resizer|u_dec|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \resizer|u_dec|Add2~13 (
// Equation(s):
// \resizer|u_dec|Add2~13_sumout  = SUM(( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25_combout  ) + ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \resizer|u_dec|Add2~10  ))
// \resizer|u_dec|Add2~14  = CARRY(( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25_combout  ) + ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \resizer|u_dec|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~13_sumout ),
	.cout(\resizer|u_dec|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~13 .extended_lut = "off";
defparam \resizer|u_dec|Add2~13 .lut_mask = 64'h00000F0F000000FF;
defparam \resizer|u_dec|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \resizer|u_dec|Add2~17 (
// Equation(s):
// \resizer|u_dec|Add2~17_sumout  = SUM(( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) + ( GND ) + ( \resizer|u_dec|Add2~14  ))
// \resizer|u_dec|Add2~18  = CARRY(( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) + ( GND ) + ( \resizer|u_dec|Add2~14  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~17_sumout ),
	.cout(\resizer|u_dec|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~17 .extended_lut = "off";
defparam \resizer|u_dec|Add2~17 .lut_mask = 64'h0000FFFF00003C3C;
defparam \resizer|u_dec|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \resizer|u_dec|Add2~21 (
// Equation(s):
// \resizer|u_dec|Add2~21_sumout  = SUM(( !\resizer|u_dec|Add1~2_combout  ) + ( GND ) + ( \resizer|u_dec|Add2~18  ))
// \resizer|u_dec|Add2~22  = CARRY(( !\resizer|u_dec|Add1~2_combout  ) + ( GND ) + ( \resizer|u_dec|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Add1~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~21_sumout ),
	.cout(\resizer|u_dec|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~21 .extended_lut = "off";
defparam \resizer|u_dec|Add2~21 .lut_mask = 64'h0000FFFF0000FF00;
defparam \resizer|u_dec|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \resizer|u_dec|Add2~25 (
// Equation(s):
// \resizer|u_dec|Add2~25_sumout  = SUM(( \resizer|u_dec|Add1~3_combout  ) + ( GND ) + ( \resizer|u_dec|Add2~22  ))
// \resizer|u_dec|Add2~26  = CARRY(( \resizer|u_dec|Add1~3_combout  ) + ( GND ) + ( \resizer|u_dec|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Add1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~25_sumout ),
	.cout(\resizer|u_dec|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~25 .extended_lut = "off";
defparam \resizer|u_dec|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \resizer|u_dec|Add2~29 (
// Equation(s):
// \resizer|u_dec|Add2~29_sumout  = SUM(( \resizer|u_dec|Add1~4_combout  ) + ( GND ) + ( \resizer|u_dec|Add2~26  ))
// \resizer|u_dec|Add2~30  = CARRY(( \resizer|u_dec|Add1~4_combout  ) + ( GND ) + ( \resizer|u_dec|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|Add1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~29_sumout ),
	.cout(\resizer|u_dec|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~29 .extended_lut = "off";
defparam \resizer|u_dec|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \resizer|u_dec|Add2~33 (
// Equation(s):
// \resizer|u_dec|Add2~33_sumout  = SUM(( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  $ (\resizer|u_dec|Add1~1_combout ) ) + ( GND ) + ( \resizer|u_dec|Add2~30  ))
// \resizer|u_dec|Add2~34  = CARRY(( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  $ (\resizer|u_dec|Add1~1_combout ) ) + ( GND ) + ( \resizer|u_dec|Add2~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Add1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~33_sumout ),
	.cout(\resizer|u_dec|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~33 .extended_lut = "off";
defparam \resizer|u_dec|Add2~33 .lut_mask = 64'h0000FFFF0000C3C3;
defparam \resizer|u_dec|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \resizer|u_dec|Add2~5 (
// Equation(s):
// \resizer|u_dec|Add2~5_sumout  = SUM(( GND ) + ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  $ (((!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & \resizer|u_dec|Add1~1_combout ))) ) + ( \resizer|u_dec|Add2~34  
// ))
// \resizer|u_dec|Add2~6  = CARRY(( GND ) + ( !\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  $ (((!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & \resizer|u_dec|Add1~1_combout ))) ) + ( \resizer|u_dec|Add2~34  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~1_combout ),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~5_sumout ),
	.cout(\resizer|u_dec|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~5 .extended_lut = "off";
defparam \resizer|u_dec|Add2~5 .lut_mask = 64'h0000559900000000;
defparam \resizer|u_dec|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \resizer|u_dec|Add2~1 (
// Equation(s):
// \resizer|u_dec|Add2~1_sumout  = SUM(( (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout  & (!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout  & \resizer|u_dec|Add1~1_combout )) ) + ( GND ) + ( \resizer|u_dec|Add2~6  ))

	.dataa(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\resizer|u_dec|Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\resizer|u_dec|Add1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~1 .extended_lut = "off";
defparam \resizer|u_dec|Add2~1 .lut_mask = 64'h0000FFFF00000808;
defparam \resizer|u_dec|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout  = SUM(( \resizer|u_nn|ptr [8] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~38  = CARRY(( \resizer|u_nn|ptr [8] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~39  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~38 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~39 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33_sumout  = SUM(( !\resizer|u_nn|ptr [9] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~39  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~34  = CARRY(( !\resizer|u_nn|ptr [9] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~39  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~35  = SHARE(\resizer|u_nn|ptr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~38 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~39 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~34 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~35 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33 .lut_mask = 64'h00000F0F0000F0F0;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout  = SUM(( !\resizer|u_nn|ptr [10] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~35  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14  = CARRY(( !\resizer|u_nn|ptr [10] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~35  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15  = SHARE(\resizer|u_nn|ptr [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~34 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~35 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout  = SUM(( !\resizer|u_nn|ptr [11] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~18  = CARRY(( !\resizer|u_nn|ptr [11] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~19  = SHARE(\resizer|u_nn|ptr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~14 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~15 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~18 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~19 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout  = SUM(( !\resizer|u_nn|ptr [12] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~19  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~18  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~22  = CARRY(( !\resizer|u_nn|ptr [12] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~19  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~18  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~23  = SHARE(\resizer|u_nn|ptr [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~18 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~19 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~22 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~23 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout  = SUM(( !\resizer|u_nn|ptr [13] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~23  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~22  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~26  = CARRY(( !\resizer|u_nn|ptr [13] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~23  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~22  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~27  = SHARE(\resizer|u_nn|ptr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~22 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~23 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~26 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~27 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout  = SUM(( \resizer|u_nn|ptr [14] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~27  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~26  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~30  = CARRY(( \resizer|u_nn|ptr [14] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~27  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~26  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~26 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~27 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~30 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~31 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9_sumout  = SUM(( !\resizer|u_nn|ptr [15] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~31  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10  = CARRY(( !\resizer|u_nn|ptr [15] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~31  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11  = SHARE(\resizer|u_nn|ptr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~30 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~31 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5_sumout  = SUM(( \resizer|u_nn|ptr [16] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~6  = CARRY(( \resizer|u_nn|ptr [16] ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~6 ),
	.shareout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~7 ));
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5 .lut_mask = 64'h0000000000003333;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  = SUM(( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~7  ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~6 ),
	.sharein(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~7 ),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout  = ( \resizer|u_nn|ptr [15] & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48_combout  = ( \resizer|u_nn|ptr [13] & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46_combout  = ( \resizer|u_nn|ptr [11] & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50_combout  = ( \resizer|u_nn|ptr [9] & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout  = SUM(( \resizer|u_nn|ptr [7] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46_cout  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~42  = CARRY(( \resizer|u_nn|ptr [7] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [8])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~42  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~38  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [8])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~42  ))

	.dataa(!\resizer|u_nn|ptr [8]),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37 .lut_mask = 64'h0000000000001D1D;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout  = SUM(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~34  = CARRY(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~49_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33 .lut_mask = 64'h0000000000000FFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [10])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~14  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [10])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~34  ))

	.dataa(!\resizer|u_nn|ptr [10]),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h0000000000001D1D;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout  = SUM(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~14  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~18  = CARRY(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~45_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h0000000000000FFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [12])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~18  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~22  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [12])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~18  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(!\resizer|u_nn|ptr [12]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout  = SUM(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~22  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~26  = CARRY(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~47_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000FFFF00000FFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [14])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~26  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~30  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [14])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~26  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(!\resizer|u_nn|ptr [14]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9_sumout  = SUM(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~10  = CARRY(( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h0000FFFF00000FFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [16])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~10  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(!\resizer|u_nn|ptr [16]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout  = ( \resizer|u_nn|ptr [14] & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32 .lut_mask = 64'h0000000033333333;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [13] ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [13]),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27 .lut_mask = 64'h3333333300FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout  = (\resizer|u_nn|ptr [12] & \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [12]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21 .lut_mask = 64'h000F000F000F000F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [11] ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ),
	.datac(!\resizer|u_nn|ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13 .lut_mask = 64'h333333330F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout  = ( \resizer|u_nn|ptr [10] & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4 .lut_mask = 64'h0000000033333333;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [9] ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [9]),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39 .lut_mask = 64'h0F0F0F0F33333333;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [8] ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [8]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~37_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout  = SUM(( \resizer|u_nn|ptr [6] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46_cout  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~42  = CARRY(( \resizer|u_nn|ptr [6] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|ptr [7])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~42  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~38  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|ptr [7])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~42  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\resizer|u_nn|ptr [7]),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h00000000000011BB;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~34  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~30  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~10  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~10  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~14  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~14  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~18  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~18  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~22  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~22  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~26  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9_sumout )) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout )))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~9_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~34_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[87]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h000000000000535F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~31_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[86]~32_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33 .lut_mask = 64'h000000000FFF0FFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[85]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28 .lut_mask = 64'h0000000055555555;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout  & ( ((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout  & ( 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout ))) ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~21_combout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[84]~20_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22 .lut_mask = 64'h11331133DDFFDDFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~17_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[83]~13_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~13_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~3_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[82]~4_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5 .lut_mask = 64'h333333330FFF0FFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~33_sumout ),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[81]~39_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & 
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[80]~53_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|ptr [7] ) ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|ptr [7] ) ) ) # ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout  & ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [7]),
	.datad(gnd),
	.datae(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~41_sumout ),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout  = SUM(( \resizer|u_nn|ptr [5] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46_cout  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~42  = CARRY(( \resizer|u_nn|ptr [5] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|ptr [6])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~42  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~38  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|ptr [6])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [6]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~34  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~38  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h00000000000011BB;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~30  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~26  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~26  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~10  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout )) ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~14  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( VCC ) + ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout )) ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~18  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~22  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~30_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[97]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout  & \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~26_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[96]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29 .lut_mask = 64'h000F000F00FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[95]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout ))) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~14_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[94]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15 .lut_mask = 64'h330F330F33FF33FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[93]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout  ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~40_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[92]~38_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[91]~54_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[90]~61_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|ptr [6] ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [6]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout  = SUM(( \resizer|u_nn|ptr [4] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46_cout  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~42  = CARRY(( \resizer|u_nn|ptr [4] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46_cout  ))

	.dataa(!\resizer|u_nn|ptr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|ptr [5])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~42  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~38  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|ptr [5])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~42  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [5]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~34  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~30  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~26  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~22  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~10  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~14  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~25_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[107]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~19_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[106]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24 .lut_mask = 64'h000000003F3F3F3F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[105]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout ))) # (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout )) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~6_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[104]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[103]~41_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout  & ( ((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout  & ( 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout ))) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~55_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[102]~52_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout  ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[101]~62_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63 .lut_mask = 64'h0000000055555555;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[100]~67_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68 .lut_mask = 64'h00330033CCFFCCFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|ptr [5] ) ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|ptr [5] ) ) ) # ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout  & ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [5]),
	.datad(gnd),
	.datae(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout  = SUM(( \resizer|u_nn|ptr[3]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46_cout  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~42  = CARRY(( \resizer|u_nn|ptr[3]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|ptr [4])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~42  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~38  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|ptr [4])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~42  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\resizer|u_nn|ptr [4]),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h0000000000001B1B;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~34  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~38  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~30  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~26  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~22  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~18  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~10  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~18_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[117]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10_combout  = ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~11_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[116]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17 .lut_mask = 64'h000000003F3F3F3F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[115]~7_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout ))) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~42_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[114]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[113]~56_combout ),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout )) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout  & ( 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout ))) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[112]~63_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64 .lut_mask = 64'h03330333CFFFCFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout  = (\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66 .lut_mask = 64'h0F000F000F000F00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[111]~68_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout ) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout  & 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[110]~72_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73 .lut_mask = 64'h05050505F5F5F5F5;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\resizer|u_nn|ptr [4]) ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout  & ( (\resizer|u_nn|ptr [4] & \resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\resizer|u_nn|ptr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75 .lut_mask = 64'h00550055FF55FF55;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41_sumout  = SUM(( \resizer|u_nn|ptr [2] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46_cout  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~42  = CARRY(( \resizer|u_nn|ptr [2] ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|ptr[3]~DUPLICATE_q )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~42  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~38  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|ptr[3]~DUPLICATE_q )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~42  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~38  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~34  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000000000001B1B;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~34  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~30  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~30  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~26  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~22  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~18  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~14  ))
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13_sumout )) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10_combout )))) ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~10_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[127]~17_combout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000ACA00000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout  = SUM(( \resizer|u_nn|ptr [8] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~6  = CARRY(( \resizer|u_nn|ptr [8] ) + ( !VCC ) + ( !VCC ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~6 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~7 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout  = SUM(( !\resizer|u_nn|ptr [9] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~7  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14  = CARRY(( !\resizer|u_nn|ptr [9] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~7  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~15  = SHARE(\resizer|u_nn|ptr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~6 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~7 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~15 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout  = SUM(( !\resizer|u_nn|ptr [10] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~15  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10  = CARRY(( !\resizer|u_nn|ptr [10] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~15  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~11  = SHARE(\resizer|u_nn|ptr [10])

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~15 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~11 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9 .lut_mask = 64'h000033330000CCCC;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout  = SUM(( !\resizer|u_nn|ptr [11] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~11  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~18  = CARRY(( !\resizer|u_nn|ptr [11] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~11  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~19  = SHARE(\resizer|u_nn|ptr [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~10 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~11 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~18 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~19 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout  = SUM(( !\resizer|u_nn|ptr [12] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~19  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~22  = CARRY(( !\resizer|u_nn|ptr [12] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~19  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~23  = SHARE(\resizer|u_nn|ptr [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~18 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~19 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~22 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~23 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout  = SUM(( !\resizer|u_nn|ptr [13] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~23  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~26  = CARRY(( !\resizer|u_nn|ptr [13] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~23  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~27  = SHARE(\resizer|u_nn|ptr [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~22 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~23 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~26 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~27 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout  = SUM(( \resizer|u_nn|ptr [14] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~27  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~26  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30  = CARRY(( \resizer|u_nn|ptr [14] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~27  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~26  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~26 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~27 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37_sumout  = SUM(( !\resizer|u_nn|ptr [15] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~38  = CARRY(( !\resizer|u_nn|ptr [15] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~39  = SHARE(\resizer|u_nn|ptr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~30 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~31 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~38 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~39 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37 .lut_mask = 64'h00000F0F0000F0F0;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33_sumout  = SUM(( \resizer|u_nn|ptr [16] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~39  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34  = CARRY(( \resizer|u_nn|ptr [16] ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~39  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35  = SHARE(GND)

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~38 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~39 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34 ),
	.shareout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35 ));
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33 .lut_mask = 64'h0000000000003333;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  = SUM(( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35  ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~34 ),
	.sharein(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~35 ),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [13]),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.dataf(!\resizer|u_nn|ptr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout  = SUM(( \resizer|u_nn|ptr [7] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~6  = CARRY(( \resizer|u_nn|ptr [7] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [8])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~10  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [8])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [8]),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout  = SUM(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~18  = CARRY(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~95_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~96_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17 .lut_mask = 64'h0000000000000FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [10])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~14  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [10])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~18  ))

	.dataa(!\resizer|u_nn|ptr [10]),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13 .lut_mask = 64'h00000000000005F5;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout  = SUM(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~22  = CARRY(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97_combout ) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~97_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~98_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21 .lut_mask = 64'h0000000000000FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & 
// ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [12])) ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~26  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout 
// ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [12])) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~22  ))

	.dataa(!\resizer|u_nn|ptr [12]),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout  = SUM(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~26  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~30  = CARRY(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~99_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~100_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29 .lut_mask = 64'h0000FFFF00000FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [14])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~34  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [14])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45_sumout  = SUM(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~46  = CARRY(( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout ) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45 .lut_mask = 64'h0000FFFF00000FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38_cout  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & (\resizer|u_nn|ptr [16])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~46  ))

	.dataa(!\resizer|u_nn|ptr [16]),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~33_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38 .lut_mask = 64'h0000000000003535;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~29_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [14]),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ) 
// # (\resizer|u_nn|ptr [13]) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout  & ( (\resizer|u_nn|ptr [13] & \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [13]),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83 .lut_mask = 64'h03030303F3F3F3F3;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout  = ( \resizer|u_nn|ptr [12] & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ) 
// # (\resizer|u_nn|ptr [11]) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & \resizer|u_nn|ptr [11]) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [11]),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69 .lut_mask = 64'h00330033CCFFCCFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48 .lut_mask = 64'h00000000CCCCCCCC;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.dataf(!\resizer|u_nn|ptr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( 
// \resizer|u_nn|ptr [9] ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & ( \resizer|u_nn|ptr [9] ) ) ) # ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [9]),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~13_sumout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout  = ( \resizer|u_nn|ptr [8] & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ) ) ) # ( !\resizer|u_nn|ptr [8] & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|add_sub_8_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( \resizer|u_nn|ptr [6] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~6  = CARRY(( \resizer|u_nn|ptr [6] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|ptr [7])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~10  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|ptr [7])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [7]),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~14  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~22  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~18  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~26  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~26  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~30  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~34  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~29_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~38  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42_cout  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout )))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~45_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~101_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[87]~102_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42 .lut_mask = 64'h000000000000535F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[85]~83_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~76_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[84]~77_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68 .lut_mask = 64'h5555555500000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout  = (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout  & \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[83]~69_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70 .lut_mask = 64'h0303030303030303;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~13_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~49_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[82]~48_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50 .lut_mask = 64'h333333330FFF0FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[81]~59_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~9_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[80]~37_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( \resizer|u_nn|ptr [7] ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~5_sumout ),
	.datad(!\resizer|u_nn|ptr [7]),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \resizer|u_nn|ptr [5] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( \resizer|u_nn|ptr [5] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|ptr [6])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|ptr [6])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|ptr [6]),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~22  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h00000000000005F5;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~26  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~26  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~34  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000000000001D3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~30  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~34  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~38  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h0000FFFF00001D3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~42  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~38  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~42  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~46  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h0000FFFF00001D3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout ) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~88_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[86]~87_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_17~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89 .lut_mask = 64'h000000005F5F5F5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10_cout  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~46  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~86_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~37_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[97]~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10 .lut_mask = 64'h0000000000001D3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout  & \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~82_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[96]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85 .lut_mask = 64'h000F000F00FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[95]~78_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~68_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[94]~70_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[93]~50_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout  & ( ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout  & ( 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ))) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~58_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[92]~60_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61 .lut_mask = 64'h11331133DDFFDDFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[91]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[90]~26_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27 .lut_mask = 64'h0F0F0F0F55555555;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|ptr [6] ) ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  & ( \resizer|u_nn|ptr [6] ) ) ) # ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout  & ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [6]),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~5_sumout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \resizer|u_nn|ptr [4] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \resizer|u_nn|ptr [4] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(!\resizer|u_nn|ptr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|ptr [5])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|ptr [5])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [5]),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~26  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~30  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~38  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~34  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~42  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~42  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~46  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~42  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81_combout )))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~46  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~45_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~81_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[107]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000535F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~37_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[105]~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~47_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[104]~51_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[103]~61_combout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout  ) ) ) # ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout  ) ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout  ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~25_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~39_combout ),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[102]~36_combout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40 .lut_mask = 64'h333333330F0FFFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25 .lut_mask = 64'h3333333300000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[101]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28 .lut_mask = 64'h0000000055555555;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[100]~18_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|ptr [5] ) ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|ptr [5] ) ) ) # ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11 .lut_mask = 64'h0000FFFF33333333;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \resizer|u_nn|ptr[3]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( \resizer|u_nn|ptr[3]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|ptr [4])) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|ptr [4])) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [4]),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~26  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~30  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h0000000000001D3F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~34  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000FC300000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout )))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~42  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout )))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h0000FFFF00004777;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~42  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~38  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~42  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~46  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~38  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~41_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74 .lut_mask = 64'h5555555500000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~79_combout ),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[106]~75_combout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80 .lut_mask = 64'h0000000000FFFFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~46  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~74_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~45_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[117]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000353F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~67_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[116]~72_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73 .lut_mask = 64'h000000000FFF0FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46 .lut_mask = 64'h00000000AAAAAAAA;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[115]~52_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~57_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[114]~62_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35 .lut_mask = 64'h5555555500000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[113]~40_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41 .lut_mask = 64'h0000000033333333;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~25_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[112]~28_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29 .lut_mask = 64'h0F0F0F0F77777777;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[111]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[110]~11_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout  = ( \resizer|u_nn|ptr [4] & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout ) ) ) # ( 
// !\resizer|u_nn|ptr [4] & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout  & !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6 .lut_mask = 64'h5500550055FF55FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \resizer|u_nn|ptr [2] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( \resizer|u_nn|ptr [2] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|ptr[3]~DUPLICATE_q )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|ptr[3]~DUPLICATE_q )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~30  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~30  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~34  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~38  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~46  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~46  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~42  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~46  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66_combout )))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~42  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~45_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~66_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[127]~73_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000535F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~41_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[124]~35_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42 .lut_mask = 64'h0F0F0F0F77777777;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24 .lut_mask = 64'h0F0F0F0F00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[123]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout )) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout  & ( 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout ))) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~20_combout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[122]~17_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21 .lut_mask = 64'h11551155BBFFBBFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[121]~12_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[120]~6_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|ptr[3]~DUPLICATE_q  ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  
// & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \resizer|u_nn|ptr[1]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( \resizer|u_nn|ptr[1]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|ptr [2])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|ptr [2])) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [2]),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h00000000000003F3;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~34  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~38  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~42  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~38  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout  = (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[135]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43 .lut_mask = 64'h000F000F000F000F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout ) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~53_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[126]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54 .lut_mask = 64'h0055005555555555;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout  = ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64 .lut_mask = 64'h000000000F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~42  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~46  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~42  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45_combout )))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~46  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~41_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~45_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[137]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000535F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout  = (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout  & !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~37_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34 .lut_mask = 64'h0F000F000F000F00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout ) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[136]~64_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65 .lut_mask = 64'h0000000055FF55FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout )) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~30_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~33_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[134]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[133]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout )) ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~10_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[132]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14 .lut_mask = 64'h03F303F30FFF0FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y11_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[131]~7_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N21
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout  & 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[130]~2_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3 .lut_mask = 64'h05050505F5F5F5F5;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \resizer|u_nn|ptr [2] ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datac(!\resizer|u_nn|ptr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30_cout  = CARRY(( \resizer|u_nn|ptr [0] ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|ptr[1]~DUPLICATE_q )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30_cout  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~6  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|ptr[1]~DUPLICATE_q )) ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~6  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~10  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~14  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~14  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000000000001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~18  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~22  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~22  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~34  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~34  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~38  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout )) ) + ( VCC ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~34  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41_sumout  = SUM(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout )))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~38  ))
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~42  = CARRY(( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout )))) ) + ( GND ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~38  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h0000FFFF00004777;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45_sumout )))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55_combout ))) ) + ( 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~55_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~45_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[147]~65_combout ),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h0000CAC00000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout )))) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~41_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~43_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[146]~34_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44 .lut_mask = 64'h00000000535F535F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0_combout  = (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N39
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout  & ( (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout ) ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[126]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9 .lut_mask = 64'h0505050555555555;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N54
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[125]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44 .lut_mask = 64'h0000000055555555;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout )) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout ))) ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~57_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[124]~51_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58 .lut_mask = 64'h05550555AFFFAFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout  & ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N57
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[123]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65 .lut_mask = 64'h0000000055555555;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout  & ( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout )) ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout  & ( 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout ))) ) )

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~66_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[122]~69_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70 .lut_mask = 64'h05550555AFFFAFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71_combout  = (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout )

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N45
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[121]~73_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74 .lut_mask = 64'h0000000000FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout  ) ) # ( 
// !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[120]~75_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77_combout  = ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \resizer|u_nn|ptr[3]~DUPLICATE_q  ) ) # ( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout 
//  & ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46 .lut_mask = 64'h000000000000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42_cout  = CARRY(( \resizer|u_nn|ptr[1]~DUPLICATE_q  ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|ptr [2])) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42_cout  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\resizer|u_nn|ptr [2]),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[130]~77_combout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h00000000000011DD;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[131]~76_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N15
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29_sumout )) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74_combout ) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71_combout )))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~71_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[132]~74_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000000000004777;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[133]~70_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h00000000000003CF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~59_combout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[134]~65_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FFFF00001D3F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58_combout )) ) + ( VCC ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[135]~58_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h00000000000005AF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N27
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36_combout ))) ) + ( GND ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~36_combout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[136]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF00001B5F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9_combout )) # (\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0_combout ))) ) + ( VCC ) + ( 
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~0_combout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|StageOut[137]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h000000000000353F;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N33
cyclonev_lcell_comb \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N3
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout )) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout ))) ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~37_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[145]~31_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~37_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32 .lut_mask = 64'h00FF00FF27272727;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y10_N48
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~16_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[144]~22_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23 .lut_mask = 64'h0F0F0F0F77777777;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \resizer|u_pr|Add2~9 (
// Equation(s):
// \resizer|u_pr|Add2~9_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout )))) ) + ( !VCC ) + ( !VCC ))
// \resizer|u_pr|Add2~10  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout )))) ) + ( !VCC ) + ( !VCC ))
// \resizer|u_pr|Add2~11  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout )))))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~9_sumout ),
	.cout(\resizer|u_pr|Add2~10 ),
	.shareout(\resizer|u_pr|Add2~11 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~9 .extended_lut = "off";
defparam \resizer|u_pr|Add2~9 .lut_mask = 64'h000030500000C3A5;
defparam \resizer|u_pr|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \resizer|u_pr|Add2~13 (
// Equation(s):
// \resizer|u_pr|Add2~13_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  $ (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ) ) + ( \resizer|u_pr|Add2~11  ) + ( \resizer|u_pr|Add2~10  ))
// \resizer|u_pr|Add2~14  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  $ (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ) ) + ( \resizer|u_pr|Add2~11  ) + ( \resizer|u_pr|Add2~10  ))
// \resizer|u_pr|Add2~15  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~10 ),
	.sharein(\resizer|u_pr|Add2~11 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~13_sumout ),
	.cout(\resizer|u_pr|Add2~14 ),
	.shareout(\resizer|u_pr|Add2~15 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~13 .extended_lut = "off";
defparam \resizer|u_pr|Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \resizer|u_pr|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \resizer|u_pr|Add2~17 (
// Equation(s):
// \resizer|u_pr|Add2~17_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout ) 
// # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout )))) ) + ( \resizer|u_pr|Add2~15  ) + ( \resizer|u_pr|Add2~14  ))
// \resizer|u_pr|Add2~18  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout )))) ) + ( \resizer|u_pr|Add2~15  ) + ( \resizer|u_pr|Add2~14  ))
// \resizer|u_pr|Add2~19  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ))) # (\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout )))))

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~14 ),
	.sharein(\resizer|u_pr|Add2~15 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~17_sumout ),
	.cout(\resizer|u_pr|Add2~18 ),
	.shareout(\resizer|u_pr|Add2~19 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~17 .extended_lut = "off";
defparam \resizer|u_pr|Add2~17 .lut_mask = 64'h0000DF4C00006C93;
defparam \resizer|u_pr|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N9
cyclonev_lcell_comb \resizer|u_pr|Add2~21 (
// Equation(s):
// \resizer|u_pr|Add2~21_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( \resizer|u_pr|Add2~19  ) + ( \resizer|u_pr|Add2~18  ))
// \resizer|u_pr|Add2~22  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( \resizer|u_pr|Add2~19  ) + ( \resizer|u_pr|Add2~18  ))
// \resizer|u_pr|Add2~23  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~18 ),
	.sharein(\resizer|u_pr|Add2~19 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~21_sumout ),
	.cout(\resizer|u_pr|Add2~22 ),
	.shareout(\resizer|u_pr|Add2~23 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~21 .extended_lut = "off";
defparam \resizer|u_pr|Add2~21 .lut_mask = 64'h0000F00000000FF0;
defparam \resizer|u_pr|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \resizer|u_pr|Add2~25 (
// Equation(s):
// \resizer|u_pr|Add2~25_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) + ( \resizer|u_pr|Add2~23  ) + ( \resizer|u_pr|Add2~22  ))
// \resizer|u_pr|Add2~26  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) + ( \resizer|u_pr|Add2~23  ) + ( \resizer|u_pr|Add2~22  ))
// \resizer|u_pr|Add2~27  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~22 ),
	.sharein(\resizer|u_pr|Add2~23 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~25_sumout ),
	.cout(\resizer|u_pr|Add2~26 ),
	.shareout(\resizer|u_pr|Add2~27 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~25 .extended_lut = "off";
defparam \resizer|u_pr|Add2~25 .lut_mask = 64'h0000CC00000033CC;
defparam \resizer|u_pr|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \resizer|u_pr|Add2~29 (
// Equation(s):
// \resizer|u_pr|Add2~29_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( \resizer|u_pr|Add2~27  ) + ( \resizer|u_pr|Add2~26  ))
// \resizer|u_pr|Add2~30  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( \resizer|u_pr|Add2~27  ) + ( \resizer|u_pr|Add2~26  ))
// \resizer|u_pr|Add2~31  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~26 ),
	.sharein(\resizer|u_pr|Add2~27 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~29_sumout ),
	.cout(\resizer|u_pr|Add2~30 ),
	.shareout(\resizer|u_pr|Add2~31 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~29 .extended_lut = "off";
defparam \resizer|u_pr|Add2~29 .lut_mask = 64'h0000F00000000FF0;
defparam \resizer|u_pr|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \resizer|u_pr|Add2~33 (
// Equation(s):
// \resizer|u_pr|Add2~33_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ) ) + ( \resizer|u_pr|Add2~31  ) + ( \resizer|u_pr|Add2~30  ))
// \resizer|u_pr|Add2~34  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ) ) + ( \resizer|u_pr|Add2~31  ) + ( \resizer|u_pr|Add2~30  ))
// \resizer|u_pr|Add2~35  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~30 ),
	.sharein(\resizer|u_pr|Add2~31 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~33_sumout ),
	.cout(\resizer|u_pr|Add2~34 ),
	.shareout(\resizer|u_pr|Add2~35 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~33 .extended_lut = "off";
defparam \resizer|u_pr|Add2~33 .lut_mask = 64'h0000C0C000003C3C;
defparam \resizer|u_pr|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \resizer|u_pr|Add2~37 (
// Equation(s):
// \resizer|u_pr|Add2~37_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) + ( \resizer|u_pr|Add2~35  ) + ( \resizer|u_pr|Add2~34  ))
// \resizer|u_pr|Add2~38  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ) ) + ( \resizer|u_pr|Add2~35  ) + ( \resizer|u_pr|Add2~34  ))
// \resizer|u_pr|Add2~39  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~34 ),
	.sharein(\resizer|u_pr|Add2~35 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~37_sumout ),
	.cout(\resizer|u_pr|Add2~38 ),
	.shareout(\resizer|u_pr|Add2~39 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~37 .extended_lut = "off";
defparam \resizer|u_pr|Add2~37 .lut_mask = 64'h0000A0A000005A5A;
defparam \resizer|u_pr|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \resizer|u_pr|Add2~5 (
// Equation(s):
// \resizer|u_pr|Add2~5_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) + ( \resizer|u_pr|Add2~39  ) + ( \resizer|u_pr|Add2~38  ))
// \resizer|u_pr|Add2~6  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) + ( \resizer|u_pr|Add2~39  ) + ( \resizer|u_pr|Add2~38  ))
// \resizer|u_pr|Add2~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~38 ),
	.sharein(\resizer|u_pr|Add2~39 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~5_sumout ),
	.cout(\resizer|u_pr|Add2~6 ),
	.shareout(\resizer|u_pr|Add2~7 ));
// synopsys translate_off
defparam \resizer|u_pr|Add2~5 .extended_lut = "off";
defparam \resizer|u_pr|Add2~5 .lut_mask = 64'h000000000000F0F0;
defparam \resizer|u_pr|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \resizer|u_pr|Add2~1 (
// Equation(s):
// \resizer|u_pr|Add2~1_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) + ( \resizer|u_pr|Add2~7  ) + ( \resizer|u_pr|Add2~6  ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~6 ),
	.sharein(\resizer|u_pr|Add2~7 ),
	.combout(),
	.sumout(\resizer|u_pr|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~1 .extended_lut = "off";
defparam \resizer|u_pr|Add2~1 .lut_mask = 64'h000000000000AAAA;
defparam \resizer|u_pr|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \resizer|u_nn|Add2~9 (
// Equation(s):
// \resizer|u_nn|Add2~9_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout )))) ) + ( !VCC ) + ( !VCC ))
// \resizer|u_nn|Add2~10  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout )))) ) + ( !VCC ) + ( !VCC ))
// \resizer|u_nn|Add2~11  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout )))))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[155]~23_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~33_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~9_sumout ),
	.cout(\resizer|u_nn|Add2~10 ),
	.shareout(\resizer|u_nn|Add2~11 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~9 .extended_lut = "off";
defparam \resizer|u_nn|Add2~9 .lut_mask = 64'h00000A220000A599;
defparam \resizer|u_nn|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \resizer|u_nn|Add2~13 (
// Equation(s):
// \resizer|u_nn|Add2~13_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  $ (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ) ) + ( \resizer|u_nn|Add2~11  ) + ( \resizer|u_nn|Add2~10  ))
// \resizer|u_nn|Add2~14  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  $ (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ) ) + ( \resizer|u_nn|Add2~11  ) + ( \resizer|u_nn|Add2~10  ))
// \resizer|u_nn|Add2~15  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[167]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~10 ),
	.sharein(\resizer|u_nn|Add2~11 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~13_sumout ),
	.cout(\resizer|u_nn|Add2~14 ),
	.shareout(\resizer|u_nn|Add2~15 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~13 .extended_lut = "off";
defparam \resizer|u_nn|Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \resizer|u_nn|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \resizer|u_nn|Add2~17 (
// Equation(s):
// \resizer|u_nn|Add2~17_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  $ (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ) 
// # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout )))) ) + ( \resizer|u_nn|Add2~15  ) + ( \resizer|u_nn|Add2~14  ))
// \resizer|u_nn|Add2~18  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  $ (((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout )))) ) + ( \resizer|u_nn|Add2~15  ) + ( \resizer|u_nn|Add2~14  ))
// \resizer|u_nn|Add2~19  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ) # ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout )))) # (\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout  & (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout )))))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~33_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[168]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~14 ),
	.sharein(\resizer|u_nn|Add2~15 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~17_sumout ),
	.cout(\resizer|u_nn|Add2~18 ),
	.shareout(\resizer|u_nn|Add2~19 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~17 .extended_lut = "off";
defparam \resizer|u_nn|Add2~17 .lut_mask = 64'h00008EEE00006999;
defparam \resizer|u_nn|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N9
cyclonev_lcell_comb \resizer|u_nn|Add2~21 (
// Equation(s):
// \resizer|u_nn|Add2~21_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) + ( \resizer|u_nn|Add2~19  ) + ( \resizer|u_nn|Add2~18  ))
// \resizer|u_nn|Add2~22  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ) ) + ( \resizer|u_nn|Add2~19  ) + ( \resizer|u_nn|Add2~18  ))
// \resizer|u_nn|Add2~23  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~18 ),
	.sharein(\resizer|u_nn|Add2~19 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~21_sumout ),
	.cout(\resizer|u_nn|Add2~22 ),
	.shareout(\resizer|u_nn|Add2~23 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~21 .extended_lut = "off";
defparam \resizer|u_nn|Add2~21 .lut_mask = 64'h0000F00000000FF0;
defparam \resizer|u_nn|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \resizer|u_nn|Add2~25 (
// Equation(s):
// \resizer|u_nn|Add2~25_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) + ( \resizer|u_nn|Add2~23  ) + ( \resizer|u_nn|Add2~22  ))
// \resizer|u_nn|Add2~26  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) + ( \resizer|u_nn|Add2~23  ) + ( \resizer|u_nn|Add2~22  ))
// \resizer|u_nn|Add2~27  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~22 ),
	.sharein(\resizer|u_nn|Add2~23 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~25_sumout ),
	.cout(\resizer|u_nn|Add2~26 ),
	.shareout(\resizer|u_nn|Add2~27 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~25 .extended_lut = "off";
defparam \resizer|u_nn|Add2~25 .lut_mask = 64'h0000F00000000FF0;
defparam \resizer|u_nn|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \resizer|u_nn|Add2~29 (
// Equation(s):
// \resizer|u_nn|Add2~29_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( \resizer|u_nn|Add2~27  ) + ( \resizer|u_nn|Add2~26  ))
// \resizer|u_nn|Add2~30  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) + ( \resizer|u_nn|Add2~27  ) + ( \resizer|u_nn|Add2~26  ))
// \resizer|u_nn|Add2~31  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~26 ),
	.sharein(\resizer|u_nn|Add2~27 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~29_sumout ),
	.cout(\resizer|u_nn|Add2~30 ),
	.shareout(\resizer|u_nn|Add2~31 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~29 .extended_lut = "off";
defparam \resizer|u_nn|Add2~29 .lut_mask = 64'h0000A0A000005A5A;
defparam \resizer|u_nn|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \resizer|u_nn|Add2~33 (
// Equation(s):
// \resizer|u_nn|Add2~33_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) + ( \resizer|u_nn|Add2~31  ) + ( \resizer|u_nn|Add2~30  ))
// \resizer|u_nn|Add2~34  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) + ( \resizer|u_nn|Add2~31  ) + ( \resizer|u_nn|Add2~30  ))
// \resizer|u_nn|Add2~35  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~30 ),
	.sharein(\resizer|u_nn|Add2~31 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~33_sumout ),
	.cout(\resizer|u_nn|Add2~34 ),
	.shareout(\resizer|u_nn|Add2~35 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~33 .extended_lut = "off";
defparam \resizer|u_nn|Add2~33 .lut_mask = 64'h0000F00000000FF0;
defparam \resizer|u_nn|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \resizer|u_nn|Add2~37 (
// Equation(s):
// \resizer|u_nn|Add2~37_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ) ) + ( \resizer|u_nn|Add2~35  ) + ( \resizer|u_nn|Add2~34  ))
// \resizer|u_nn|Add2~38  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  $ (!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ) ) + ( \resizer|u_nn|Add2~35  ) + ( \resizer|u_nn|Add2~34  ))
// \resizer|u_nn|Add2~39  = SHARE((!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout  & !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ))

	.dataa(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~34 ),
	.sharein(\resizer|u_nn|Add2~35 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~37_sumout ),
	.cout(\resizer|u_nn|Add2~38 ),
	.shareout(\resizer|u_nn|Add2~39 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~37 .extended_lut = "off";
defparam \resizer|u_nn|Add2~37 .lut_mask = 64'h0000A0A000005A5A;
defparam \resizer|u_nn|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \resizer|u_nn|Add2~5 (
// Equation(s):
// \resizer|u_nn|Add2~5_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) + ( \resizer|u_nn|Add2~39  ) + ( \resizer|u_nn|Add2~38  ))
// \resizer|u_nn|Add2~6  = CARRY(( !\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout  ) + ( \resizer|u_nn|Add2~39  ) + ( \resizer|u_nn|Add2~38  ))
// \resizer|u_nn|Add2~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|op_17~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~38 ),
	.sharein(\resizer|u_nn|Add2~39 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~5_sumout ),
	.cout(\resizer|u_nn|Add2~6 ),
	.shareout(\resizer|u_nn|Add2~7 ));
// synopsys translate_off
defparam \resizer|u_nn|Add2~5 .extended_lut = "off";
defparam \resizer|u_nn|Add2~5 .lut_mask = 64'h000000000000F0F0;
defparam \resizer|u_nn|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \resizer|u_nn|Add2~1 (
// Equation(s):
// \resizer|u_nn|Add2~1_sumout  = SUM(( !\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout  ) + ( \resizer|u_nn|Add2~7  ) + ( \resizer|u_nn|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~6 ),
	.sharein(\resizer|u_nn|Add2~7 ),
	.combout(),
	.sumout(\resizer|u_nn|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~1 .extended_lut = "off";
defparam \resizer|u_nn|Add2~1 .lut_mask = 64'h000000000000F0F0;
defparam \resizer|u_nn|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \resizer|Mux9~1 (
// Equation(s):
// \resizer|Mux9~1_combout  = ( \resizer|u_nn|Add2~1_sumout  & ( (!\SW[0]~input_o ) # (\resizer|u_pr|Add2~1_sumout ) ) ) # ( !\resizer|u_nn|Add2~1_sumout  & ( (\SW[0]~input_o  & \resizer|u_pr|Add2~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\resizer|u_pr|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux9~1 .extended_lut = "off";
defparam \resizer|Mux9~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \resizer|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \resizer|Mux10~1 (
// Equation(s):
// \resizer|Mux10~1_combout  = ( \resizer|u_pr|Add2~5_sumout  & ( (\resizer|u_nn|Add2~5_sumout ) # (\SW[0]~input_o ) ) ) # ( !\resizer|u_pr|Add2~5_sumout  & ( (!\SW[0]~input_o  & \resizer|u_nn|Add2~5_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\resizer|u_nn|Add2~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux10~1 .extended_lut = "off";
defparam \resizer|Mux10~1 .lut_mask = 64'h2222222277777777;
defparam \resizer|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \resizer|Mux11~1 (
// Equation(s):
// \resizer|Mux11~1_combout  = ( \resizer|u_nn|Add2~37_sumout  & ( (!\SW[0]~input_o ) # (\resizer|u_pr|Add2~37_sumout ) ) ) # ( !\resizer|u_nn|Add2~37_sumout  & ( (\SW[0]~input_o  & \resizer|u_pr|Add2~37_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux11~1 .extended_lut = "off";
defparam \resizer|Mux11~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \resizer|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \resizer|Mux12~1 (
// Equation(s):
// \resizer|Mux12~1_combout  = ( \resizer|u_pr|Add2~33_sumout  & ( (\resizer|u_nn|Add2~33_sumout ) # (\SW[0]~input_o ) ) ) # ( !\resizer|u_pr|Add2~33_sumout  & ( (!\SW[0]~input_o  & \resizer|u_nn|Add2~33_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\resizer|u_nn|Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux12~1 .extended_lut = "off";
defparam \resizer|Mux12~1 .lut_mask = 64'h2222222277777777;
defparam \resizer|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \resizer|Mux13~1 (
// Equation(s):
// \resizer|Mux13~1_combout  = ( \resizer|u_pr|Add2~29_sumout  & ( (\resizer|u_nn|Add2~29_sumout ) # (\SW[0]~input_o ) ) ) # ( !\resizer|u_pr|Add2~29_sumout  & ( (!\SW[0]~input_o  & \resizer|u_nn|Add2~29_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux13~1 .extended_lut = "off";
defparam \resizer|Mux13~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \resizer|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \resizer|Mux14~1 (
// Equation(s):
// \resizer|Mux14~1_combout  = ( \resizer|u_nn|Add2~25_sumout  & ( (!\SW[0]~input_o ) # (\resizer|u_pr|Add2~25_sumout ) ) ) # ( !\resizer|u_nn|Add2~25_sumout  & ( (\SW[0]~input_o  & \resizer|u_pr|Add2~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\resizer|u_pr|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux14~1 .extended_lut = "off";
defparam \resizer|Mux14~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \resizer|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \resizer|Mux15~1 (
// Equation(s):
// \resizer|Mux15~1_combout  = ( \resizer|u_pr|Add2~21_sumout  & ( (\resizer|u_nn|Add2~21_sumout ) # (\SW[0]~input_o ) ) ) # ( !\resizer|u_pr|Add2~21_sumout  & ( (!\SW[0]~input_o  & \resizer|u_nn|Add2~21_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux15~1 .extended_lut = "off";
defparam \resizer|Mux15~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \resizer|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \resizer|Mux16~1 (
// Equation(s):
// \resizer|Mux16~1_combout  = ( \resizer|u_pr|Add2~17_sumout  & ( (\resizer|u_nn|Add2~17_sumout ) # (\SW[0]~input_o ) ) ) # ( !\resizer|u_pr|Add2~17_sumout  & ( (!\SW[0]~input_o  & \resizer|u_nn|Add2~17_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux16~1 .extended_lut = "off";
defparam \resizer|Mux16~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \resizer|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N39
cyclonev_lcell_comb \resizer|Mux17~1 (
// Equation(s):
// \resizer|Mux17~1_combout  = ( \resizer|u_pr|Add2~13_sumout  & ( (\resizer|u_nn|Add2~13_sumout ) # (\SW[0]~input_o ) ) ) # ( !\resizer|u_pr|Add2~13_sumout  & ( (!\SW[0]~input_o  & \resizer|u_nn|Add2~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux17~1 .extended_lut = "off";
defparam \resizer|Mux17~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \resizer|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout  & ( 
// ((!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout ) ) ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout ) ) ) ) # ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout  & ( 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout ) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout ))) ) ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout  & 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~7_combout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[82]~10_combout ),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11 .lut_mask = 64'h0303050FF3F3F5FF;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \resizer|Mux18~1 (
// Equation(s):
// \resizer|Mux18~1_combout  = ( \resizer|u_nn|Add2~9_sumout  & ( (!\SW[0]~input_o ) # (\resizer|u_pr|Add2~9_sumout ) ) ) # ( !\resizer|u_nn|Add2~9_sumout  & ( (\SW[0]~input_o  & \resizer|u_pr|Add2~9_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux18~1 .extended_lut = "off";
defparam \resizer|Mux18~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \resizer|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout  ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout  ) ) ) # ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17_sumout  ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17_sumout  ) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[81]~5_combout ),
	.datad(gnd),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6 .lut_mask = 64'h3333333355550F0F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[143]~14_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N9
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// ((!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout )))) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13_sumout  & ( (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout ))))) ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[80]~2_combout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3 .lut_mask = 64'h00470047FF47FF47;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout  & 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~5_combout ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[142]~8_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9 .lut_mask = 64'hF0F0F0F0AA00AA00;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # 
// (!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_ba|ptr [1])) ) ) ) # ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9_sumout  & ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # (\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\resizer|u_ba|ptr [1])) ) ) ) # ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9_sumout  & ( 
// !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\resizer|u_ba|ptr [1]),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1 .lut_mask = 64'h0000FFFF05F505F5;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[141]~3_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N27
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout  & 
// \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0 (
// Equation(s):
// \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \resizer|u_ba|ptr [0] ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5_sumout  ) )

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0 .extended_lut = "off";
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[140]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1 .lut_mask = 64'h00FF00FF55555555;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout  ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout  ) ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(gnd),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90 (
// Equation(s):
// \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout  & ( (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ) # 
// ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|ptr[1]~DUPLICATE_q ))) ) ) # ( 
// !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout  & ( (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|ptr[1]~DUPLICATE_q )))) ) )

	.dataa(!\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90 .extended_lut = "off";
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90 .lut_mask = 64'h00350035FF35FF35;
defparam \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N0
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!\SW[1]~input_o  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ) ) + ( VCC ) + ( !VCC ))
// \Add0~10  = CARRY(( (!\SW[1]~input_o  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h00000000000000CC;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N3
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout )) ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout )) ) + ( GND ) + ( \Add0~10  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N6
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout )) ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout )) ) + ( GND ) + ( \Add0~14  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N9
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout )) ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout )) ) + ( GND ) + ( \Add0~18  ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N12
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout )) ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout )) ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N15
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux18~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )) ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux18~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )) ) + ( GND ) + ( \Add0~26  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\resizer|Mux18~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000011DD;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N18
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux17~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~9_sumout )) ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux17~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~9_sumout )) ) + ( GND ) + ( \Add0~30  ))

	.dataa(!\resizer|u_dec|Add2~9_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|Mux17~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N21
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux16~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux16~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~13_sumout ),
	.datad(!\resizer|Mux16~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N24
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux15~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~17_sumout )) ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux15~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~17_sumout )) ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~17_sumout ),
	.datad(!\resizer|Mux15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N27
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux14~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux14~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~21_sumout ),
	.datad(!\resizer|Mux14~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N30
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux13~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~25_sumout )) ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux13~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~25_sumout )) ) + ( GND ) + ( \Add0~46  ))

	.dataa(!\resizer|u_dec|Add2~25_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|Mux13~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N33
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux12~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~29_sumout )) ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux12~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~29_sumout )) ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~29_sumout ),
	.datad(!\resizer|Mux12~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N36
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux11~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux11~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~33_sumout ),
	.datad(!\resizer|Mux11~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N39
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux10~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~5_sumout )) ) + ( GND ) + ( \Add0~58  ))
// \Add0~2  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux10~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~5_sumout )) ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~5_sumout ),
	.datad(!\resizer|Mux10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N42
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux9~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~1_sumout )) ) + ( GND ) + ( \Add0~2  ))

	.dataa(!\resizer|u_dec|Add2~1_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\resizer|Mux9~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000011DD;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N51
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\Add0~1_sumout  & ( !\Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hF0F0F0F000000000;
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N48
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( !\Add0~5_sumout  & ( \Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h3333333300000000;
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: FF_X13_Y9_N41
dffeas \rom1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N59
dffeas \rom1|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom1|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y9_N54
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( \Add0~5_sumout  & ( !\Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h00000000FF00FF00;
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: FF_X13_Y9_N44
dffeas \rom1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N47
dffeas \rom1|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom1|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N48
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [1] ) ) # ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) ) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 .lut_mask = 64'h535353530000FFFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \resizer|Mux10~0 (
// Equation(s):
// \resizer|Mux10~0_combout  = ( \resizer|u_pr|Add2~5_sumout  & ( (!\SW[1]~input_o  & (((\resizer|u_nn|Add2~5_sumout )) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\resizer|u_dec|Add2~5_sumout )))) ) ) # ( !\resizer|u_pr|Add2~5_sumout  & ( (!\SW[1]~input_o 
//  & (!\SW[0]~input_o  & (\resizer|u_nn|Add2~5_sumout ))) # (\SW[1]~input_o  & (((\resizer|u_dec|Add2~5_sumout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_nn|Add2~5_sumout ),
	.datad(!\resizer|u_dec|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux10~0 .extended_lut = "off";
defparam \resizer|Mux10~0 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \resizer|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \rom0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N32
dffeas \rom0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom0|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \resizer|Mux9~0 (
// Equation(s):
// \resizer|Mux9~0_combout  = ( \resizer|u_dec|Add2~1_sumout  & ( ((!\SW[0]~input_o  & (\resizer|u_nn|Add2~1_sumout )) # (\SW[0]~input_o  & ((\resizer|u_pr|Add2~1_sumout )))) # (\SW[1]~input_o ) ) ) # ( !\resizer|u_dec|Add2~1_sumout  & ( (!\SW[1]~input_o  & 
// ((!\SW[0]~input_o  & (\resizer|u_nn|Add2~1_sumout )) # (\SW[0]~input_o  & ((\resizer|u_pr|Add2~1_sumout ))))) ) )

	.dataa(!\resizer|u_nn|Add2~1_sumout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\resizer|u_pr|Add2~1_sumout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux9~0 .extended_lut = "off";
defparam \resizer|Mux9~0 .lut_mask = 64'h4700470047FF47FF;
defparam \resizer|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N50
dffeas \rom0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \rom0|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom0|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( \resizer|u_pr|Add2~1_sumout  & ( \resizer|Mux10~0_combout  & ( (!\SW[1]~input_o  & (!\resizer|u_nn|Add2~1_sumout  & (!\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((!\resizer|u_dec|Add2~1_sumout )))) ) ) ) # ( !\resizer|u_pr|Add2~1_sumout  & ( \resizer|Mux10~0_combout  & ( (!\SW[1]~input_o  & ((!\resizer|u_nn|Add2~1_sumout ) # ((\SW[0]~input_o )))) # (\SW[1]~input_o  & (((!\resizer|u_dec|Add2~1_sumout )))) ) ) )

	.dataa(!\resizer|u_nn|Add2~1_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\resizer|u_dec|Add2~1_sumout ),
	.datae(!\resizer|u_pr|Add2~1_sumout ),
	.dataf(!\resizer|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h00000000BF8CB380;
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \resizer|Mux23~0 (
// Equation(s):
// \resizer|Mux23~0_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout  & ( (!\SW[1]~input_o  & ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  
// & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\resizer|u_nn|ptr[1]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout 
//  & ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout  & ( !\SW[1]~input_o  ) ) ) # ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout  & ( 
// (!\SW[1]~input_o  & ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\resizer|u_nn|ptr[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.datac(!\SW[1]~input_o ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux23~0 .extended_lut = "off";
defparam \resizer|Mux23~0 .lut_mask = 64'h000010B0F0F010B0;
defparam \resizer|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N12
cyclonev_lcell_comb \resizer|Mux22~0 (
// Equation(s):
// \resizer|Mux22~0_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout  & ( (!\SW[1]~input_o  & (((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ))) # (\SW[1]~input_o  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout )))) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout  
// & ( (!\SW[1]~input_o  & (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout )))) # (\SW[1]~input_o  & 
// (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux22~0 .extended_lut = "off";
defparam \resizer|Mux22~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \resizer|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \resizer|Mux21~0 (
// Equation(s):
// \resizer|Mux21~0_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout  & ( (!\SW[1]~input_o  & (((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout )) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout ))) # (\SW[1]~input_o  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout )))) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout 
//  & ( (!\SW[1]~input_o  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout )))) # (\SW[1]~input_o  & 
// (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~4_combout ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux21~0 .extended_lut = "off";
defparam \resizer|Mux21~0 .lut_mask = 64'h05270527AF27AF27;
defparam \resizer|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \resizer|Mux20~0 (
// Equation(s):
// \resizer|Mux20~0_combout  = ( \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( (!\SW[1]~input_o  & (((!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout ) # 
// (!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout )))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout )) ) ) # ( !\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( 
// (!\SW[1]~input_o  & (((!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout  & \resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout )))) # (\SW[1]~input_o  & 
// (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout )) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~9_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux20~0 .extended_lut = "off";
defparam \resizer|Mux20~0 .lut_mask = 64'h11B111B1BBB1BBB1;
defparam \resizer|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \resizer|Mux19~0 (
// Equation(s):
// \resizer|Mux19~0_combout  = ( \resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout  & ( ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout ))) # (\SW[1]~input_o ) ) ) # ( !\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout  & ( 
// (!\SW[1]~input_o  & ((!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ))) # (\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout )))) ) )

	.dataa(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~15_combout ),
	.datab(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux19~0 .extended_lut = "off";
defparam \resizer|Mux19~0 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \resizer|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \resizer|Mux18~0 (
// Equation(s):
// \resizer|Mux18~0_combout  = ( \resizer|u_nn|Add2~9_sumout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\resizer|u_pr|Add2~9_sumout )))) # (\SW[1]~input_o  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )))) ) ) # ( 
// !\resizer|u_nn|Add2~9_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & ((\resizer|u_pr|Add2~9_sumout )))) # (\SW[1]~input_o  & (((\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout ),
	.datad(!\resizer|u_pr|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux18~0 .extended_lut = "off";
defparam \resizer|Mux18~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \resizer|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \resizer|Mux17~0 (
// Equation(s):
// \resizer|Mux17~0_combout  = ( \resizer|u_pr|Add2~13_sumout  & ( (!\SW[1]~input_o  & (((\resizer|u_nn|Add2~13_sumout )) # (\SW[0]~input_o ))) # (\SW[1]~input_o  & (((\resizer|u_dec|Add2~9_sumout )))) ) ) # ( !\resizer|u_pr|Add2~13_sumout  & ( 
// (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\resizer|u_nn|Add2~13_sumout ))) # (\SW[1]~input_o  & (((\resizer|u_dec|Add2~9_sumout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\resizer|u_nn|Add2~13_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\resizer|u_dec|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux17~0 .extended_lut = "off";
defparam \resizer|Mux17~0 .lut_mask = 64'h202F202F707F707F;
defparam \resizer|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \resizer|Mux16~0 (
// Equation(s):
// \resizer|Mux16~0_combout  = ( \resizer|u_nn|Add2~17_sumout  & ( (!\SW[1]~input_o  & (((!\SW[0]~input_o ) # (\resizer|u_pr|Add2~17_sumout )))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) ) # ( !\resizer|u_nn|Add2~17_sumout  & ( 
// (!\SW[1]~input_o  & (((\SW[0]~input_o  & \resizer|u_pr|Add2~17_sumout )))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) )

	.dataa(!\resizer|u_dec|Add2~13_sumout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\resizer|u_pr|Add2~17_sumout ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux16~0 .extended_lut = "off";
defparam \resizer|Mux16~0 .lut_mask = 64'h03550355CF55CF55;
defparam \resizer|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \resizer|Mux15~0 (
// Equation(s):
// \resizer|Mux15~0_combout  = ( \resizer|u_pr|Add2~21_sumout  & ( \resizer|u_nn|Add2~21_sumout  & ( (!\SW[1]~input_o ) # (\resizer|u_dec|Add2~17_sumout ) ) ) ) # ( !\resizer|u_pr|Add2~21_sumout  & ( \resizer|u_nn|Add2~21_sumout  & ( (!\SW[1]~input_o  & 
// (!\SW[0]~input_o )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~17_sumout ))) ) ) ) # ( \resizer|u_pr|Add2~21_sumout  & ( !\resizer|u_nn|Add2~21_sumout  & ( (!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~17_sumout ))) ) ) 
// ) # ( !\resizer|u_pr|Add2~21_sumout  & ( !\resizer|u_nn|Add2~21_sumout  & ( (\SW[1]~input_o  & \resizer|u_dec|Add2~17_sumout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\resizer|u_dec|Add2~17_sumout ),
	.datad(gnd),
	.datae(!\resizer|u_pr|Add2~21_sumout ),
	.dataf(!\resizer|u_nn|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux15~0 .extended_lut = "off";
defparam \resizer|Mux15~0 .lut_mask = 64'h050527278D8DAFAF;
defparam \resizer|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \resizer|Mux14~0 (
// Equation(s):
// \resizer|Mux14~0_combout  = ( \resizer|u_pr|Add2~25_sumout  & ( \resizer|u_nn|Add2~25_sumout  & ( (!\SW[1]~input_o ) # (\resizer|u_dec|Add2~21_sumout ) ) ) ) # ( !\resizer|u_pr|Add2~25_sumout  & ( \resizer|u_nn|Add2~25_sumout  & ( (!\SW[1]~input_o  & 
// ((!\SW[0]~input_o ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) ) ) # ( \resizer|u_pr|Add2~25_sumout  & ( !\resizer|u_nn|Add2~25_sumout  & ( (!\SW[1]~input_o  & ((\SW[0]~input_o ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) ) 
// ) # ( !\resizer|u_pr|Add2~25_sumout  & ( !\resizer|u_nn|Add2~25_sumout  & ( (\resizer|u_dec|Add2~21_sumout  & \SW[1]~input_o ) ) ) )

	.dataa(!\resizer|u_dec|Add2~21_sumout ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\resizer|u_pr|Add2~25_sumout ),
	.dataf(!\resizer|u_nn|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux14~0 .extended_lut = "off";
defparam \resizer|Mux14~0 .lut_mask = 64'h050505F5F505F5F5;
defparam \resizer|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N45
cyclonev_lcell_comb \resizer|Mux13~0 (
// Equation(s):
// \resizer|Mux13~0_combout  = ( \resizer|u_nn|Add2~29_sumout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ) # ((\resizer|u_pr|Add2~29_sumout )))) # (\SW[1]~input_o  & (((\resizer|u_dec|Add2~25_sumout )))) ) ) # ( !\resizer|u_nn|Add2~29_sumout  & ( 
// (!\SW[1]~input_o  & (\SW[0]~input_o  & (\resizer|u_pr|Add2~29_sumout ))) # (\SW[1]~input_o  & (((\resizer|u_dec|Add2~25_sumout )))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_pr|Add2~29_sumout ),
	.datad(!\resizer|u_dec|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux13~0 .extended_lut = "off";
defparam \resizer|Mux13~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \resizer|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \resizer|Mux12~0 (
// Equation(s):
// \resizer|Mux12~0_combout  = ( \resizer|u_nn|Add2~33_sumout  & ( \resizer|u_pr|Add2~33_sumout  & ( (!\SW[1]~input_o ) # (\resizer|u_dec|Add2~29_sumout ) ) ) ) # ( !\resizer|u_nn|Add2~33_sumout  & ( \resizer|u_pr|Add2~33_sumout  & ( (!\SW[1]~input_o  & 
// (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~29_sumout ))) ) ) ) # ( \resizer|u_nn|Add2~33_sumout  & ( !\resizer|u_pr|Add2~33_sumout  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~29_sumout ))) ) ) 
// ) # ( !\resizer|u_nn|Add2~33_sumout  & ( !\resizer|u_pr|Add2~33_sumout  & ( (\SW[1]~input_o  & \resizer|u_dec|Add2~29_sumout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\resizer|u_dec|Add2~29_sumout ),
	.datad(gnd),
	.datae(!\resizer|u_nn|Add2~33_sumout ),
	.dataf(!\resizer|u_pr|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux12~0 .extended_lut = "off";
defparam \resizer|Mux12~0 .lut_mask = 64'h05058D8D2727AFAF;
defparam \resizer|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \resizer|Mux11~0 (
// Equation(s):
// \resizer|Mux11~0_combout  = ( \resizer|u_nn|Add2~37_sumout  & ( \resizer|u_pr|Add2~37_sumout  & ( (!\SW[1]~input_o ) # (\resizer|u_dec|Add2~33_sumout ) ) ) ) # ( !\resizer|u_nn|Add2~37_sumout  & ( \resizer|u_pr|Add2~37_sumout  & ( (!\SW[1]~input_o  & 
// ((\SW[0]~input_o ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) ) ) # ( \resizer|u_nn|Add2~37_sumout  & ( !\resizer|u_pr|Add2~37_sumout  & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) ) 
// ) # ( !\resizer|u_nn|Add2~37_sumout  & ( !\resizer|u_pr|Add2~37_sumout  & ( (\resizer|u_dec|Add2~33_sumout  & \SW[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|Add2~33_sumout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\resizer|u_nn|Add2~37_sumout ),
	.dataf(!\resizer|u_pr|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux11~0 .extended_lut = "off";
defparam \resizer|Mux11~0 .lut_mask = 64'h0303F30303F3F3F3;
defparam \resizer|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( \resizer|u_pr|Add2~1_sumout  & ( !\resizer|Mux10~0_combout  & ( (!\SW[1]~input_o  & (!\resizer|u_nn|Add2~1_sumout  & (!\SW[0]~input_o ))) # (\SW[1]~input_o  & 
// (((!\resizer|u_dec|Add2~1_sumout )))) ) ) ) # ( !\resizer|u_pr|Add2~1_sumout  & ( !\resizer|Mux10~0_combout  & ( (!\SW[1]~input_o  & ((!\resizer|u_nn|Add2~1_sumout ) # ((\SW[0]~input_o )))) # (\SW[1]~input_o  & (((!\resizer|u_dec|Add2~1_sumout )))) ) ) )

	.dataa(!\resizer|u_nn|Add2~1_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\resizer|u_dec|Add2~1_sumout ),
	.datae(!\resizer|u_pr|Add2~1_sumout ),
	.dataf(!\resizer|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hBF8CB38000000000;
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( \resizer|u_nn|Add2~1_sumout  & ( \resizer|u_pr|Add2~1_sumout  & ( (!\resizer|Mux10~0_combout  & ((!\SW[1]~input_o ) # (\resizer|u_dec|Add2~1_sumout ))) ) ) ) # ( 
// !\resizer|u_nn|Add2~1_sumout  & ( \resizer|u_pr|Add2~1_sumout  & ( (!\resizer|Mux10~0_combout  & ((!\SW[1]~input_o  & (\SW[0]~input_o )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~1_sumout ))))) ) ) ) # ( \resizer|u_nn|Add2~1_sumout  & ( 
// !\resizer|u_pr|Add2~1_sumout  & ( (!\resizer|Mux10~0_combout  & ((!\SW[1]~input_o  & (!\SW[0]~input_o )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~1_sumout ))))) ) ) ) # ( !\resizer|u_nn|Add2~1_sumout  & ( !\resizer|u_pr|Add2~1_sumout  & ( 
// (\SW[1]~input_o  & (\resizer|u_dec|Add2~1_sumout  & !\resizer|Mux10~0_combout )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~1_sumout ),
	.datad(!\resizer|Mux10~0_combout ),
	.datae(!\resizer|u_nn|Add2~1_sumout ),
	.dataf(!\resizer|u_pr|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h03008B004700CF00;
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,
\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N21
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 .lut_mask = 64'h048C048C37BF37BF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( (!\SW[1]~input_o  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ) ) + ( VCC ) + ( !VCC ))
// \Add3~10  = CARRY(( (!\SW[1]~input_o  & \resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ) ) + ( VCC ) + ( !VCC ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[161]~90_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000000000000A0A;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N3
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout )) ) + ( GND ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout )) ) + ( GND ) + ( \Add3~10  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[96]~0_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[162]~91_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout )) ) + ( GND ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout )) ) + ( GND ) + ( \Add3~14  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[97]~1_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[163]~92_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N9
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout )) ) + ( GND ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout )) ) + ( GND ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ),
	.datad(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[164]~93_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout )) ) + ( GND ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( (!\SW[1]~input_o  & ((\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout )) ) + ( GND ) + ( \Add3~22  ))

	.dataa(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[99]~6_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_nn|Mod0|auto_generated|divider|divider|StageOut[165]~94_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N15
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux18~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )) ) + ( VCC ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux18~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )) ) + ( VCC ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout ),
	.datad(!\resizer|Mux18~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h00000000000003CF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux17~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~9_sumout )) ) + ( GND ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux17~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~9_sumout )) ) + ( GND ) + ( \Add3~30  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Add2~9_sumout ),
	.datad(!\resizer|Mux17~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N21
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux16~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) + ( VCC ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux16~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) + ( VCC ) + ( \Add3~34  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Add2~13_sumout ),
	.datad(!\resizer|Mux16~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h00000000000005AF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux15~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~17_sumout )) ) + ( GND ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux15~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~17_sumout )) ) + ( GND ) + ( \Add3~38  ))

	.dataa(!\resizer|u_dec|Add2~17_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|Mux15~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N27
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux14~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) + ( GND ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux14~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) + ( GND ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~21_sumout ),
	.datad(!\resizer|Mux14~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N30
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux13~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~25_sumout )) ) + ( GND ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux13~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~25_sumout )) ) + ( GND ) + ( \Add3~46  ))

	.dataa(!\resizer|u_dec|Add2~25_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|Mux13~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N33
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux12~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~29_sumout )) ) + ( GND ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux12~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~29_sumout )) ) + ( GND ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~29_sumout ),
	.datad(!\resizer|Mux12~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux11~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) + ( GND ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux11~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) + ( GND ) + ( \Add3~54  ))

	.dataa(!\resizer|u_dec|Add2~33_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|Mux11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N39
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux10~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~5_sumout )) ) + ( GND ) + ( \Add3~58  ))
// \Add3~2  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux10~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~5_sumout )) ) + ( GND ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~5_sumout ),
	.datad(!\resizer|Mux10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N42
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux9~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~1_sumout )) ) + ( GND ) + ( \Add3~2  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Add2~1_sumout ),
	.datad(!\resizer|Mux9~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N43
dffeas \rom3|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = ( \rom3|altsyncram_component|auto_generated|address_reg_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom3|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N56
dffeas \rom3|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rom3|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( !\Add3~1_sumout  & ( \Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~1_sumout ),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N51
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\Add3~1_sumout  & ( !\Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hF0F0F0F000000000;
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( \Add3~1_sumout  & ( !\Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h00000000CCCCCCCC;
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: FF_X27_Y9_N41
dffeas \rom3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = ( \rom3|altsyncram_component|auto_generated|address_reg_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom3|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \rom3|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rom3|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N57
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  = ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) )

	.dataa(gnd),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux18~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )) ) + ( VCC ) + ( !VCC ))
// \Add1~10  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux18~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout )) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Mod0|auto_generated|divider|divider|StageOut[100]~11_combout ),
	.datad(!\resizer|Mux18~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h00000000000003CF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N33
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( (!\SW[1]~input_o  & (\resizer|Mux17~1_combout )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~9_sumout ))) ) + ( GND ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( (!\SW[1]~input_o  & (\resizer|Mux17~1_combout )) # (\SW[1]~input_o  & ((\resizer|u_dec|Add2~9_sumout ))) ) + ( GND ) + ( \Add1~10  ))

	.dataa(!\resizer|Mux17~1_combout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00004747;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux16~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) + ( VCC ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux16~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~13_sumout )) ) + ( VCC ) + ( \Add1~14  ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_dec|Add2~13_sumout ),
	.datac(!\resizer|Mux16~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000000000001B1B;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N39
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux15~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~17_sumout )) ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux15~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~17_sumout )) ) + ( GND ) + ( \Add1~18  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Add2~17_sumout ),
	.datad(!\resizer|Mux15~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux14~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux14~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~21_sumout )) ) + ( GND ) + ( \Add1~22  ))

	.dataa(!\resizer|u_dec|Add2~21_sumout ),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|Mux14~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N45
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux13~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~25_sumout )) ) + ( GND ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux13~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~25_sumout )) ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_dec|Add2~25_sumout ),
	.datad(!\resizer|Mux13~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux12~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~29_sumout )) ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux12~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~29_sumout )) ) + ( GND ) + ( \Add1~30  ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_dec|Add2~29_sumout ),
	.datac(!\resizer|Mux12~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux11~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux11~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~33_sumout )) ) + ( GND ) + ( \Add1~34  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Add2~33_sumout ),
	.datad(!\resizer|Mux11~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF000005AF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux10~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~5_sumout )) ) + ( GND ) + ( \Add1~38  ))
// \Add1~2  = CARRY(( (!\SW[1]~input_o  & ((\resizer|Mux10~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~5_sumout )) ) + ( GND ) + ( \Add1~38  ))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_dec|Add2~5_sumout ),
	.datad(!\resizer|Mux10~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N57
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( (!\SW[1]~input_o  & ((\resizer|Mux9~1_combout ))) # (\SW[1]~input_o  & (\resizer|u_dec|Add2~1_sumout )) ) + ( GND ) + ( \Add1~2  ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_dec|Add2~1_sumout ),
	.datac(!\resizer|Mux9~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00001B1B;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( \Add1~1_sumout  & ( !\Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h0000FFFF00000000;
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: FF_X37_Y9_N55
dffeas \rom2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = ( \rom2|altsyncram_component|auto_generated|address_reg_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N32
dffeas \rom2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( !\Add1~1_sumout  & ( \Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: FF_X37_Y9_N59
dffeas \rom2|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = ( \rom2|altsyncram_component|auto_generated|address_reg_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \rom2|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rom2|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\Add1~1_sumout  & ( !\Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hFFFF000000000000;
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  = ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// \rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) ) # ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) ) ) # ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) ) # ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & \rom2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) )

	.dataa(gnd),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 64'h333333330F0F0F0F;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \rom2|altsyncram_component|auto_generated|ram_block1a17  ) ) ) # ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout ) ) ) ) # ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a17  ) ) ) # ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a17 ),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 64'h44440F0F77770F0F;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) ) # ( !\rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) ) # ( \rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(gnd),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout )) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 64'h08082A2A5D5D7F7F;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \resizer|u_ba|Add1~73 (
// Equation(s):
// \resizer|u_ba|Add1~73_sumout  = SUM(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  ) + ( !VCC ))
// \resizer|u_ba|Add1~74  = CARRY(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  ) + ( !VCC ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~73_sumout ),
	.cout(\resizer|u_ba|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~73 .extended_lut = "off";
defparam \resizer|u_ba|Add1~73 .lut_mask = 64'h0000FF00000005AF;
defparam \resizer|u_ba|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N3
cyclonev_lcell_comb \resizer|u_ba|Add1~65 (
// Equation(s):
// \resizer|u_ba|Add1~65_sumout  = SUM(( \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  ) + ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a17 )) ) + ( \resizer|u_ba|Add1~74  ))
// \resizer|u_ba|Add1~66  = CARRY(( \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  ) + ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout 
// ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a17 )) ) + ( \resizer|u_ba|Add1~74  ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a17 ),
	.datac(!\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.datad(!\rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~65_sumout ),
	.cout(\resizer|u_ba|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~65 .extended_lut = "off";
defparam \resizer|u_ba|Add1~65 .lut_mask = 64'h0000E4E4000000FF;
defparam \resizer|u_ba|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \resizer|u_ba|Add1~33 (
// Equation(s):
// \resizer|u_ba|Add1~33_sumout  = SUM(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  ) + ( \resizer|u_ba|Add1~66  ))
// \resizer|u_ba|Add1~34  = CARRY(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  ) + ( \resizer|u_ba|Add1~66  ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~33_sumout ),
	.cout(\resizer|u_ba|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~33 .extended_lut = "off";
defparam \resizer|u_ba|Add1~33 .lut_mask = 64'h0000FF00000005AF;
defparam \resizer|u_ba|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,
\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N18
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom0|altsyncram_component|auto_generated|ram_block1a17 )))) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom0|altsyncram_component|auto_generated|ram_block1a17 )))) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a17 ),
	.datad(!\rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 .lut_mask = 64'h038B038B47CF47CF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N6
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a17  ) ) ) # ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) ) # ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a17  ) ) ) # ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\rom1|altsyncram_component|auto_generated|ram_block1a17 ),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 64'h555533330F0F3333;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X15_Y9_N15
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// ((!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( ((\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout )) ) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 64'h02028A8A5757DFDF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N15
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) ) ) # ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & \rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 64'h353505053535F5F5;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \resizer|u_ba|Add1~70 (
// Equation(s):
// \resizer|u_ba|Add1~70_cout  = CARRY(( !\rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  $ (\resizer|u_ba|Add1~73_sumout )) ) + ( !VCC ) + ( !VCC ))
// \resizer|u_ba|Add1~71  = SHARE((!\rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & (\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & \resizer|u_ba|Add1~73_sumout )) # 
// (\rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & ((\resizer|u_ba|Add1~73_sumout ) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))))

	.dataa(gnd),
	.datab(!\rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datad(!\resizer|u_ba|Add1~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_ba|Add1~70_cout ),
	.shareout(\resizer|u_ba|Add1~71 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~70 .extended_lut = "off";
defparam \resizer|u_ba|Add1~70 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add1~70 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N33
cyclonev_lcell_comb \resizer|u_ba|Add1~38 (
// Equation(s):
// \resizer|u_ba|Add1~38_cout  = CARRY(( !\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  $ (!\resizer|u_ba|Add1~65_sumout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout )) ) + ( \resizer|u_ba|Add1~71  ) 
// + ( \resizer|u_ba|Add1~70_cout  ))
// \resizer|u_ba|Add1~39  = SHARE((!\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  & (\resizer|u_ba|Add1~65_sumout  & \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout )) # 
// (\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ) # (\resizer|u_ba|Add1~65_sumout ))))

	.dataa(!\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add1~65_sumout ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~70_cout ),
	.sharein(\resizer|u_ba|Add1~71 ),
	.combout(),
	.sumout(),
	.cout(\resizer|u_ba|Add1~38_cout ),
	.shareout(\resizer|u_ba|Add1~39 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~38 .extended_lut = "off";
defparam \resizer|u_ba|Add1~38 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add1~38 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \resizer|u_ba|Add1~1 (
// Equation(s):
// \resizer|u_ba|Add1~1_sumout  = SUM(( !\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  $ (\resizer|u_ba|Add1~33_sumout )) ) + ( \resizer|u_ba|Add1~39  ) + 
// ( \resizer|u_ba|Add1~38_cout  ))
// \resizer|u_ba|Add1~2  = CARRY(( !\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  $ (\resizer|u_ba|Add1~33_sumout )) ) + ( \resizer|u_ba|Add1~39  ) + ( 
// \resizer|u_ba|Add1~38_cout  ))
// \resizer|u_ba|Add1~3  = SHARE((!\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  & (\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  & \resizer|u_ba|Add1~33_sumout )) # 
// (\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  & ((\resizer|u_ba|Add1~33_sumout ) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ))))

	.dataa(gnd),
	.datab(!\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(!\resizer|u_ba|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~38_cout ),
	.sharein(\resizer|u_ba|Add1~39 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~1_sumout ),
	.cout(\resizer|u_ba|Add1~2 ),
	.shareout(\resizer|u_ba|Add1~3 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~1 .extended_lut = "off";
defparam \resizer|u_ba|Add1~1 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N3
cyclonev_lcell_comb \resizer|Mux7~0 (
// Equation(s):
// \resizer|Mux7~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ( (!\SW[0]~input_o ) # ((!\SW[1]~input_o ) # (\resizer|u_ba|Add1~1_sumout )) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ( (\SW[0]~input_o  & (\SW[1]~input_o  & \resizer|u_ba|Add1~1_sumout )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux7~0 .extended_lut = "off";
defparam \resizer|Mux7~0 .lut_mask = 64'h00110011EEFFEEFF;
defparam \resizer|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N1
dffeas \resizer|u_ba|ptr[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\main_fsm|current_state.S_PROCESSING~q ),
	.sload(gnd),
	.ena(\resizer|u_ba|ptr[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|ptr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|ptr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_ba|ptr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N45
cyclonev_lcell_comb \resizer|Mux39~0 (
// Equation(s):
// \resizer|Mux39~0_combout  = ( \resizer|u_ba|ptr[0]~DUPLICATE_q  & ( (\resizer|u_nn|ptr [0]) # (\SW[1]~input_o ) ) ) # ( !\resizer|u_ba|ptr[0]~DUPLICATE_q  & ( (!\SW[1]~input_o  & \resizer|u_nn|ptr [0]) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [0]),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux39~0 .extended_lut = "off";
defparam \resizer|Mux39~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \resizer|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N33
cyclonev_lcell_comb \resizer|Mux38~0 (
// Equation(s):
// \resizer|Mux38~0_combout  = ( \resizer|u_ba|ptr [1] & ( \SW[1]~input_o  ) ) # ( \resizer|u_ba|ptr [1] & ( !\SW[1]~input_o  & ( \resizer|u_nn|ptr[1]~DUPLICATE_q  ) ) ) # ( !\resizer|u_ba|ptr [1] & ( !\SW[1]~input_o  & ( \resizer|u_nn|ptr[1]~DUPLICATE_q  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\resizer|u_ba|ptr [1]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux38~0 .extended_lut = "off";
defparam \resizer|Mux38~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \resizer|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N15
cyclonev_lcell_comb \resizer|Mux37~0 (
// Equation(s):
// \resizer|Mux37~0_combout  = ( \resizer|u_ba|ptr [2] & ( (\resizer|u_nn|ptr [2]) # (\SW[1]~input_o ) ) ) # ( !\resizer|u_ba|ptr [2] & ( (!\SW[1]~input_o  & \resizer|u_nn|ptr [2]) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr [2]),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux37~0 .extended_lut = "off";
defparam \resizer|Mux37~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \resizer|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N12
cyclonev_lcell_comb \resizer|Mux36~0 (
// Equation(s):
// \resizer|Mux36~0_combout  = ( \resizer|u_ba|ptr [3] & ( (\resizer|u_nn|ptr[3]~DUPLICATE_q ) # (\SW[1]~input_o ) ) ) # ( !\resizer|u_ba|ptr [3] & ( (!\SW[1]~input_o  & \resizer|u_nn|ptr[3]~DUPLICATE_q ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|ptr[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux36~0 .extended_lut = "off";
defparam \resizer|Mux36~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \resizer|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N15
cyclonev_lcell_comb \resizer|Mux35~0 (
// Equation(s):
// \resizer|Mux35~0_combout  = ( \SW[1]~input_o  & ( \resizer|u_ba|ptr [4] ) ) # ( !\SW[1]~input_o  & ( \resizer|u_ba|ptr [4] & ( \resizer|u_nn|ptr [4] ) ) ) # ( !\SW[1]~input_o  & ( !\resizer|u_ba|ptr [4] & ( \resizer|u_nn|ptr [4] ) ) )

	.dataa(!\resizer|u_nn|ptr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\resizer|u_ba|ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux35~0 .extended_lut = "off";
defparam \resizer|Mux35~0 .lut_mask = 64'h555500005555FFFF;
defparam \resizer|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N15
cyclonev_lcell_comb \resizer|Mux34~0 (
// Equation(s):
// \resizer|Mux34~0_combout  = ( \resizer|u_nn|ptr [5] & ( (!\SW[1]~input_o ) # (\resizer|u_ba|ptr [5]) ) ) # ( !\resizer|u_nn|ptr [5] & ( (\SW[1]~input_o  & \resizer|u_ba|ptr [5]) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_ba|ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux34~0 .extended_lut = "off";
defparam \resizer|Mux34~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \resizer|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N18
cyclonev_lcell_comb \resizer|Mux33~0 (
// Equation(s):
// \resizer|Mux33~0_combout  = (!\SW[1]~input_o  & (\resizer|u_nn|ptr [6])) # (\SW[1]~input_o  & ((\resizer|u_ba|ptr [6])))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [6]),
	.datad(!\resizer|u_ba|ptr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux33~0 .extended_lut = "off";
defparam \resizer|Mux33~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \resizer|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \resizer|Mux32~0 (
// Equation(s):
// \resizer|Mux32~0_combout  = ( \resizer|u_nn|ptr [7] & ( (!\SW[1]~input_o ) # (\resizer|u_ba|ptr [7]) ) ) # ( !\resizer|u_nn|ptr [7] & ( (\resizer|u_ba|ptr [7] & \SW[1]~input_o ) ) )

	.dataa(!\resizer|u_ba|ptr [7]),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux32~0 .extended_lut = "off";
defparam \resizer|Mux32~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \resizer|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y14_N57
cyclonev_lcell_comb \resizer|Mux31~0 (
// Equation(s):
// \resizer|Mux31~0_combout  = ( \SW[1]~input_o  & ( \resizer|u_ba|ptr [8] ) ) # ( !\SW[1]~input_o  & ( \resizer|u_ba|ptr [8] & ( \resizer|u_nn|ptr [8] ) ) ) # ( !\SW[1]~input_o  & ( !\resizer|u_ba|ptr [8] & ( \resizer|u_nn|ptr [8] ) ) )

	.dataa(!\resizer|u_nn|ptr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\resizer|u_ba|ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux31~0 .extended_lut = "off";
defparam \resizer|Mux31~0 .lut_mask = 64'h555500005555FFFF;
defparam \resizer|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N3
cyclonev_lcell_comb \resizer|Mux30~0 (
// Equation(s):
// \resizer|Mux30~0_combout  = (!\SW[1]~input_o  & (\resizer|u_nn|ptr [9])) # (\SW[1]~input_o  & ((\resizer|u_ba|ptr [9])))

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\resizer|u_nn|ptr [9]),
	.datad(!\resizer|u_ba|ptr [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux30~0 .extended_lut = "off";
defparam \resizer|Mux30~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \resizer|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \resizer|Mux29~0 (
// Equation(s):
// \resizer|Mux29~0_combout  = (!\SW[1]~input_o  & (\resizer|u_nn|ptr [10])) # (\SW[1]~input_o  & ((\resizer|u_ba|ptr [10])))

	.dataa(gnd),
	.datab(!\resizer|u_nn|ptr [10]),
	.datac(!\SW[1]~input_o ),
	.datad(!\resizer|u_ba|ptr [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux29~0 .extended_lut = "off";
defparam \resizer|Mux29~0 .lut_mask = 64'h303F303F303F303F;
defparam \resizer|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \resizer|Mux28~0 (
// Equation(s):
// \resizer|Mux28~0_combout  = ( \resizer|u_nn|ptr [11] & ( (!\SW[1]~input_o ) # (\resizer|u_ba|ptr [11]) ) ) # ( !\resizer|u_nn|ptr [11] & ( (\resizer|u_ba|ptr [11] & \SW[1]~input_o ) ) )

	.dataa(!\resizer|u_ba|ptr [11]),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux28~0 .extended_lut = "off";
defparam \resizer|Mux28~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \resizer|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \resizer|Mux27~0 (
// Equation(s):
// \resizer|Mux27~0_combout  = ( \resizer|u_ba|ptr [12] & ( (\resizer|u_nn|ptr [12]) # (\SW[1]~input_o ) ) ) # ( !\resizer|u_ba|ptr [12] & ( (!\SW[1]~input_o  & \resizer|u_nn|ptr [12]) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\resizer|u_nn|ptr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|ptr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux27~0 .extended_lut = "off";
defparam \resizer|Mux27~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \resizer|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N18
cyclonev_lcell_comb \vga_inst|read_addr[0]~3 (
// Equation(s):
// \vga_inst|read_addr[0]~3_combout  = ( \vga_inst|h_count [0] & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(!\vga_inst|video_on~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[0]~3 .extended_lut = "off";
defparam \vga_inst|read_addr[0]~3 .lut_mask = 64'h0000000033333333;
defparam \vga_inst|read_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N24
cyclonev_lcell_comb \vga_inst|read_addr[1]~4 (
// Equation(s):
// \vga_inst|read_addr[1]~4_combout  = ( \vga_inst|h_count [1] & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|h_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[1]~4 .extended_lut = "off";
defparam \vga_inst|read_addr[1]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N0
cyclonev_lcell_comb \vga_inst|read_addr[2]~5 (
// Equation(s):
// \vga_inst|read_addr[2]~5_combout  = ( \vga_inst|h_count [2] & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(!\vga_inst|video_on~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[2]~5 .extended_lut = "off";
defparam \vga_inst|read_addr[2]~5 .lut_mask = 64'h0000000033333333;
defparam \vga_inst|read_addr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N21
cyclonev_lcell_comb \vga_inst|read_addr[3]~6 (
// Equation(s):
// \vga_inst|read_addr[3]~6_combout  = ( \vga_inst|h_count [3] & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(!\vga_inst|video_on~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[3]~6 .extended_lut = "off";
defparam \vga_inst|read_addr[3]~6 .lut_mask = 64'h0000000033333333;
defparam \vga_inst|read_addr[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N54
cyclonev_lcell_comb \vga_inst|read_addr[4]~7 (
// Equation(s):
// \vga_inst|read_addr[4]~7_combout  = (\vga_inst|video_on~2_combout  & \vga_inst|h_count [4])

	.dataa(!\vga_inst|video_on~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[4]~7 .extended_lut = "off";
defparam \vga_inst|read_addr[4]~7 .lut_mask = 64'h0055005500550055;
defparam \vga_inst|read_addr[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N42
cyclonev_lcell_comb \vga_inst|read_addr[5]~8 (
// Equation(s):
// \vga_inst|read_addr[5]~8_combout  = ( \vga_inst|h_count [5] & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[5]~8 .extended_lut = "off";
defparam \vga_inst|read_addr[5]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N57
cyclonev_lcell_comb \vga_inst|read_addr[6]~9 (
// Equation(s):
// \vga_inst|read_addr[6]~9_combout  = ( \vga_inst|Add3~13_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[6]~9 .extended_lut = "off";
defparam \vga_inst|read_addr[6]~9 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N12
cyclonev_lcell_comb \vga_inst|read_addr[7]~10 (
// Equation(s):
// \vga_inst|read_addr[7]~10_combout  = ( \vga_inst|video_on~2_combout  & ( \vga_inst|Add3~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|video_on~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[7]~10 .extended_lut = "off";
defparam \vga_inst|read_addr[7]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N48
cyclonev_lcell_comb \vga_inst|read_addr[8]~11 (
// Equation(s):
// \vga_inst|read_addr[8]~11_combout  = ( \vga_inst|Add3~21_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|Add3~21_sumout ),
	.dataf(!\vga_inst|video_on~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[8]~11 .extended_lut = "off";
defparam \vga_inst|read_addr[8]~11 .lut_mask = 64'h000000000000FFFF;
defparam \vga_inst|read_addr[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N57
cyclonev_lcell_comb \vga_inst|read_addr[9]~12 (
// Equation(s):
// \vga_inst|read_addr[9]~12_combout  = ( \vga_inst|Add3~25_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_inst|Add3~25_sumout ),
	.dataf(!\vga_inst|video_on~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[9]~12 .extended_lut = "off";
defparam \vga_inst|read_addr[9]~12 .lut_mask = 64'h000000000000FFFF;
defparam \vga_inst|read_addr[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N45
cyclonev_lcell_comb \vga_inst|read_addr[10]~13 (
// Equation(s):
// \vga_inst|read_addr[10]~13_combout  = ( \vga_inst|Add3~29_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[10]~13 .extended_lut = "off";
defparam \vga_inst|read_addr[10]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N48
cyclonev_lcell_comb \vga_inst|read_addr[11]~14 (
// Equation(s):
// \vga_inst|read_addr[11]~14_combout  = ( \vga_inst|Add3~33_sumout  & ( \vga_inst|video_on~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[11]~14 .extended_lut = "off";
defparam \vga_inst|read_addr[11]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N3
cyclonev_lcell_comb \vga_inst|read_addr[12]~15 (
// Equation(s):
// \vga_inst|read_addr[12]~15_combout  = ( \vga_inst|video_on~2_combout  & ( \vga_inst|Add3~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|Add3~37_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|video_on~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|read_addr[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|read_addr[12]~15 .extended_lut = "off";
defparam \vga_inst|read_addr[12]~15 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_inst|read_addr[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3] = ( !\SW[1]~input_o  & ( (!\resizer|u_nn|ptr [15] & (\resizer|u_nn|ptr [14] & (\resizer|u_nn|ptr [13] & \main_fsm|current_state.S_FINISH~q ))) ) )

	.dataa(!\resizer|u_nn|ptr [15]),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(!\resizer|u_nn|ptr [13]),
	.datad(!\main_fsm|current_state.S_FINISH~q ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] .lut_mask = 64'h0002000200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N12
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3] = ( !\vga_inst|read_addr[15]~2_combout  & ( (\vga_inst|read_addr[14]~1_combout  & \vga_inst|Add3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|read_addr[14]~1_combout ),
	.datac(!\vga_inst|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|read_addr[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3] .lut_mask = 64'h0303030300000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3] = ( \SW[1]~input_o  & ( \main_fsm|current_state.S_FINISH~q  ) ) # ( !\SW[1]~input_o  & ( (!\resizer|u_nn|ptr [15] & (!\resizer|u_nn|ptr [14] & (!\resizer|u_nn|ptr [13] & 
// \main_fsm|current_state.S_FINISH~q ))) ) )

	.dataa(!\resizer|u_nn|ptr [15]),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(!\resizer|u_nn|ptr [13]),
	.datad(!\main_fsm|current_state.S_FINISH~q ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] .lut_mask = 64'h0080008000FF00FF;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout  = ( \vga_inst|Add3~9_sumout  & ( !\vga_inst|video_on~2_combout  ) ) # ( !\vga_inst|Add3~9_sumout  & ( (!\vga_inst|video_on~2_combout ) # ((!\vga_inst|Add3~1_sumout  
// & !\vga_inst|Add3~5_sumout )) ) )

	.dataa(!\vga_inst|Add3~1_sumout ),
	.datab(gnd),
	.datac(!\vga_inst|Add3~5_sumout ),
	.datad(!\vga_inst|video_on~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 .lut_mask = 64'hFFA0FFA0FF00FF00;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N30
cyclonev_lcell_comb \VGA_R~3 (
// Equation(s):
// \VGA_R~3_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0])) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~3 .extended_lut = "off";
defparam \VGA_R~3 .lut_mask = 64'h02025757A2A2F7F7;
defparam \VGA_R~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N33
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3] = ( !\SW[1]~input_o  & ( (!\resizer|u_nn|ptr [13] & (\resizer|u_nn|ptr [14] & (\resizer|u_nn|ptr [15] & \main_fsm|current_state.S_FINISH~q ))) ) )

	.dataa(!\resizer|u_nn|ptr [13]),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(!\resizer|u_nn|ptr [15]),
	.datad(!\main_fsm|current_state.S_FINISH~q ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] .lut_mask = 64'h0002000200000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N0
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout  = (\vga_inst|read_addr[14]~1_combout  & (\vga_inst|read_addr[15]~2_combout  & !\vga_inst|read_addr[13]~0_combout ))

	.dataa(gnd),
	.datab(!\vga_inst|read_addr[14]~1_combout ),
	.datac(!\vga_inst|read_addr[15]~2_combout ),
	.datad(!\vga_inst|read_addr[13]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 .lut_mask = 64'h0300030003000300;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3] = ( !\SW[1]~input_o  & ( (!\resizer|u_nn|ptr [13] & (\resizer|u_nn|ptr [15] & (!\resizer|u_nn|ptr [14] & \main_fsm|current_state.S_FINISH~q ))) ) )

	.dataa(!\resizer|u_nn|ptr [13]),
	.datab(!\resizer|u_nn|ptr [15]),
	.datac(!\resizer|u_nn|ptr [14]),
	.datad(!\main_fsm|current_state.S_FINISH~q ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] .lut_mask = 64'h0020002000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3] = ( \vga_inst|read_addr[15]~2_combout  & ( (!\vga_inst|Add3~5_sumout  & !\vga_inst|Add3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|Add3~5_sumout ),
	.datac(!\vga_inst|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|read_addr[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] .lut_mask = 64'h00000000C0C0C0C0;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3] = ( \resizer|u_nn|ptr [15] & ( (\resizer|u_nn|ptr [13] & (!\resizer|u_nn|ptr [14] & (\main_fsm|current_state.S_FINISH~q  & !\SW[1]~input_o ))) ) )

	.dataa(!\resizer|u_nn|ptr [13]),
	.datab(!\resizer|u_nn|ptr [14]),
	.datac(!\main_fsm|current_state.S_FINISH~q ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] .lut_mask = 64'h0000000004000400;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N27
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout  = ( \vga_inst|read_addr[15]~2_combout  & ( (!\vga_inst|read_addr[14]~1_combout  & \vga_inst|read_addr[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|read_addr[14]~1_combout ),
	.datad(!\vga_inst|read_addr[13]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|read_addr[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N21
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3] = ( \resizer|u_nn|ptr [13] & ( (!\SW[1]~input_o  & (\resizer|u_nn|ptr [15] & (\resizer|u_nn|ptr [14] & \main_fsm|current_state.S_FINISH~q ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\resizer|u_nn|ptr [15]),
	.datac(!\resizer|u_nn|ptr [14]),
	.datad(!\main_fsm|current_state.S_FINISH~q ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] .lut_mask = 64'h0000000000020002;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout  = ( \vga_inst|read_addr[14]~1_combout  & ( (\vga_inst|read_addr[15]~2_combout  & \vga_inst|Add3~1_sumout ) ) )

	.dataa(!\vga_inst|read_addr[15]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\vga_inst|read_addr[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 .lut_mask = 64'h0000000000550055;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N48
cyclonev_lcell_comb \VGA_R~2 (
// Equation(s):
// \VGA_R~2_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~2 .extended_lut = "off";
defparam \VGA_R~2 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \VGA_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3] = ( \resizer|u_nn|ptr [14] & ( (!\resizer|u_nn|ptr [13] & (!\resizer|u_nn|ptr [15] & (!\SW[1]~input_o  & \main_fsm|current_state.S_FINISH~q ))) ) )

	.dataa(!\resizer|u_nn|ptr [13]),
	.datab(!\resizer|u_nn|ptr [15]),
	.datac(!\SW[1]~input_o ),
	.datad(!\main_fsm|current_state.S_FINISH~q ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] .lut_mask = 64'h0000000000800080;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3] = ( !\vga_inst|read_addr[15]~2_combout  & ( (\vga_inst|read_addr[14]~1_combout  & !\vga_inst|read_addr[13]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|read_addr[14]~1_combout ),
	.datad(!\vga_inst|read_addr[13]~0_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|read_addr[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] .lut_mask = 64'h0F000F0000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N51
cyclonev_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\vga_inst|video_on~1_combout  & (\vga_inst|video_on~0_combout  & 
// !\vga_inst|v_count [8])) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\vga_inst|video_on~1_combout  & (\vga_inst|video_on~0_combout  & 
// (!\vga_inst|v_count [8] & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\vga_inst|video_on~1_combout  & (\vga_inst|video_on~0_combout  & !\vga_inst|v_count [8])) ) ) )

	.dataa(!\vga_inst|video_on~1_combout ),
	.datab(!\vga_inst|video_on~0_combout ),
	.datac(!\vga_inst|v_count [8]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~1 .extended_lut = "off";
defparam \VGA_R~1 .lut_mask = 64'h0000101010001010;
defparam \VGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N24
cyclonev_lcell_comb \VGA_R~4 (
// Equation(s):
// \VGA_R~4_combout  = ( \VGA_R~1_combout  & ( (!\VGA_R~0_combout  & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # (\VGA_R~0_combout  & (\VGA_R~2_combout )) ) ) # ( !\VGA_R~1_combout  & ( (\VGA_R~0_combout  & 
// \VGA_R~3_combout ) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\VGA_R~3_combout ),
	.datac(!\VGA_R~2_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\VGA_R~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~4 .extended_lut = "off";
defparam \VGA_R~4 .lut_mask = 64'h111105AF111105AF;
defparam \VGA_R~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  = ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom0|altsyncram_component|auto_generated|ram_block1a19  ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom0|altsyncram_component|auto_generated|ram_block1a19  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\rom0|altsyncram_component|auto_generated|ram_block1a19  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 .lut_mask = 64'h535300005353FFFF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 .lut_mask = 64'h333333330000FFFF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a19  & ( 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a19  & ( ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a19  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\rom2|altsyncram_component|auto_generated|ram_block1a19  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout )) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 .lut_mask = 64'h08082A2A5D5D7F7F;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N9
cyclonev_lcell_comb \resizer|u_ba|Add1~41 (
// Equation(s):
// \resizer|u_ba|Add1~41_sumout  = SUM(( \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  ) + ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a19 )) ) + ( \resizer|u_ba|Add1~34  ))
// \resizer|u_ba|Add1~42  = CARRY(( \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  ) + ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout 
// ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a19 )) ) + ( \resizer|u_ba|Add1~34  ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a19 ),
	.datac(!\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.datad(!\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~41_sumout ),
	.cout(\resizer|u_ba|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~41 .extended_lut = "off";
defparam \resizer|u_ba|Add1~41 .lut_mask = 64'h0000E4E4000000FF;
defparam \resizer|u_ba|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X13_Y12_N9
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom1|altsyncram_component|auto_generated|ram_block1a19 ) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|ram_block1a19 ))) ) ) ) # ( \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|ram_block1a19 ))) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\rom1|altsyncram_component|auto_generated|ram_block1a19  & \rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom1|altsyncram_component|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 .lut_mask = 64'h0033AA335533FF33;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \resizer|u_ba|Add1~5 (
// Equation(s):
// \resizer|u_ba|Add1~5_sumout  = SUM(( !\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  $ (!\resizer|u_ba|Add1~41_sumout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) ) + ( \resizer|u_ba|Add1~3  ) + 
// ( \resizer|u_ba|Add1~2  ))
// \resizer|u_ba|Add1~6  = CARRY(( !\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  $ (!\resizer|u_ba|Add1~41_sumout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) ) + ( \resizer|u_ba|Add1~3  ) + ( 
// \resizer|u_ba|Add1~2  ))
// \resizer|u_ba|Add1~7  = SHARE((!\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & (\resizer|u_ba|Add1~41_sumout  & \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) # 
// (\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ) # (\resizer|u_ba|Add1~41_sumout ))))

	.dataa(!\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add1~41_sumout ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~2 ),
	.sharein(\resizer|u_ba|Add1~3 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~5_sumout ),
	.cout(\resizer|u_ba|Add1~6 ),
	.shareout(\resizer|u_ba|Add1~7 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~5 .extended_lut = "off";
defparam \resizer|u_ba|Add1~5 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N24
cyclonev_lcell_comb \resizer|Mux6~0 (
// Equation(s):
// \resizer|Mux6~0_combout  = ( \resizer|u_ba|Add1~5_sumout  & ( ((\SW[0]~input_o  & \SW[1]~input_o )) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ) ) ) # ( !\resizer|u_ba|Add1~5_sumout  & ( 
// (\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  & ((!\SW[0]~input_o ) # (!\SW[1]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux6~0 .extended_lut = "off";
defparam \resizer|Mux6~0 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \resizer|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N36
cyclonev_lcell_comb \VGA_R~6 (
// Equation(s):
// \VGA_R~6_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~6 .extended_lut = "off";
defparam \VGA_R~6 .lut_mask = 64'h048C048C37BF37BF;
defparam \VGA_R~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N33
cyclonev_lcell_comb \VGA_R~5 (
// Equation(s):
// \VGA_R~5_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  ) ) 
// ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~5 .extended_lut = "off";
defparam \VGA_R~5 .lut_mask = 64'h33330F0F00FF5555;
defparam \VGA_R~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N57
cyclonev_lcell_comb \VGA_R~7 (
// Equation(s):
// \VGA_R~7_combout  = ( \VGA_R~5_combout  & ( (!\VGA_R~0_combout  & (\VGA_R~1_combout  & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # (\VGA_R~0_combout  & (((\VGA_R~6_combout )) # (\VGA_R~1_combout ))) ) ) # ( 
// !\VGA_R~5_combout  & ( (!\VGA_R~0_combout  & (\VGA_R~1_combout  & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # (\VGA_R~0_combout  & (!\VGA_R~1_combout  & ((\VGA_R~6_combout )))) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\VGA_R~1_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\VGA_R~6_combout ),
	.datae(gnd),
	.dataf(!\VGA_R~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~7 .extended_lut = "off";
defparam \VGA_R~7 .lut_mask = 64'h0246024613571357;
defparam \VGA_R~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N15
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout )) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 .lut_mask = 64'h00A055F50AAA5FFF;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N45
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 .lut_mask = 64'h555555550000FFFF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \resizer|u_ba|Add1~45 (
// Equation(s):
// \resizer|u_ba|Add1~45_sumout  = SUM(( \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  ) + ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout )) ) + ( \resizer|u_ba|Add1~42  ))
// \resizer|u_ba|Add1~46  = CARRY(( \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  ) + ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout 
// ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout )) ) + ( \resizer|u_ba|Add1~42  ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~45_sumout ),
	.cout(\resizer|u_ba|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~45 .extended_lut = "off";
defparam \resizer|u_ba|Add1~45 .lut_mask = 64'h0000EE4400000F0F;
defparam \resizer|u_ba|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,
\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 64'h353500003535FFFF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N51
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// ((\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) ) ) ) # ( \rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( ((\rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (\rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 .lut_mask = 64'h40404F4F70707F7F;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \resizer|u_ba|Add1~9 (
// Equation(s):
// \resizer|u_ba|Add1~9_sumout  = SUM(( !\resizer|u_ba|Add1~45_sumout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout )) ) + ( \resizer|u_ba|Add1~7  ) + 
// ( \resizer|u_ba|Add1~6  ))
// \resizer|u_ba|Add1~10  = CARRY(( !\resizer|u_ba|Add1~45_sumout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout )) ) + ( \resizer|u_ba|Add1~7  ) + ( 
// \resizer|u_ba|Add1~6  ))
// \resizer|u_ba|Add1~11  = SHARE((!\resizer|u_ba|Add1~45_sumout  & (\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  & \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout )) # (\resizer|u_ba|Add1~45_sumout  & 
// ((\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ))))

	.dataa(gnd),
	.datab(!\resizer|u_ba|Add1~45_sumout ),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~6 ),
	.sharein(\resizer|u_ba|Add1~7 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~9_sumout ),
	.cout(\resizer|u_ba|Add1~10 ),
	.shareout(\resizer|u_ba|Add1~11 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~9 .extended_lut = "off";
defparam \resizer|u_ba|Add1~9 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \resizer|Mux5~0 (
// Equation(s):
// \resizer|Mux5~0_combout  = ( \resizer|u_ba|Add1~9_sumout  & ( ((\SW[0]~input_o  & \SW[1]~input_o )) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ) ) ) # ( !\resizer|u_ba|Add1~9_sumout  & ( 
// (\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  & ((!\SW[0]~input_o ) # (!\SW[1]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux5~0 .extended_lut = "off";
defparam \resizer|Mux5~0 .lut_mask = 64'h0E0E0E0E1F1F1F1F;
defparam \resizer|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N0
cyclonev_lcell_comb \VGA_R~8 (
// Equation(s):
// \VGA_R~8_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~8 .extended_lut = "off";
defparam \VGA_R~8 .lut_mask = 64'h227705052277AFAF;
defparam \VGA_R~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N39
cyclonev_lcell_comb \VGA_R~9 (
// Equation(s):
// \VGA_R~9_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~9 .extended_lut = "off";
defparam \VGA_R~9 .lut_mask = 64'h043704378CBF8CBF;
defparam \VGA_R~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N18
cyclonev_lcell_comb \VGA_R~10 (
// Equation(s):
// \VGA_R~10_combout  = ( \VGA_R~9_combout  & ( (!\VGA_R~0_combout  & (\VGA_R~1_combout  & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (\VGA_R~0_combout  & ((!\VGA_R~1_combout ) # ((\VGA_R~8_combout )))) ) ) # ( 
// !\VGA_R~9_combout  & ( (\VGA_R~1_combout  & ((!\VGA_R~0_combout  & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (\VGA_R~0_combout  & (\VGA_R~8_combout )))) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\VGA_R~1_combout ),
	.datac(!\VGA_R~8_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA_R~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~10 .extended_lut = "off";
defparam \VGA_R~10 .lut_mask = 64'h0123012345674567;
defparam \VGA_R~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(gnd),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a21  & ( ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a21  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 64'h5300530053FF53FF;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N15
cyclonev_lcell_comb \resizer|u_ba|Add1~49 (
// Equation(s):
// \resizer|u_ba|Add1~49_sumout  = SUM(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a21 )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  ) + ( \resizer|u_ba|Add1~46  ))
// \resizer|u_ba|Add1~50  = CARRY(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a21 )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  ) + ( \resizer|u_ba|Add1~46  ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a21 ),
	.datad(!\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~49_sumout ),
	.cout(\resizer|u_ba|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~49 .extended_lut = "off";
defparam \resizer|u_ba|Add1~49 .lut_mask = 64'h0000FF00000005AF;
defparam \resizer|u_ba|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X15_Y11_N6
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a21  ) ) ) # ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a21  ) ) ) # ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) ) # ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\rom1|altsyncram_component|auto_generated|ram_block1a21 ),
	.datae(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 64'h0F0F333300FF00FF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y13_N12
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  = ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \rom0|altsyncram_component|auto_generated|ram_block1a21  ) ) ) # ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) ) # ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a21  ) ) ) # ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & \rom0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\rom0|altsyncram_component|auto_generated|ram_block1a21 ),
	.datac(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 .lut_mask = 64'h05053333F5F53333;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N45
cyclonev_lcell_comb \resizer|u_ba|Add1~13 (
// Equation(s):
// \resizer|u_ba|Add1~13_sumout  = SUM(( !\resizer|u_ba|Add1~49_sumout  $ (!\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  $ (\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout )) ) + ( \resizer|u_ba|Add1~11  ) 
// + ( \resizer|u_ba|Add1~10  ))
// \resizer|u_ba|Add1~14  = CARRY(( !\resizer|u_ba|Add1~49_sumout  $ (!\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  $ (\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout )) ) + ( \resizer|u_ba|Add1~11  ) + ( 
// \resizer|u_ba|Add1~10  ))
// \resizer|u_ba|Add1~15  = SHARE((!\resizer|u_ba|Add1~49_sumout  & (\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  & \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout )) # (\resizer|u_ba|Add1~49_sumout  & 
// ((\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ) # (\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ))))

	.dataa(!\resizer|u_ba|Add1~49_sumout ),
	.datab(gnd),
	.datac(!\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.datad(!\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~10 ),
	.sharein(\resizer|u_ba|Add1~11 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~13_sumout ),
	.cout(\resizer|u_ba|Add1~14 ),
	.shareout(\resizer|u_ba|Add1~15 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~13 .extended_lut = "off";
defparam \resizer|u_ba|Add1~13 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N45
cyclonev_lcell_comb \resizer|Mux4~0 (
// Equation(s):
// \resizer|Mux4~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & ( \resizer|u_ba|Add1~13_sumout  ) ) # ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & ( \resizer|u_ba|Add1~13_sumout  & ( 
// (\SW[1]~input_o  & \SW[0]~input_o ) ) ) ) # ( \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & ( !\resizer|u_ba|Add1~13_sumout  & ( (!\SW[1]~input_o ) # (!\SW[0]~input_o ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.dataf(!\resizer|u_ba|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux4~0 .extended_lut = "off";
defparam \resizer|Mux4~0 .lut_mask = 64'h0000FAFA0505FFFF;
defparam \resizer|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N39
cyclonev_lcell_comb \VGA_R~12 (
// Equation(s):
// \VGA_R~12_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~12 .extended_lut = "off";
defparam \VGA_R~12 .lut_mask = 64'h00AA55FF0F0F0F0F;
defparam \VGA_R~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N6
cyclonev_lcell_comb \VGA_R~11 (
// Equation(s):
// \VGA_R~11_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~11 .extended_lut = "off";
defparam \VGA_R~11 .lut_mask = 64'h227722770A0A5F5F;
defparam \VGA_R~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N54
cyclonev_lcell_comb \VGA_R~13 (
// Equation(s):
// \VGA_R~13_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( \VGA_R~11_combout  & ( ((\VGA_R~0_combout  & \VGA_R~12_combout )) # (\VGA_R~1_combout ) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( \VGA_R~11_combout  & ( (\VGA_R~0_combout  & ((\VGA_R~12_combout ) # (\VGA_R~1_combout ))) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( !\VGA_R~11_combout  & ( (!\VGA_R~1_combout  & (\VGA_R~0_combout  & \VGA_R~12_combout )) # (\VGA_R~1_combout  & (!\VGA_R~0_combout )) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( !\VGA_R~11_combout  & ( (!\VGA_R~1_combout  & (\VGA_R~0_combout  & \VGA_R~12_combout )) ) ) )

	.dataa(gnd),
	.datab(!\VGA_R~1_combout ),
	.datac(!\VGA_R~0_combout ),
	.datad(!\VGA_R~12_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\VGA_R~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~13 .extended_lut = "off";
defparam \VGA_R~13 .lut_mask = 64'h000C303C030F333F;
defparam \VGA_R~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(gnd),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 .lut_mask = 64'h0505F5F535353535;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \resizer|u_ba|Add1~53 (
// Equation(s):
// \resizer|u_ba|Add1~53_sumout  = SUM(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  ) + ( \resizer|u_ba|Add1~50  ))
// \resizer|u_ba|Add1~54  = CARRY(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  ) + ( \resizer|u_ba|Add1~50  ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~53_sumout ),
	.cout(\resizer|u_ba|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~53 .extended_lut = "off";
defparam \resizer|u_ba|Add1~53 .lut_mask = 64'h0000FF00000005AF;
defparam \resizer|u_ba|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,
\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N57
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  = ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) ) # ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 .lut_mask = 64'h03035353F3F35353;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N12
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(gnd),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \resizer|u_ba|Add1~17 (
// Equation(s):
// \resizer|u_ba|Add1~17_sumout  = SUM(( !\resizer|u_ba|Add1~53_sumout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout )) ) + ( \resizer|u_ba|Add1~15  ) 
// + ( \resizer|u_ba|Add1~14  ))
// \resizer|u_ba|Add1~18  = CARRY(( !\resizer|u_ba|Add1~53_sumout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout )) ) + ( \resizer|u_ba|Add1~15  ) + ( 
// \resizer|u_ba|Add1~14  ))
// \resizer|u_ba|Add1~19  = SHARE((!\resizer|u_ba|Add1~53_sumout  & (\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  & \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout )) # (\resizer|u_ba|Add1~53_sumout  & 
// ((\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ))))

	.dataa(gnd),
	.datab(!\resizer|u_ba|Add1~53_sumout ),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~14 ),
	.sharein(\resizer|u_ba|Add1~15 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~17_sumout ),
	.cout(\resizer|u_ba|Add1~18 ),
	.shareout(\resizer|u_ba|Add1~19 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~17 .extended_lut = "off";
defparam \resizer|u_ba|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N9
cyclonev_lcell_comb \resizer|Mux3~0 (
// Equation(s):
// \resizer|Mux3~0_combout  = ( \SW[0]~input_o  & ( \resizer|u_ba|Add1~17_sumout  & ( (\SW[1]~input_o ) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ) ) ) ) # ( !\SW[0]~input_o  & ( \resizer|u_ba|Add1~17_sumout  & ( 
// \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  ) ) ) # ( \SW[0]~input_o  & ( !\resizer|u_ba|Add1~17_sumout  & ( (\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  & !\SW[1]~input_o ) ) ) ) # ( 
// !\SW[0]~input_o  & ( !\resizer|u_ba|Add1~17_sumout  & ( \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\resizer|u_ba|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux3~0 .extended_lut = "off";
defparam \resizer|Mux3~0 .lut_mask = 64'h5555505055555F5F;
defparam \resizer|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N18
cyclonev_lcell_comb \VGA_R~15 (
// Equation(s):
// \VGA_R~15_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~15 .extended_lut = "off";
defparam \VGA_R~15 .lut_mask = 64'h222277770F0F0F0F;
defparam \VGA_R~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N0
cyclonev_lcell_comb \VGA_R~14 (
// Equation(s):
// \VGA_R~14_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~14 .extended_lut = "off";
defparam \VGA_R~14 .lut_mask = 64'h0303F3F305F505F5;
defparam \VGA_R~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N15
cyclonev_lcell_comb \VGA_R~16 (
// Equation(s):
// \VGA_R~16_combout  = ( \VGA_R~14_combout  & ( \VGA_R~0_combout  & ( (\VGA_R~1_combout ) # (\VGA_R~15_combout ) ) ) ) # ( !\VGA_R~14_combout  & ( \VGA_R~0_combout  & ( (\VGA_R~15_combout  & !\VGA_R~1_combout ) ) ) ) # ( \VGA_R~14_combout  & ( 
// !\VGA_R~0_combout  & ( (\VGA_R~1_combout  & \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ) ) ) ) # ( !\VGA_R~14_combout  & ( !\VGA_R~0_combout  & ( (\VGA_R~1_combout  & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ) ) ) )

	.dataa(!\VGA_R~15_combout ),
	.datab(!\VGA_R~1_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datad(gnd),
	.datae(!\VGA_R~14_combout ),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~16 .extended_lut = "off";
defparam \VGA_R~16 .lut_mask = 64'h0303030344447777;
defparam \VGA_R~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N27
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) # ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 .lut_mask = 64'h555555550000FFFF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\Add1~21_sumout ,\Add1~17_sumout ,\Add1~13_sumout ,\Add1~9_sumout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a23 ))) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a23 ))) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom2|altsyncram_component|auto_generated|ram_block1a23 ) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & \rom2|altsyncram_component|auto_generated|ram_block1a23 ) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a23 ),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 .lut_mask = 64'h0505AFAF27272727;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N21
cyclonev_lcell_comb \resizer|u_ba|Add1~57 (
// Equation(s):
// \resizer|u_ba|Add1~57_sumout  = SUM(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a23 )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  ) + ( \resizer|u_ba|Add1~54  ))
// \resizer|u_ba|Add1~58  = CARRY(( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a23 )) ) + ( \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  ) + ( \resizer|u_ba|Add1~54  ))

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a23 ),
	.datac(!\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~57_sumout ),
	.cout(\resizer|u_ba|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~57 .extended_lut = "off";
defparam \resizer|u_ba|Add1~57 .lut_mask = 64'h0000FF0000001B1B;
defparam \resizer|u_ba|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|Mux11~0_combout ,\resizer|Mux12~0_combout ,\resizer|Mux13~0_combout ,\resizer|Mux14~0_combout ,\resizer|Mux15~0_combout ,\resizer|Mux16~0_combout ,\resizer|Mux17~0_combout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,
\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout ,\resizer|Mux23~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  = ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom0|altsyncram_component|auto_generated|ram_block1a23  & ( 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom0|altsyncram_component|auto_generated|ram_block1a23  & ( (\rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// \rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\rom0|altsyncram_component|auto_generated|ram_block1a23  & ( (\rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// !\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\rom0|altsyncram_component|auto_generated|ram_block1a23  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & \rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 .lut_mask = 64'h0C0C44443F3F7777;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add0~57_sumout ,\Add0~53_sumout ,\Add0~49_sumout ,\Add0~45_sumout ,\Add0~41_sumout ,\Add0~37_sumout ,\Add0~33_sumout ,\Add0~29_sumout ,\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X15_Y10_N15
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a23  & ( ((!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # 
// (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a23  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(gnd),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N51
cyclonev_lcell_comb \resizer|u_ba|Add1~21 (
// Equation(s):
// \resizer|u_ba|Add1~21_sumout  = SUM(( !\resizer|u_ba|Add1~57_sumout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout )) ) + ( \resizer|u_ba|Add1~19  ) 
// + ( \resizer|u_ba|Add1~18  ))
// \resizer|u_ba|Add1~22  = CARRY(( !\resizer|u_ba|Add1~57_sumout  $ (!\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  $ (\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout )) ) + ( \resizer|u_ba|Add1~19  ) + ( 
// \resizer|u_ba|Add1~18  ))
// \resizer|u_ba|Add1~23  = SHARE((!\resizer|u_ba|Add1~57_sumout  & (\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  & \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout )) # (\resizer|u_ba|Add1~57_sumout  & 
// ((\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ))))

	.dataa(!\resizer|u_ba|Add1~57_sumout ),
	.datab(gnd),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~18 ),
	.sharein(\resizer|u_ba|Add1~19 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~21_sumout ),
	.cout(\resizer|u_ba|Add1~22 ),
	.shareout(\resizer|u_ba|Add1~23 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~21 .extended_lut = "off";
defparam \resizer|u_ba|Add1~21 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N27
cyclonev_lcell_comb \resizer|Mux2~0 (
// Equation(s):
// \resizer|Mux2~0_combout  = ( \resizer|u_ba|Add1~21_sumout  & ( ((\SW[0]~input_o  & \SW[1]~input_o )) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ) ) ) # ( !\resizer|u_ba|Add1~21_sumout  & ( 
// (\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  & ((!\SW[0]~input_o ) # (!\SW[1]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(gnd),
	.datad(!\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux2~0 .extended_lut = "off";
defparam \resizer|Mux2~0 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \resizer|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N54
cyclonev_lcell_comb \VGA_R~17 (
// Equation(s):
// \VGA_R~17_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~17 .extended_lut = "off";
defparam \VGA_R~17 .lut_mask = 64'h50505F5F03F303F3;
defparam \VGA_R~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y18_N45
cyclonev_lcell_comb \VGA_R~18 (
// Equation(s):
// \VGA_R~18_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~18 .extended_lut = "off";
defparam \VGA_R~18 .lut_mask = 64'h0055AAFF0F0F0F0F;
defparam \VGA_R~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N27
cyclonev_lcell_comb \VGA_R~19 (
// Equation(s):
// \VGA_R~19_combout  = ( \VGA_R~0_combout  & ( (!\VGA_R~1_combout  & ((\VGA_R~18_combout ))) # (\VGA_R~1_combout  & (\VGA_R~17_combout )) ) ) # ( !\VGA_R~0_combout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & 
// \VGA_R~1_combout ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\VGA_R~17_combout ),
	.datac(!\VGA_R~1_combout ),
	.datad(!\VGA_R~18_combout ),
	.datae(gnd),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~19 .extended_lut = "off";
defparam \VGA_R~19 .lut_mask = 64'h0505050503F303F3;
defparam \VGA_R~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \resizer|u_ba|Add1~61 (
// Equation(s):
// \resizer|u_ba|Add1~61_sumout  = SUM(( GND ) + ( GND ) + ( \resizer|u_ba|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~61 .extended_lut = "off";
defparam \resizer|u_ba|Add1~61 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_ba|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N54
cyclonev_lcell_comb \resizer|u_ba|Add1~25 (
// Equation(s):
// \resizer|u_ba|Add1~25_sumout  = SUM(( \resizer|u_ba|Add1~61_sumout  ) + ( \resizer|u_ba|Add1~23  ) + ( \resizer|u_ba|Add1~22  ))
// \resizer|u_ba|Add1~26  = CARRY(( \resizer|u_ba|Add1~61_sumout  ) + ( \resizer|u_ba|Add1~23  ) + ( \resizer|u_ba|Add1~22  ))
// \resizer|u_ba|Add1~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add1~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~22 ),
	.sharein(\resizer|u_ba|Add1~23 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~25_sumout ),
	.cout(\resizer|u_ba|Add1~26 ),
	.shareout(\resizer|u_ba|Add1~27 ));
// synopsys translate_off
defparam \resizer|u_ba|Add1~25 .extended_lut = "off";
defparam \resizer|u_ba|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \resizer|Mux1~0 (
// Equation(s):
// \resizer|Mux1~0_combout  = ( \resizer|u_ba|Add1~25_sumout  & ( ((\SW[0]~input_o  & \SW[1]~input_o )) # (\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ) ) ) # ( !\resizer|u_ba|Add1~25_sumout  & ( 
// (\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  & ((!\SW[0]~input_o ) # (!\SW[1]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.datad(gnd),
	.datae(!\resizer|u_ba|Add1~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux1~0 .extended_lut = "off";
defparam \resizer|Mux1~0 .lut_mask = 64'h0E0E1F1F0E0E1F1F;
defparam \resizer|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N3
cyclonev_lcell_comb \VGA_R~21 (
// Equation(s):
// \VGA_R~21_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~21 .extended_lut = "off";
defparam \VGA_R~21 .lut_mask = 64'h0303CFCF00FF00FF;
defparam \VGA_R~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N12
cyclonev_lcell_comb \VGA_R~20 (
// Equation(s):
// \VGA_R~20_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  ) 
// ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout  ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~20 .extended_lut = "off";
defparam \VGA_R~20 .lut_mask = 64'h0F0F555500FF3333;
defparam \VGA_R~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N54
cyclonev_lcell_comb \VGA_R~22 (
// Equation(s):
// \VGA_R~22_combout  = ( \VGA_R~20_combout  & ( (!\VGA_R~0_combout  & (\VGA_R~1_combout  & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) # (\VGA_R~0_combout  & (((\VGA_R~21_combout )) # (\VGA_R~1_combout ))) ) ) # ( 
// !\VGA_R~20_combout  & ( (!\VGA_R~0_combout  & (\VGA_R~1_combout  & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) # (\VGA_R~0_combout  & (!\VGA_R~1_combout  & (\VGA_R~21_combout ))) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\VGA_R~1_combout ),
	.datac(!\VGA_R~21_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA_R~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~22 .extended_lut = "off";
defparam \VGA_R~22 .lut_mask = 64'h0426042615371537;
defparam \VGA_R~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N57
cyclonev_lcell_comb \resizer|u_ba|Add1~29 (
// Equation(s):
// \resizer|u_ba|Add1~29_sumout  = SUM(( GND ) + ( \resizer|u_ba|Add1~27  ) + ( \resizer|u_ba|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~26 ),
	.sharein(\resizer|u_ba|Add1~27 ),
	.combout(),
	.sumout(\resizer|u_ba|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~29 .extended_lut = "off";
defparam \resizer|u_ba|Add1~29 .lut_mask = 64'h0000000000000000;
defparam \resizer|u_ba|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N30
cyclonev_lcell_comb \resizer|Mux0~0 (
// Equation(s):
// \resizer|Mux0~0_combout  = ( \resizer|u_ba|Add1~29_sumout  & ( \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  ) ) # ( !\resizer|u_ba|Add1~29_sumout  & ( \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  & ( 
// (!\SW[0]~input_o ) # (!\SW[1]~input_o ) ) ) ) # ( \resizer|u_ba|Add1~29_sumout  & ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  & ( (\SW[0]~input_o  & \SW[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\resizer|u_ba|Add1~29_sumout ),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux0~0 .extended_lut = "off";
defparam \resizer|Mux0~0 .lut_mask = 64'h00000303FCFCFFFF;
defparam \resizer|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N9
cyclonev_lcell_comb \VGA_R~23 (
// Equation(s):
// \VGA_R~23_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~23 .extended_lut = "off";
defparam \VGA_R~23 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \VGA_R~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N27
cyclonev_lcell_comb \VGA_R~24 (
// Equation(s):
// \VGA_R~24_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~24 .extended_lut = "off";
defparam \VGA_R~24 .lut_mask = 64'h0303F3F353535353;
defparam \VGA_R~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_inst|read_addr[12]~15_combout ,\vga_inst|read_addr[11]~14_combout ,\vga_inst|read_addr[10]~13_combout ,\vga_inst|read_addr[9]~12_combout ,\vga_inst|read_addr[8]~11_combout ,\vga_inst|read_addr[7]~10_combout ,\vga_inst|read_addr[6]~9_combout ,
\vga_inst|read_addr[5]~8_combout ,\vga_inst|read_addr[4]~7_combout ,\vga_inst|read_addr[3]~6_combout ,\vga_inst|read_addr[2]~5_combout ,\vga_inst|read_addr[1]~4_combout ,\vga_inst|read_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y24_N21
cyclonev_lcell_comb \VGA_R~25 (
// Equation(s):
// \VGA_R~25_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (!\VGA_R~0_combout  & (\VGA_R~1_combout )) # (\VGA_R~0_combout  & ((!\VGA_R~1_combout  & ((\VGA_R~24_combout ))) # (\VGA_R~1_combout  & 
// (\VGA_R~23_combout )))) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( (\VGA_R~0_combout  & ((!\VGA_R~1_combout  & ((\VGA_R~24_combout ))) # (\VGA_R~1_combout  & (\VGA_R~23_combout )))) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\VGA_R~1_combout ),
	.datac(!\VGA_R~23_combout ),
	.datad(!\VGA_R~24_combout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~25 .extended_lut = "off";
defparam \VGA_R~25 .lut_mask = 64'h0145014523672367;
defparam \VGA_R~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N35
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
