# Verilog
Verilog learning :)

## 1. one_byte_uart_tx(with testbench)
