-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_8p_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_0_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_0_V_ce0 : OUT STD_LOGIC;
    weight_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_1_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_1_V_ce0 : OUT STD_LOGIC;
    weight_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_2_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_2_V_ce0 : OUT STD_LOGIC;
    weight_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_3_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_3_V_ce0 : OUT STD_LOGIC;
    weight_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_4_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_4_V_ce0 : OUT STD_LOGIC;
    weight_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_5_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_5_V_ce0 : OUT STD_LOGIC;
    weight_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_6_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_6_V_ce0 : OUT STD_LOGIC;
    weight_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_7_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    weight_7_V_ce0 : OUT STD_LOGIC;
    weight_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_7_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_7_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_6_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_6_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_5_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_5_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_4_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_4_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_3_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_3_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_2_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_2_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_1_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_1_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_ce0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_we0 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_2_Downs_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ShuffleConvs_2_Downs_ce1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_we1 : OUT STD_LOGIC;
    ShuffleConvs_2_Downs_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_1x1_8p_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv13_1800 : STD_LOGIC_VECTOR (12 downto 0) := "1100000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten1_reg_551 : STD_LOGIC_VECTOR (12 downto 0);
    signal co_reg_562 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_reg_574 : STD_LOGIC_VECTOR (7 downto 0);
    signal h_reg_585 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_reg_597 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten2_reg_654 : STD_LOGIC_VECTOR (12 downto 0);
    signal co4_reg_665 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten3_reg_677 : STD_LOGIC_VECTOR (7 downto 0);
    signal h5_reg_688 : STD_LOGIC_VECTOR (3 downto 0);
    signal w6_reg_700 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten1_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten1_reg_3239 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten1_reg_3239 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_717_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_3248 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond5_mid_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond5_mid_reg_3254 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_mid2_fu_753_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_mid2_reg_3259 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter1_w_mid2_reg_3259 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_next_fu_767_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid2_v_fu_788_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_mid2_v_reg_3270 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_184_fu_800_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_184_reg_3275 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_133_mid2_fu_850_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_133_mid2_reg_3279 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_181_fu_861_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_181_reg_3284 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_7_fu_867_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond1_fu_921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_cast1_fu_927_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_cast1_reg_3304 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_cast_fu_931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_reg_3309 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_121_cast1_fu_941_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_121_cast1_reg_3317 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal exitcond4_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_121_cast_fu_945_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_121_cast_reg_3322 : STD_LOGIC_VECTOR (14 downto 0);
    signal h_7_fu_949_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ci_1_fu_961_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ci_1_reg_3335 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_122_cast_fu_967_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_122_cast_reg_3340 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond7_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_reg_3345 : STD_LOGIC_VECTOR (13 downto 0);
    signal w_8_fu_1046_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond8_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_1180_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_217_reg_3398 : STD_LOGIC_VECTOR (11 downto 0);
    signal co_9_7_fu_1185_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal co_9_7_reg_3403 : STD_LOGIC_VECTOR (6 downto 0);
    signal ShuffleConvs_2_Downs_31_reg_3408 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ShuffleConvs_2_Downs_32_reg_3413 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_33_reg_3418 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_34_reg_3423 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_35_reg_3428 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_36_reg_3433 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_37_reg_3438 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_38_reg_3443 : STD_LOGIC_VECTOR (10 downto 0);
    signal weight_0_V_load_reg_3448 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_load_reg_3453 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_1_V_load_reg_3458 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_2_V_load_reg_3463 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_3_V_load_reg_3468 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_4_V_load_reg_3473 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_5_V_load_reg_3478 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_6_V_load_reg_3483 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_7_V_load_reg_3488 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_3493 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ShuffleConvs_2_Downs_39_reg_3498 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_219_reg_3503 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_1_fu_1225_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_1_reg_3508 : STD_LOGIC_VECTOR (15 downto 0);
    signal ShuffleConvs_2_Downs_40_reg_3513 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_224_reg_3518 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_2_fu_1242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_2_reg_3523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ShuffleConvs_2_Downs_41_reg_3528 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_229_reg_3533 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_3_fu_1259_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_3_reg_3538 : STD_LOGIC_VECTOR (15 downto 0);
    signal ShuffleConvs_2_Downs_42_reg_3543 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_234_reg_3548 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_4_fu_1276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_4_reg_3553 : STD_LOGIC_VECTOR (15 downto 0);
    signal ShuffleConvs_2_Downs_43_reg_3558 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_239_reg_3563 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_5_fu_1293_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_5_reg_3568 : STD_LOGIC_VECTOR (15 downto 0);
    signal ShuffleConvs_2_Downs_44_reg_3573 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_244_reg_3578 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_6_fu_1310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_6_reg_3583 : STD_LOGIC_VECTOR (15 downto 0);
    signal ShuffleConvs_2_Downs_45_reg_3588 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_reg_3593 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_49_7_fu_1327_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_7_reg_3598 : STD_LOGIC_VECTOR (15 downto 0);
    signal ShuffleConvs_2_Downs_46_reg_3603 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_254_reg_3608 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_1352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_3613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_218_reg_3618 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_fu_1386_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_reg_3625 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_221_fu_1392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_reg_3631 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_reg_3637 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_reg_3644 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_50_1_fu_1433_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_50_1_reg_3650 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_223_reg_3655 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_1_fu_1467_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_1_reg_3662 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_226_fu_1473_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_reg_3668 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_1_fu_1487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_1_reg_3674 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_reg_3681 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_50_2_fu_1514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_50_2_reg_3687 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_228_reg_3692 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_2_fu_1548_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_2_reg_3699 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_231_fu_1554_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_reg_3705 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_2_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_2_reg_3711 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_reg_3718 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_50_3_fu_1595_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_50_3_reg_3724 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_233_reg_3729 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_3_fu_1629_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_3_reg_3736 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_236_fu_1635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_236_reg_3742 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_3_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_3_reg_3748 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_reg_3755 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_50_4_fu_1676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_50_4_reg_3761 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_238_reg_3766 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_4_fu_1710_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_4_reg_3773 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_241_fu_1716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_241_reg_3779 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_4_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_4_reg_3785 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_reg_3792 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_50_5_fu_1757_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_50_5_reg_3798 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_243_reg_3803 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_5_fu_1791_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_5_reg_3810 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_246_fu_1797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_246_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_5_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_5_reg_3822 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_reg_3829 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_50_6_fu_1838_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_50_6_reg_3835 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_248_reg_3840 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_6_fu_1872_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_6_reg_3847 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_251_fu_1878_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_reg_3853 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_6_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_6_reg_3859 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_reg_3866 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_50_7_fu_1919_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_50_7_reg_3872 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_253_reg_3877 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_7_fu_1953_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_7_reg_3884 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_256_fu_1959_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_reg_3890 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_7_fu_1973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_7_reg_3896 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_135_reg_3903 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_38_i_i_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_reg_3909 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_128_fu_2047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_reg_3914 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_reg_3919 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_3924 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_reg_3929 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_reg_3934 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_1_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_1_reg_3939 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_reg_3944 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_reg_3949 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_reg_3954 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_reg_3959 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_2_fu_2241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_2_reg_3964 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_2_fu_2252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_2_reg_3969 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_reg_3974 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_fu_2274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_reg_3979 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_reg_3984 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_3_fu_2338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_3_reg_3989 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_3_fu_2349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_3_reg_3994 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_reg_3999 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_reg_4004 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_reg_4009 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_4_fu_2435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_4_reg_4014 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_4_fu_2446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_4_reg_4019 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_2463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_reg_4024 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_fu_2468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_reg_4029 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_reg_4034 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_5_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_5_reg_4039 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_5_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_5_reg_4044 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_2560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_reg_4049 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_fu_2565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_reg_4054 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_fu_2613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_reg_4059 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_6_fu_2629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_6_reg_4064 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_6_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_6_reg_4069 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_2657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_reg_4074 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_fu_2662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_reg_4079 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_reg_4084 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_7_fu_2726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_210_7_reg_4089 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_7_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_7_reg_4094 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_reg_4099 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_fu_2759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_reg_4104 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten3_fu_3005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten3_reg_4109 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state15_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state18_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond_flatten3_reg_4109 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next3_fu_3011_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten2_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten2_reg_4118 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_fu_3035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_reg_4124 : STD_LOGIC_VECTOR (0 downto 0);
    signal w6_mid2_fu_3047_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal w6_mid2_reg_4129 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp1_iter1_w6_mid2_reg_4129 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_next2_fu_3061_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal arrayNo_mid2_v_fu_3082_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal arrayNo_mid2_v_reg_4140 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal tmp_187_fu_3089_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_187_reg_4145 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp1_iter2_tmp_187_reg_4145 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_136_mid2_fu_3139_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_136_mid2_reg_4150 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_192_fu_3150_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_192_reg_4155 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_9_fu_3156_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ShuffleConvs_2_Downs_47_reg_4166 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_48_reg_4172 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_49_reg_4178 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_50_reg_4184 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_51_reg_4190 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_52_reg_4196 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_53_reg_4202 : STD_LOGIC_VECTOR (10 downto 0);
    signal ShuffleConvs_2_Downs_54_reg_4208 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state15 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal co_phi_fu_566_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal h_phi_fu_589_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_phi_fu_601_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal h1_reg_608 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal w2_reg_620 : STD_LOGIC_VECTOR (3 downto 0);
    signal ci_reg_632 : STD_LOGIC_VECTOR (6 downto 0);
    signal co3_reg_643 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal co4_phi_fu_669_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp1_stage0_flag00000000 : BOOLEAN;
    signal h5_phi_fu_692_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal w6_phi_fu_704_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_mid2_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_203_cast_fu_909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_220_cast_fu_1041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_224_cast_fu_1103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_232_cast_fu_1191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_212_cast_fu_3198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_assign_1_6_fu_2966_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_197_fu_3231_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_assign_1_5_fu_2936_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_4_fu_2906_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_3_fu_2876_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_2_fu_2846_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_1_fu_2816_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_fu_2786_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_7_fu_2996_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_op_fu_761_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal co_7_fu_775_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex1_mid2_v_fu_804_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_814_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_826_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl3_cast_fu_834_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_cast_fu_822_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal h_mid_fu_781_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_8_fu_844_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_179_fu_838_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_mid2_cast_fu_857_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_185_fu_872_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_186_fu_883_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_890_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl_cast_fu_879_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_182_fu_894_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_116_cast_fu_900_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_183_fu_903_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_198_fu_971_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_199_fu_983_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl6_cast_fu_979_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_cast_fu_991_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_200_fu_995_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_201_fu_1001_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_202_fu_1006_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_203_fu_1018_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_cast_fu_1014_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_cast_fu_1026_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_204_fu_1030_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_205_fu_1036_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal newIndex4_fu_1058_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_206_fu_1068_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_207_fu_1080_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl12_cast_fu_1076_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl13_cast_fu_1088_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_208_fu_1092_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_209_fu_1098_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_210_fu_1115_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_211_fu_1127_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl10_cast_fu_1123_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl11_cast_fu_1135_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_212_fu_1139_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_213_fu_1145_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_214_fu_1150_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_215_fu_1162_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl8_cast_fu_1158_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl9_cast_fu_1170_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_216_fu_1174_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_fu_1208_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1208_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP2_V_fu_1205_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_49_1_fu_1225_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_1_fu_1225_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_2_fu_1242_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_2_fu_1242_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_3_fu_1259_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_3_fu_1259_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_4_fu_1276_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_4_fu_1276_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_5_fu_1293_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_5_fu_1293_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_6_fu_1310_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_6_fu_1310_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_7_fu_1327_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_49_7_fu_1327_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_1341_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_176_cast_fu_1348_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_fu_1365_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_1375_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_220_fu_1378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_125_fu_1400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_1_fu_1422_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_1_cast_fu_1429_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_51_1_fu_1446_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_1_fu_1456_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_225_fu_1459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_1_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_2_fu_1503_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_2_cast_fu_1510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_51_2_fu_1527_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_2_fu_1537_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_230_fu_1540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_2_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_3_fu_1584_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_3_cast_fu_1591_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_51_3_fu_1608_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_3_fu_1618_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_235_fu_1621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_3_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_4_fu_1665_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_4_cast_fu_1672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_51_4_fu_1689_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_4_fu_1699_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_240_fu_1702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_4_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_5_fu_1746_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_5_cast_fu_1753_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_51_5_fu_1770_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_5_fu_1780_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_245_fu_1783_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_5_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_6_fu_1827_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_6_cast_fu_1834_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_51_6_fu_1851_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_6_fu_1861_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_250_fu_1864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_6_fu_1886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_7_fu_1908_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_197_7_cast_fu_1915_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_51_7_fu_1932_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_7_fu_1942_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_255_fu_1945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_205_7_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_fu_1989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_2013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_2019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_2006_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_2024_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_demorgan_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_2093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_fu_2086_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_1_fu_2110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_1_fu_2116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_2103_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_1_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_fu_2139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_2121_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_demorgan_fu_2160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_232_fu_2183_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_2_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_2_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_2200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_2_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_2218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_demorgan_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_2287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_237_fu_2280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_3_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_3_fu_2310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_2297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_3_fu_2327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_3_fu_2333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_2315_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_demorgan_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_fu_2377_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_4_fu_2401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_4_fu_2407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_4_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_4_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_4_fu_2412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_demorgan_fu_2451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_2457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_2440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_fu_2474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_5_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_5_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_2491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_5_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_5_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_demorgan_fu_2548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_2554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_252_fu_2571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_6_fu_2595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_6_fu_2601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_2588_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_6_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_6_fu_2624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_demorgan_fu_2645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_257_fu_2668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_208_7_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_7_fu_2698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_2685_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_7_fu_2715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_7_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_demorgan_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_2731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_2765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_fu_2774_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_67_fu_2780_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_fu_2795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_1_fu_2799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_1_fu_2804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_1_68_fu_2810_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_2825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_2_fu_2829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_2_fu_2834_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_2_69_fu_2840_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_fu_2855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_3_fu_2859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_3_fu_2864_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_3_70_fu_2870_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_2885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_4_fu_2889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_4_fu_2894_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_4_71_fu_2900_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp12_fu_2915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_5_fu_2919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_5_fu_2924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_5_72_fu_2930_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp14_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_6_fu_2949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_6_fu_2954_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_6_73_fu_2960_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp16_fu_2975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_7_fu_2979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_52_mux_7_fu_2984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_52_7_74_fu_2990_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond2_fu_3029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_2_fu_3023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_191_fu_3041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten21_op_fu_3055_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal co_8_fu_3069_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal newIndex3_mid2_v_fu_3093_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_188_fu_3103_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_189_fu_3115_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl17_cast_fu_3123_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl16_cast_fu_3111_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal h5_mid_fu_3075_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_9_fu_3133_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_190_fu_3127_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_mid2_cast_fu_3146_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_193_fu_3161_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_194_fu_3172_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl15_cast_fu_3179_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl14_cast_fu_3168_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_195_fu_3183_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_118_cast_fu_3189_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_196_fu_3192_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_119_fu_3210_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component ShuffleNetV2_mux_jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    ShuffleNetV2_mux_jbC_x_U214 : component ShuffleNetV2_mux_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => ShuffleConvs_2_Downs_7_q0,
        din2 => ShuffleConvs_2_Downs_6_q0,
        din3 => ShuffleConvs_2_Downs_5_q0,
        din4 => ShuffleConvs_2_Downs_4_q0,
        din5 => ShuffleConvs_2_Downs_3_q0,
        din6 => ShuffleConvs_2_Downs_2_q0,
        din7 => ShuffleConvs_2_Downs_1_q0,
        din8 => ShuffleConvs_2_Downs_q0,
        din9 => ap_reg_pp1_iter2_tmp_187_reg_4145,
        dout => tmp_119_fu_3210_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state15 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ci_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = exitcond8_fu_1052_p2))) then 
                ci_reg_632 <= ci_1_reg_3335;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond4_fu_935_p2))) then 
                ci_reg_632 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    co3_reg_643_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond7_fu_955_p2))) then 
                co3_reg_643 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                co3_reg_643 <= co_9_7_reg_3403;
            end if; 
        end if;
    end process;

    co4_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then 
                co4_reg_665 <= ap_const_lv7_0;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_4109) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                co4_reg_665 <= arrayNo_mid2_v_reg_4140;
            end if; 
        end if;
    end process;

    co_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_3239 = ap_const_lv1_0))) then 
                co_reg_562 <= tmp_mid2_v_reg_3270;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_562 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    h1_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                h1_reg_608 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond4_fu_935_p2 = ap_const_lv1_1))) then 
                h1_reg_608 <= h_7_fu_949_p2;
            end if; 
        end if;
    end process;

    h5_reg_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then 
                h5_reg_688 <= ap_const_lv4_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_4109) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                h5_reg_688 <= tmp_136_mid2_reg_4150;
            end if; 
        end if;
    end process;

    h_reg_585_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_3239 = ap_const_lv1_0))) then 
                h_reg_585 <= tmp_133_mid2_reg_3279;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_reg_585 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten1_fu_711_p2 = ap_const_lv1_0))) then 
                indvar_flatten1_reg_551 <= indvar_flatten_next1_fu_717_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten1_reg_551 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    indvar_flatten2_reg_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then 
                indvar_flatten2_reg_654 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten3_fu_3005_p2))) then 
                indvar_flatten2_reg_654 <= indvar_flatten_next3_fu_3011_p2;
            end if; 
        end if;
    end process;

    indvar_flatten3_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then 
                indvar_flatten3_reg_677 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten3_fu_3005_p2))) then 
                indvar_flatten3_reg_677 <= indvar_flatten_next2_fu_3061_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten1_fu_711_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_574 <= indvar_flatten_next_fu_767_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_574 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    w2_reg_620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond1_fu_921_p2))) then 
                w2_reg_620 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond7_fu_955_p2))) then 
                w2_reg_620 <= w_8_fu_1046_p2;
            end if; 
        end if;
    end process;

    w6_reg_700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then 
                w6_reg_700 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten3_reg_4109))) then 
                w6_reg_700 <= w_9_fu_3156_p2;
            end if; 
        end if;
    end process;

    w_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten1_reg_3239 = ap_const_lv1_0))) then 
                w_reg_597 <= w_7_fu_867_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w_reg_597 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                ShuffleConvs_2_Downs_31_reg_3408 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_32_reg_3413 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_33_reg_3418 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_34_reg_3423 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_35_reg_3428 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_36_reg_3433 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_37_reg_3438 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_38_reg_3443 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
                input_V_load_reg_3453 <= input_V_q0;
                weight_0_V_load_reg_3448 <= weight_0_V_q0;
                weight_1_V_load_reg_3458 <= weight_1_V_q0;
                weight_2_V_load_reg_3463 <= weight_2_V_q0;
                weight_3_V_load_reg_3468 <= weight_3_V_q0;
                weight_4_V_load_reg_3473 <= weight_4_V_q0;
                weight_5_V_load_reg_3478 <= weight_5_V_q0;
                weight_6_V_load_reg_3483 <= weight_6_V_q0;
                weight_7_V_load_reg_3488 <= weight_7_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                ShuffleConvs_2_Downs_39_reg_3498 <= ShuffleConvs_2_Downs_7_q0;
                ShuffleConvs_2_Downs_40_reg_3513 <= ShuffleConvs_2_Downs_6_q0;
                ShuffleConvs_2_Downs_41_reg_3528 <= ShuffleConvs_2_Downs_5_q0;
                ShuffleConvs_2_Downs_42_reg_3543 <= ShuffleConvs_2_Downs_4_q0;
                ShuffleConvs_2_Downs_43_reg_3558 <= ShuffleConvs_2_Downs_3_q0;
                ShuffleConvs_2_Downs_44_reg_3573 <= ShuffleConvs_2_Downs_2_q0;
                ShuffleConvs_2_Downs_45_reg_3588 <= ShuffleConvs_2_Downs_1_q0;
                ShuffleConvs_2_Downs_46_reg_3603 <= ShuffleConvs_2_Downs_q0;
                p_Val2_49_1_reg_3508 <= p_Val2_49_1_fu_1225_p2;
                p_Val2_49_2_reg_3523 <= p_Val2_49_2_fu_1242_p2;
                p_Val2_49_3_reg_3538 <= p_Val2_49_3_fu_1259_p2;
                p_Val2_49_4_reg_3553 <= p_Val2_49_4_fu_1276_p2;
                p_Val2_49_5_reg_3568 <= p_Val2_49_5_fu_1293_p2;
                p_Val2_49_6_reg_3583 <= p_Val2_49_6_fu_1310_p2;
                p_Val2_49_7_reg_3598 <= p_Val2_49_7_fu_1327_p2;
                p_Val2_s_reg_3493 <= p_Val2_s_fu_1208_p2;
                tmp_219_reg_3503 <= p_Val2_s_fu_1208_p2(5 downto 5);
                tmp_224_reg_3518 <= p_Val2_49_1_fu_1225_p2(5 downto 5);
                tmp_229_reg_3533 <= p_Val2_49_2_fu_1242_p2(5 downto 5);
                tmp_234_reg_3548 <= p_Val2_49_3_fu_1259_p2(5 downto 5);
                tmp_239_reg_3563 <= p_Val2_49_4_fu_1276_p2(5 downto 5);
                tmp_244_reg_3578 <= p_Val2_49_5_fu_1293_p2(5 downto 5);
                tmp_249_reg_3593 <= p_Val2_49_6_fu_1310_p2(5 downto 5);
                tmp_254_reg_3608 <= p_Val2_49_7_fu_1327_p2(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_4109))) then
                ShuffleConvs_2_Downs_47_reg_4166 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_48_reg_4172 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_49_reg_4178 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_50_reg_4184 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_51_reg_4190 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_52_reg_4196 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_53_reg_4202 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
                ShuffleConvs_2_Downs_54_reg_4208 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten1_reg_3239 <= exitcond_flatten1_reg_3239;
                ap_reg_pp0_iter1_w_mid2_reg_3259 <= w_mid2_reg_3259;
                exitcond_flatten1_reg_3239 <= exitcond_flatten1_fu_711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_exitcond_flatten3_reg_4109 <= exitcond_flatten3_reg_4109;
                ap_reg_pp1_iter1_w6_mid2_reg_4129 <= w6_mid2_reg_4129;
                exitcond_flatten3_reg_4109 <= exitcond_flatten3_fu_3005_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp1_iter2_tmp_187_reg_4145 <= tmp_187_reg_4145;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten3_reg_4109))) then
                arrayNo_mid2_v_reg_4140 <= arrayNo_mid2_v_fu_3082_p3;
                tmp_136_mid2_reg_4150 <= tmp_136_mid2_fu_3139_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                brmerge40_demorgan_i_1_reg_3944 <= brmerge40_demorgan_i_1_fu_2155_p2;
                brmerge40_demorgan_i_2_reg_3969 <= brmerge40_demorgan_i_2_fu_2252_p2;
                brmerge40_demorgan_i_3_reg_3994 <= brmerge40_demorgan_i_3_fu_2349_p2;
                brmerge40_demorgan_i_4_reg_4019 <= brmerge40_demorgan_i_4_fu_2446_p2;
                brmerge40_demorgan_i_5_reg_4044 <= brmerge40_demorgan_i_5_fu_2543_p2;
                brmerge40_demorgan_i_6_reg_4069 <= brmerge40_demorgan_i_6_fu_2640_p2;
                brmerge40_demorgan_i_7_reg_4094 <= brmerge40_demorgan_i_7_fu_2737_p2;
                brmerge40_demorgan_i_reg_3919 <= brmerge40_demorgan_i_fu_2058_p2;
                brmerge_i_i_i_1_reg_3954 <= brmerge_i_i_i_1_fu_2177_p2;
                brmerge_i_i_i_2_reg_3979 <= brmerge_i_i_i_2_fu_2274_p2;
                brmerge_i_i_i_3_reg_4004 <= brmerge_i_i_i_3_fu_2371_p2;
                brmerge_i_i_i_4_reg_4029 <= brmerge_i_i_i_4_fu_2468_p2;
                brmerge_i_i_i_5_reg_4054 <= brmerge_i_i_i_5_fu_2565_p2;
                brmerge_i_i_i_6_reg_4079 <= brmerge_i_i_i_6_fu_2662_p2;
                brmerge_i_i_i_7_reg_4104 <= brmerge_i_i_i_7_fu_2759_p2;
                brmerge_i_i_i_reg_3929 <= brmerge_i_i_i_fu_2080_p2;
                p_38_i_i_1_reg_3934 <= p_38_i_i_1_fu_2128_p2;
                p_38_i_i_2_reg_3959 <= p_38_i_i_2_fu_2225_p2;
                p_38_i_i_3_reg_3984 <= p_38_i_i_3_fu_2322_p2;
                p_38_i_i_4_reg_4009 <= p_38_i_i_4_fu_2419_p2;
                p_38_i_i_5_reg_4034 <= p_38_i_i_5_fu_2516_p2;
                p_38_i_i_6_reg_4059 <= p_38_i_i_6_fu_2613_p2;
                p_38_i_i_7_reg_4084 <= p_38_i_i_7_fu_2710_p2;
                p_38_i_i_reg_3909 <= p_38_i_i_fu_2031_p2;
                tmp_128_reg_3914 <= tmp_128_fu_2047_p2;
                tmp_210_1_reg_3939 <= tmp_210_1_fu_2144_p2;
                tmp_210_2_reg_3964 <= tmp_210_2_fu_2241_p2;
                tmp_210_3_reg_3989 <= tmp_210_3_fu_2338_p2;
                tmp_210_4_reg_4014 <= tmp_210_4_fu_2435_p2;
                tmp_210_5_reg_4039 <= tmp_210_5_fu_2532_p2;
                tmp_210_6_reg_4064 <= tmp_210_6_fu_2629_p2;
                tmp_210_7_reg_4089 <= tmp_210_7_fu_2726_p2;
                underflow_1_reg_3949 <= underflow_1_fu_2172_p2;
                underflow_2_reg_3974 <= underflow_2_fu_2269_p2;
                underflow_3_reg_3999 <= underflow_3_fu_2366_p2;
                underflow_4_reg_4024 <= underflow_4_fu_2463_p2;
                underflow_5_reg_4049 <= underflow_5_fu_2560_p2;
                underflow_6_reg_4074 <= underflow_6_fu_2657_p2;
                underflow_7_reg_4099 <= underflow_7_fu_2754_p2;
                underflow_reg_3924 <= underflow_fu_2075_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                carry_7_1_reg_3674 <= carry_7_1_fu_1487_p2;
                carry_7_2_reg_3711 <= carry_7_2_fu_1568_p2;
                carry_7_3_reg_3748 <= carry_7_3_fu_1649_p2;
                carry_7_4_reg_3785 <= carry_7_4_fu_1730_p2;
                carry_7_5_reg_3822 <= carry_7_5_fu_1811_p2;
                carry_7_6_reg_3859 <= carry_7_6_fu_1892_p2;
                carry_7_7_reg_3896 <= carry_7_7_fu_1973_p2;
                carry_7_reg_3637 <= carry_7_fu_1406_p2;
                p_Val2_1_reg_3613 <= p_Val2_1_fu_1352_p2;
                p_Val2_3_reg_3625 <= p_Val2_3_fu_1386_p2;
                p_Val2_50_1_reg_3650 <= p_Val2_50_1_fu_1433_p2;
                p_Val2_50_2_reg_3687 <= p_Val2_50_2_fu_1514_p2;
                p_Val2_50_3_reg_3724 <= p_Val2_50_3_fu_1595_p2;
                p_Val2_50_4_reg_3761 <= p_Val2_50_4_fu_1676_p2;
                p_Val2_50_5_reg_3798 <= p_Val2_50_5_fu_1757_p2;
                p_Val2_50_6_reg_3835 <= p_Val2_50_6_fu_1838_p2;
                p_Val2_50_7_reg_3872 <= p_Val2_50_7_fu_1919_p2;
                p_Val2_52_1_reg_3662 <= p_Val2_52_1_fu_1467_p2;
                p_Val2_52_2_reg_3699 <= p_Val2_52_2_fu_1548_p2;
                p_Val2_52_3_reg_3736 <= p_Val2_52_3_fu_1629_p2;
                p_Val2_52_4_reg_3773 <= p_Val2_52_4_fu_1710_p2;
                p_Val2_52_5_reg_3810 <= p_Val2_52_5_fu_1791_p2;
                p_Val2_52_6_reg_3847 <= p_Val2_52_6_fu_1872_p2;
                p_Val2_52_7_reg_3884 <= p_Val2_52_7_fu_1953_p2;
                tmp_126_reg_3644 <= p_Val2_1_fu_1352_p2(15 downto 14);
                tmp_129_reg_3681 <= p_Val2_50_1_fu_1433_p2(15 downto 14);
                tmp_130_reg_3718 <= p_Val2_50_2_fu_1514_p2(15 downto 14);
                tmp_131_reg_3755 <= p_Val2_50_3_fu_1595_p2(15 downto 14);
                tmp_132_reg_3792 <= p_Val2_50_4_fu_1676_p2(15 downto 14);
                tmp_133_reg_3829 <= p_Val2_50_5_fu_1757_p2(15 downto 14);
                tmp_134_reg_3866 <= p_Val2_50_6_fu_1838_p2(15 downto 14);
                tmp_135_reg_3903 <= p_Val2_50_7_fu_1919_p2(15 downto 14);
                tmp_218_reg_3618 <= p_Val2_1_fu_1352_p2(15 downto 15);
                tmp_221_reg_3631 <= p_Val2_3_fu_1386_p2(7 downto 7);
                tmp_223_reg_3655 <= p_Val2_50_1_fu_1433_p2(15 downto 15);
                tmp_226_reg_3668 <= p_Val2_52_1_fu_1467_p2(7 downto 7);
                tmp_228_reg_3692 <= p_Val2_50_2_fu_1514_p2(15 downto 15);
                tmp_231_reg_3705 <= p_Val2_52_2_fu_1548_p2(7 downto 7);
                tmp_233_reg_3729 <= p_Val2_50_3_fu_1595_p2(15 downto 15);
                tmp_236_reg_3742 <= p_Val2_52_3_fu_1629_p2(7 downto 7);
                tmp_238_reg_3766 <= p_Val2_50_4_fu_1676_p2(15 downto 15);
                tmp_241_reg_3779 <= p_Val2_52_4_fu_1710_p2(7 downto 7);
                tmp_243_reg_3803 <= p_Val2_50_5_fu_1757_p2(15 downto 15);
                tmp_246_reg_3816 <= p_Val2_52_5_fu_1791_p2(7 downto 7);
                tmp_248_reg_3840 <= p_Val2_50_6_fu_1838_p2(15 downto 15);
                tmp_251_reg_3853 <= p_Val2_52_6_fu_1872_p2(7 downto 7);
                tmp_253_reg_3877 <= p_Val2_50_7_fu_1919_p2(15 downto 15);
                tmp_256_reg_3890 <= p_Val2_52_7_fu_1953_p2(7 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ci_1_reg_3335 <= ci_1_fu_961_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = exitcond8_fu_1052_p2))) then
                co_9_7_reg_3403 <= co_9_7_fu_1185_p2;
                tmp_217_reg_3398 <= tmp_217_fu_1180_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten1_fu_711_p2 = ap_const_lv1_0))) then
                exitcond5_mid_reg_3254 <= exitcond5_mid_fu_741_p2;
                exitcond_flatten_reg_3248 <= exitcond_flatten_fu_723_p2;
                w_mid2_reg_3259 <= w_mid2_fu_753_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten3_fu_3005_p2))) then
                exitcond_flatten2_reg_4118 <= exitcond_flatten2_fu_3017_p2;
                exitcond_mid_reg_4124 <= exitcond_mid_fu_3035_p2;
                w6_mid2_reg_4129 <= w6_mid2_fu_3047_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond7_fu_955_p2))) then
                input_V_addr_reg_3345 <= tmp_220_cast_fu_1041_p1(14 - 1 downto 0);
                    tmp_122_cast_reg_3340(6 downto 0) <= tmp_122_cast_fu_967_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond4_fu_935_p2))) then
                    tmp_121_cast1_reg_3317(3 downto 0) <= tmp_121_cast1_fu_941_p1(3 downto 0);
                    tmp_121_cast_reg_3322(3 downto 0) <= tmp_121_cast_fu_945_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten1_reg_3239 = ap_const_lv1_0))) then
                tmp_133_mid2_reg_3279 <= tmp_133_mid2_fu_850_p3;
                tmp_mid2_v_reg_3270 <= tmp_mid2_v_fu_788_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten1_reg_3239 = ap_const_lv1_0))) then
                tmp_181_reg_3284 <= tmp_181_fu_861_p2;
                tmp_184_reg_3275 <= tmp_184_fu_800_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten3_reg_4109))) then
                tmp_187_reg_4145 <= tmp_187_fu_3089_p1;
                tmp_192_reg_4155 <= tmp_192_fu_3150_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond1_fu_921_p2))) then
                    tmp_cast1_reg_3304(3 downto 0) <= tmp_cast1_fu_927_p1(3 downto 0);
                    tmp_cast_reg_3309(3 downto 0) <= tmp_cast_fu_931_p1(3 downto 0);
            end if;
        end if;
    end process;
    tmp_cast1_reg_3304(7 downto 4) <= "0000";
    tmp_cast_reg_3309(10 downto 4) <= "0000000";
    tmp_121_cast1_reg_3317(11 downto 4) <= "00000000";
    tmp_121_cast_reg_3322(14 downto 4) <= "00000000000";
    tmp_122_cast_reg_3340(11 downto 7) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, exitcond_flatten1_fu_711_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond1_fu_921_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, exitcond4_fu_935_p2, ap_CS_fsm_state8, exitcond7_fu_955_p2, ap_CS_fsm_state9, exitcond8_fu_1052_p2, exitcond_flatten3_fu_3005_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0_flag00011011, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011011, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten1_fu_711_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten1_fu_711_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (exitcond1_fu_921_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond4_fu_935_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond7_fu_955_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_1 = exitcond8_fu_1052_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten3_fu_3005_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten3_fu_3005_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
        OP2_V_fu_1205_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_V_load_reg_3453),16));

    Range1_all_ones_1_fu_2093_p2 <= "1" when (tmp_129_reg_3681 = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_2190_p2 <= "1" when (tmp_130_reg_3718 = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_2287_p2 <= "1" when (tmp_131_reg_3755 = ap_const_lv2_3) else "0";
    Range1_all_ones_4_fu_2384_p2 <= "1" when (tmp_132_reg_3792 = ap_const_lv2_3) else "0";
    Range1_all_ones_5_fu_2481_p2 <= "1" when (tmp_133_reg_3829 = ap_const_lv2_3) else "0";
    Range1_all_ones_6_fu_2578_p2 <= "1" when (tmp_134_reg_3866 = ap_const_lv2_3) else "0";
    Range1_all_ones_7_fu_2675_p2 <= "1" when (tmp_135_reg_3903 = ap_const_lv2_3) else "0";
    Range1_all_ones_fu_1996_p2 <= "1" when (tmp_126_reg_3644 = ap_const_lv2_3) else "0";
    Range1_all_zeros_1_fu_2098_p2 <= "1" when (tmp_129_reg_3681 = ap_const_lv2_0) else "0";
    Range1_all_zeros_2_fu_2195_p2 <= "1" when (tmp_130_reg_3718 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_2292_p2 <= "1" when (tmp_131_reg_3755 = ap_const_lv2_0) else "0";
    Range1_all_zeros_4_fu_2389_p2 <= "1" when (tmp_132_reg_3792 = ap_const_lv2_0) else "0";
    Range1_all_zeros_5_fu_2486_p2 <= "1" when (tmp_133_reg_3829 = ap_const_lv2_0) else "0";
    Range1_all_zeros_6_fu_2583_p2 <= "1" when (tmp_134_reg_3866 = ap_const_lv2_0) else "0";
    Range1_all_zeros_7_fu_2680_p2 <= "1" when (tmp_135_reg_3903 = ap_const_lv2_0) else "0";
    Range1_all_zeros_fu_2001_p2 <= "1" when (tmp_126_reg_3644 = ap_const_lv2_0) else "0";

    ShuffleConvs_2_Downs_1_address0_assign_proc : process(ap_CS_fsm_state10, ShuffleConvs_2_Downs_37_reg_3438, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_1_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_1_address0 <= ShuffleConvs_2_Downs_37_reg_3438;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_1_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_1_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_1_address1 <= ShuffleConvs_2_Downs_53_reg_4202;

    ShuffleConvs_2_Downs_1_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_1_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_1_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_1_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_1_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_6_fu_2966_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_1_d0 <= this_assign_1_6_fu_2966_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_1_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_1_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_1_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_1_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_6)))) then 
            ShuffleConvs_2_Downs_1_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_1_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_6))) then 
            ShuffleConvs_2_Downs_1_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_address0_assign_proc : process(ap_CS_fsm_state10, ShuffleConvs_2_Downs_35_reg_3428, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_2_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_2_address0 <= ShuffleConvs_2_Downs_35_reg_3428;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_2_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_2_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_2_address1 <= ShuffleConvs_2_Downs_51_reg_4190;

    ShuffleConvs_2_Downs_2_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_2_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_2_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_5_fu_2936_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_2_d0 <= this_assign_1_5_fu_2936_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_2_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_2_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_2_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_2_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_5)))) then 
            ShuffleConvs_2_Downs_2_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_2_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_5))) then 
            ShuffleConvs_2_Downs_2_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_address0_assign_proc : process(ShuffleConvs_2_Downs_31_reg_3408, ap_CS_fsm_state10, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_3_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_3_address0 <= ShuffleConvs_2_Downs_31_reg_3408;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_3_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_3_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_3_address1 <= ShuffleConvs_2_Downs_47_reg_4166;

    ShuffleConvs_2_Downs_3_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_3_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_3_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_4_fu_2906_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_3_d0 <= this_assign_1_4_fu_2906_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_3_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_3_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_3_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_3_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_4)))) then 
            ShuffleConvs_2_Downs_3_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_3_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_4))) then 
            ShuffleConvs_2_Downs_3_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_address0_assign_proc : process(ap_CS_fsm_state10, ShuffleConvs_2_Downs_38_reg_3443, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_4_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_4_address0 <= ShuffleConvs_2_Downs_38_reg_3443;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_4_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_4_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_4_address1 <= ShuffleConvs_2_Downs_54_reg_4208;

    ShuffleConvs_2_Downs_4_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_4_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_4_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_3_fu_2876_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_4_d0 <= this_assign_1_3_fu_2876_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_4_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_4_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_4_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_4_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_3)))) then 
            ShuffleConvs_2_Downs_4_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_4_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_3))) then 
            ShuffleConvs_2_Downs_4_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_address0_assign_proc : process(ap_CS_fsm_state10, ShuffleConvs_2_Downs_34_reg_3423, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_5_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_5_address0 <= ShuffleConvs_2_Downs_34_reg_3423;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_5_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_5_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_5_address1 <= ShuffleConvs_2_Downs_50_reg_4184;

    ShuffleConvs_2_Downs_5_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_5_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_5_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_2_fu_2846_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_5_d0 <= this_assign_1_2_fu_2846_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_5_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_5_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_5_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_5_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_2)))) then 
            ShuffleConvs_2_Downs_5_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_5_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_2))) then 
            ShuffleConvs_2_Downs_5_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_address0_assign_proc : process(ap_CS_fsm_state10, ShuffleConvs_2_Downs_32_reg_3413, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_6_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_6_address0 <= ShuffleConvs_2_Downs_32_reg_3413;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_6_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_6_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_6_address1 <= ShuffleConvs_2_Downs_48_reg_4172;

    ShuffleConvs_2_Downs_6_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_6_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_6_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_1_fu_2816_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_6_d0 <= this_assign_1_1_fu_2816_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_6_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_6_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_6_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_6_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_1)))) then 
            ShuffleConvs_2_Downs_6_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_6_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_1))) then 
            ShuffleConvs_2_Downs_6_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_address0_assign_proc : process(ap_CS_fsm_state10, ShuffleConvs_2_Downs_33_reg_3418, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_7_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_7_address0 <= ShuffleConvs_2_Downs_33_reg_3418;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_7_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_7_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_7_address1 <= ShuffleConvs_2_Downs_49_reg_4178;

    ShuffleConvs_2_Downs_7_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_7_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_7_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_fu_2786_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_7_d0 <= this_assign_1_fu_2786_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_7_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_7_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_7_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_7_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_0)))) then 
            ShuffleConvs_2_Downs_7_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_7_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_0))) then 
            ShuffleConvs_2_Downs_7_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_address0_assign_proc : process(ap_CS_fsm_state10, ShuffleConvs_2_Downs_36_reg_3433, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, ap_block_pp1_stage0_flag00000000, tmp_203_cast_fu_909_p1, tmp_232_cast_fu_1191_p1, tmp_212_cast_fu_3198_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_address0 <= tmp_212_cast_fu_3198_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_address0 <= ShuffleConvs_2_Downs_36_reg_3433;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ShuffleConvs_2_Downs_address0 <= tmp_232_cast_fu_1191_p1(11 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_address0 <= tmp_203_cast_fu_909_p1(11 - 1 downto 0);
        else 
            ShuffleConvs_2_Downs_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_address1 <= ShuffleConvs_2_Downs_52_reg_4196;

    ShuffleConvs_2_Downs_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state10, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)))) then 
            ShuffleConvs_2_Downs_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_2_Downs_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state14, this_assign_1_7_fu_2996_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_2_Downs_d0 <= this_assign_1_7_fu_2996_p3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_2_Downs_d0 <= bias_V_q0;
        else 
            ShuffleConvs_2_Downs_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_2_Downs_d1 <= ap_const_lv8_0;

    ShuffleConvs_2_Downs_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, tmp_184_reg_3275, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (tmp_184_reg_3275 = ap_const_lv3_7)))) then 
            ShuffleConvs_2_Downs_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_2_Downs_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_tmp_187_reg_4145, ap_enable_reg_pp1_iter3, tmp_197_fu_3231_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_197_fu_3231_p3) and (ap_reg_pp1_iter2_tmp_187_reg_4145 = ap_const_lv3_7))) then 
            ShuffleConvs_2_Downs_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_2_Downs_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(11);
    ap_CS_fsm_state19 <= ap_CS_fsm(13);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten1_fu_711_p2)
    begin
        if ((exitcond_flatten1_fu_711_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state15_assign_proc : process(exitcond_flatten3_fu_3005_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_flatten3_fu_3005_p2)) then 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state19)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2) and (ap_const_logic_0 = ap_enable_reg_pp1_iter3))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arrayNo_mid2_v_fu_3082_p3 <= 
        co_8_fu_3069_p2 when (exitcond_flatten2_reg_4118(0) = '1') else 
        co4_phi_fu_669_p4;
    bias_V_address0 <= tmp_mid2_fu_795_p1(7 - 1 downto 0);

    bias_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge40_demorgan_i_1_fu_2155_p2 <= (tmp_226_reg_3668 and deleted_ones_1_fu_2121_p3);
    brmerge40_demorgan_i_2_fu_2252_p2 <= (tmp_231_reg_3705 and deleted_ones_2_fu_2218_p3);
    brmerge40_demorgan_i_3_fu_2349_p2 <= (tmp_236_reg_3742 and deleted_ones_3_fu_2315_p3);
    brmerge40_demorgan_i_4_fu_2446_p2 <= (tmp_241_reg_3779 and deleted_ones_4_fu_2412_p3);
    brmerge40_demorgan_i_5_fu_2543_p2 <= (tmp_246_reg_3816 and deleted_ones_5_fu_2509_p3);
    brmerge40_demorgan_i_6_fu_2640_p2 <= (tmp_251_reg_3853 and deleted_ones_6_fu_2606_p3);
    brmerge40_demorgan_i_7_fu_2737_p2 <= (tmp_256_reg_3890 and deleted_ones_7_fu_2703_p3);
    brmerge40_demorgan_i_fu_2058_p2 <= (tmp_221_reg_3631 and deleted_ones_fu_2024_p3);
    brmerge_i_i_1_fu_2139_p2 <= (tmp_226_reg_3668 or p_not_i_i_1_fu_2133_p2);
    brmerge_i_i_2_fu_2236_p2 <= (tmp_231_reg_3705 or p_not_i_i_2_fu_2230_p2);
    brmerge_i_i_3_fu_2333_p2 <= (tmp_236_reg_3742 or p_not_i_i_3_fu_2327_p2);
    brmerge_i_i_4_fu_2430_p2 <= (tmp_241_reg_3779 or p_not_i_i_4_fu_2424_p2);
    brmerge_i_i_5_fu_2527_p2 <= (tmp_246_reg_3816 or p_not_i_i_5_fu_2521_p2);
    brmerge_i_i_6_fu_2624_p2 <= (tmp_251_reg_3853 or p_not_i_i_6_fu_2618_p2);
    brmerge_i_i_7_fu_2721_p2 <= (tmp_256_reg_3890 or p_not_i_i_7_fu_2715_p2);
    brmerge_i_i_fu_2042_p2 <= (tmp_221_reg_3631 or p_not_i_i_fu_2036_p2);
    brmerge_i_i_i_1_fu_2177_p2 <= (underflow_1_fu_2172_p2 or overflow_1_fu_2149_p2);
    brmerge_i_i_i_2_fu_2274_p2 <= (underflow_2_fu_2269_p2 or overflow_2_fu_2246_p2);
    brmerge_i_i_i_3_fu_2371_p2 <= (underflow_3_fu_2366_p2 or overflow_3_fu_2343_p2);
    brmerge_i_i_i_4_fu_2468_p2 <= (underflow_4_fu_2463_p2 or overflow_4_fu_2440_p2);
    brmerge_i_i_i_5_fu_2565_p2 <= (underflow_5_fu_2560_p2 or overflow_5_fu_2537_p2);
    brmerge_i_i_i_6_fu_2662_p2 <= (underflow_6_fu_2657_p2 or overflow_6_fu_2634_p2);
    brmerge_i_i_i_7_fu_2759_p2 <= (underflow_7_fu_2754_p2 or overflow_7_fu_2731_p2);
    brmerge_i_i_i_fu_2080_p2 <= (underflow_fu_2075_p2 or overflow_fu_2052_p2);
    carry_7_1_fu_1487_p2 <= (tmp_225_fu_1459_p3 and tmp_205_1_fu_1481_p2);
    carry_7_2_fu_1568_p2 <= (tmp_230_fu_1540_p3 and tmp_205_2_fu_1562_p2);
    carry_7_3_fu_1649_p2 <= (tmp_235_fu_1621_p3 and tmp_205_3_fu_1643_p2);
    carry_7_4_fu_1730_p2 <= (tmp_240_fu_1702_p3 and tmp_205_4_fu_1724_p2);
    carry_7_5_fu_1811_p2 <= (tmp_245_fu_1783_p3 and tmp_205_5_fu_1805_p2);
    carry_7_6_fu_1892_p2 <= (tmp_250_fu_1864_p3 and tmp_205_6_fu_1886_p2);
    carry_7_7_fu_1973_p2 <= (tmp_255_fu_1945_p3 and tmp_205_7_fu_1967_p2);
    carry_7_fu_1406_p2 <= (tmp_220_fu_1378_p3 and tmp_125_fu_1400_p2);
    ci_1_fu_961_p2 <= std_logic_vector(unsigned(ci_reg_632) + unsigned(ap_const_lv7_1));

    co4_phi_fu_669_p4_assign_proc : process(co4_reg_665, ap_reg_pp1_iter1_exitcond_flatten3_reg_4109, arrayNo_mid2_v_reg_4140, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_4109) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            co4_phi_fu_669_p4 <= arrayNo_mid2_v_reg_4140;
        else 
            co4_phi_fu_669_p4 <= co4_reg_665;
        end if; 
    end process;

    co_7_fu_775_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(co_phi_fu_566_p4));
    co_8_fu_3069_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(co4_phi_fu_669_p4));
    co_9_7_fu_1185_p2 <= std_logic_vector(unsigned(co3_reg_643) + unsigned(ap_const_lv7_8));

    co_phi_fu_566_p4_assign_proc : process(co_reg_562, ap_reg_pp0_iter1_exitcond_flatten1_reg_3239, tmp_mid2_v_reg_3270, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_3239 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            co_phi_fu_566_p4 <= tmp_mid2_v_reg_3270;
        else 
            co_phi_fu_566_p4 <= co_reg_562;
        end if; 
    end process;

    deleted_ones_1_fu_2121_p3 <= 
        p_41_i_i_1_fu_2116_p2 when (carry_7_1_reg_3674(0) = '1') else 
        Range1_all_ones_1_fu_2093_p2;
    deleted_ones_2_fu_2218_p3 <= 
        p_41_i_i_2_fu_2213_p2 when (carry_7_2_reg_3711(0) = '1') else 
        Range1_all_ones_2_fu_2190_p2;
    deleted_ones_3_fu_2315_p3 <= 
        p_41_i_i_3_fu_2310_p2 when (carry_7_3_reg_3748(0) = '1') else 
        Range1_all_ones_3_fu_2287_p2;
    deleted_ones_4_fu_2412_p3 <= 
        p_41_i_i_4_fu_2407_p2 when (carry_7_4_reg_3785(0) = '1') else 
        Range1_all_ones_4_fu_2384_p2;
    deleted_ones_5_fu_2509_p3 <= 
        p_41_i_i_5_fu_2504_p2 when (carry_7_5_reg_3822(0) = '1') else 
        Range1_all_ones_5_fu_2481_p2;
    deleted_ones_6_fu_2606_p3 <= 
        p_41_i_i_6_fu_2601_p2 when (carry_7_6_reg_3859(0) = '1') else 
        Range1_all_ones_6_fu_2578_p2;
    deleted_ones_7_fu_2703_p3 <= 
        p_41_i_i_7_fu_2698_p2 when (carry_7_7_reg_3896(0) = '1') else 
        Range1_all_ones_7_fu_2675_p2;
    deleted_ones_fu_2024_p3 <= 
        p_41_i_i_fu_2019_p2 when (carry_7_reg_3637(0) = '1') else 
        Range1_all_ones_fu_1996_p2;
    deleted_zeros_1_fu_2103_p3 <= 
        Range1_all_ones_1_fu_2093_p2 when (carry_7_1_reg_3674(0) = '1') else 
        Range1_all_zeros_1_fu_2098_p2;
    deleted_zeros_2_fu_2200_p3 <= 
        Range1_all_ones_2_fu_2190_p2 when (carry_7_2_reg_3711(0) = '1') else 
        Range1_all_zeros_2_fu_2195_p2;
    deleted_zeros_3_fu_2297_p3 <= 
        Range1_all_ones_3_fu_2287_p2 when (carry_7_3_reg_3748(0) = '1') else 
        Range1_all_zeros_3_fu_2292_p2;
    deleted_zeros_4_fu_2394_p3 <= 
        Range1_all_ones_4_fu_2384_p2 when (carry_7_4_reg_3785(0) = '1') else 
        Range1_all_zeros_4_fu_2389_p2;
    deleted_zeros_5_fu_2491_p3 <= 
        Range1_all_ones_5_fu_2481_p2 when (carry_7_5_reg_3822(0) = '1') else 
        Range1_all_zeros_5_fu_2486_p2;
    deleted_zeros_6_fu_2588_p3 <= 
        Range1_all_ones_6_fu_2578_p2 when (carry_7_6_reg_3859(0) = '1') else 
        Range1_all_zeros_6_fu_2583_p2;
    deleted_zeros_7_fu_2685_p3 <= 
        Range1_all_ones_7_fu_2675_p2 when (carry_7_7_reg_3896(0) = '1') else 
        Range1_all_zeros_7_fu_2680_p2;
    deleted_zeros_fu_2006_p3 <= 
        Range1_all_ones_fu_1996_p2 when (carry_7_reg_3637(0) = '1') else 
        Range1_all_zeros_fu_2001_p2;
    exitcond1_fu_921_p2 <= "1" when (h1_reg_608 = ap_const_lv4_9) else "0";
    exitcond2_fu_3029_p2 <= "1" when (w6_phi_fu_704_p4 = ap_const_lv4_9) else "0";
    exitcond4_fu_935_p2 <= "1" when (w2_reg_620 = ap_const_lv4_9) else "0";
    exitcond5_mid_fu_741_p2 <= (exitcond_fu_735_p2 and not_exitcond_flatten_fu_729_p2);
    exitcond7_fu_955_p2 <= "1" when (ci_reg_632 = ap_const_lv7_60) else "0";
    exitcond8_fu_1052_p2 <= "1" when (co3_reg_643 = ap_const_lv7_60) else "0";
    exitcond_flatten1_fu_711_p2 <= "1" when (indvar_flatten1_reg_551 = ap_const_lv13_1800) else "0";
    exitcond_flatten2_fu_3017_p2 <= "1" when (indvar_flatten3_reg_677 = ap_const_lv8_40) else "0";
    exitcond_flatten3_fu_3005_p2 <= "1" when (indvar_flatten2_reg_654 = ap_const_lv13_1800) else "0";
    exitcond_flatten_fu_723_p2 <= "1" when (indvar_flatten_reg_574 = ap_const_lv8_40) else "0";
    exitcond_fu_735_p2 <= "1" when (w_phi_fu_601_p4 = ap_const_lv4_9) else "0";
    exitcond_mid_fu_3035_p2 <= (exitcond2_fu_3029_p2 and not_exitcond_flatten_2_fu_3023_p2);
    h5_mid_fu_3075_p3 <= 
        ap_const_lv4_1 when (exitcond_flatten2_reg_4118(0) = '1') else 
        h5_phi_fu_692_p4;

    h5_phi_fu_692_p4_assign_proc : process(h5_reg_688, ap_reg_pp1_iter1_exitcond_flatten3_reg_4109, tmp_136_mid2_reg_4150, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten3_reg_4109) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            h5_phi_fu_692_p4 <= tmp_136_mid2_reg_4150;
        else 
            h5_phi_fu_692_p4 <= h5_reg_688;
        end if; 
    end process;

    h_7_fu_949_p2 <= std_logic_vector(unsigned(h1_reg_608) + unsigned(ap_const_lv4_1));
    h_8_fu_844_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(h_mid_fu_781_p3));
    h_9_fu_3133_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(h5_mid_fu_3075_p3));
    h_mid_fu_781_p3 <= 
        ap_const_lv4_1 when (exitcond_flatten_reg_3248(0) = '1') else 
        h_phi_fu_589_p4;

    h_phi_fu_589_p4_assign_proc : process(h_reg_585, ap_reg_pp0_iter1_exitcond_flatten1_reg_3239, tmp_133_mid2_reg_3279, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_3239 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            h_phi_fu_589_p4 <= tmp_133_mid2_reg_3279;
        else 
            h_phi_fu_589_p4 <= h_reg_585;
        end if; 
    end process;

    indvar_flatten21_op_fu_3055_p2 <= std_logic_vector(unsigned(indvar_flatten3_reg_677) + unsigned(ap_const_lv8_1));
    indvar_flatten_next1_fu_717_p2 <= std_logic_vector(unsigned(indvar_flatten1_reg_551) + unsigned(ap_const_lv13_1));
    indvar_flatten_next2_fu_3061_p3 <= 
        ap_const_lv8_1 when (exitcond_flatten2_fu_3017_p2(0) = '1') else 
        indvar_flatten21_op_fu_3055_p2;
    indvar_flatten_next3_fu_3011_p2 <= std_logic_vector(unsigned(indvar_flatten2_reg_654) + unsigned(ap_const_lv13_1));
    indvar_flatten_next_fu_767_p3 <= 
        ap_const_lv8_1 when (exitcond_flatten_fu_723_p2(0) = '1') else 
        indvar_flatten_op_fu_761_p2;
    indvar_flatten_op_fu_761_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_574) + unsigned(ap_const_lv8_1));
    input_V_address0 <= input_V_addr_reg_3345;

    input_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    newIndex1_mid2_v_fu_804_p4 <= tmp_mid2_v_fu_788_p3(6 downto 3);
    newIndex3_mid2_v_fu_3093_p4 <= arrayNo_mid2_v_fu_3082_p3(6 downto 3);
    newIndex4_fu_1058_p4 <= co3_reg_643(6 downto 3);
    not_exitcond_flatten_2_fu_3023_p2 <= (exitcond_flatten2_fu_3017_p2 xor ap_const_lv1_1);
    not_exitcond_flatten_fu_729_p2 <= (exitcond_flatten_fu_723_p2 xor ap_const_lv1_1);
    overflow_1_fu_2149_p2 <= (brmerge_i_i_1_fu_2139_p2 and tmp_210_1_fu_2144_p2);
    overflow_2_fu_2246_p2 <= (brmerge_i_i_2_fu_2236_p2 and tmp_210_2_fu_2241_p2);
    overflow_3_fu_2343_p2 <= (brmerge_i_i_3_fu_2333_p2 and tmp_210_3_fu_2338_p2);
    overflow_4_fu_2440_p2 <= (brmerge_i_i_4_fu_2430_p2 and tmp_210_4_fu_2435_p2);
    overflow_5_fu_2537_p2 <= (brmerge_i_i_5_fu_2527_p2 and tmp_210_5_fu_2532_p2);
    overflow_6_fu_2634_p2 <= (brmerge_i_i_6_fu_2624_p2 and tmp_210_6_fu_2629_p2);
    overflow_7_fu_2731_p2 <= (brmerge_i_i_7_fu_2721_p2 and tmp_210_7_fu_2726_p2);
    overflow_fu_2052_p2 <= (brmerge_i_i_fu_2042_p2 and tmp_128_fu_2047_p2);
    p_38_i_i_1_fu_2128_p2 <= (carry_7_1_reg_3674 and Range1_all_ones_1_fu_2093_p2);
    p_38_i_i_2_fu_2225_p2 <= (carry_7_2_reg_3711 and Range1_all_ones_2_fu_2190_p2);
    p_38_i_i_3_fu_2322_p2 <= (carry_7_3_reg_3748 and Range1_all_ones_3_fu_2287_p2);
    p_38_i_i_4_fu_2419_p2 <= (carry_7_4_reg_3785 and Range1_all_ones_4_fu_2384_p2);
    p_38_i_i_5_fu_2516_p2 <= (carry_7_5_reg_3822 and Range1_all_ones_5_fu_2481_p2);
    p_38_i_i_6_fu_2613_p2 <= (carry_7_6_reg_3859 and Range1_all_ones_6_fu_2578_p2);
    p_38_i_i_7_fu_2710_p2 <= (carry_7_7_reg_3896 and Range1_all_ones_7_fu_2675_p2);
    p_38_i_i_fu_2031_p2 <= (carry_7_reg_3637 and Range1_all_ones_fu_1996_p2);
    p_41_i_i_1_fu_2116_p2 <= (tmp_223_reg_3655 and tmp_208_1_fu_2110_p2);
    p_41_i_i_2_fu_2213_p2 <= (tmp_228_reg_3692 and tmp_208_2_fu_2207_p2);
    p_41_i_i_3_fu_2310_p2 <= (tmp_233_reg_3729 and tmp_208_3_fu_2304_p2);
    p_41_i_i_4_fu_2407_p2 <= (tmp_238_reg_3766 and tmp_208_4_fu_2401_p2);
    p_41_i_i_5_fu_2504_p2 <= (tmp_243_reg_3803 and tmp_208_5_fu_2498_p2);
    p_41_i_i_6_fu_2601_p2 <= (tmp_248_reg_3840 and tmp_208_6_fu_2595_p2);
    p_41_i_i_7_fu_2698_p2 <= (tmp_253_reg_3877 and tmp_208_7_fu_2692_p2);
    p_41_i_i_fu_2019_p2 <= (tmp_218_reg_3618 and tmp_127_fu_2013_p2);
    p_Val2_1_fu_1352_p2 <= std_logic_vector(signed(tmp_176_cast_fu_1348_p1) + signed(p_Val2_s_reg_3493));
    p_Val2_2_fu_1365_p4 <= p_Val2_1_fu_1352_p2(13 downto 6);
    p_Val2_3_fu_1386_p2 <= std_logic_vector(unsigned(p_Val2_2_fu_1365_p4) + unsigned(tmp_124_fu_1375_p1));
    p_Val2_49_1_fu_1225_p0 <= weight_1_V_load_reg_3458;
    p_Val2_49_1_fu_1225_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_49_1_fu_1225_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_1_fu_1225_p0) * signed(p_Val2_49_1_fu_1225_p1))), 16));
    p_Val2_49_2_fu_1242_p0 <= weight_2_V_load_reg_3463;
    p_Val2_49_2_fu_1242_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_49_2_fu_1242_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_2_fu_1242_p0) * signed(p_Val2_49_2_fu_1242_p1))), 16));
    p_Val2_49_3_fu_1259_p0 <= weight_3_V_load_reg_3468;
    p_Val2_49_3_fu_1259_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_49_3_fu_1259_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_3_fu_1259_p0) * signed(p_Val2_49_3_fu_1259_p1))), 16));
    p_Val2_49_4_fu_1276_p0 <= weight_4_V_load_reg_3473;
    p_Val2_49_4_fu_1276_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_49_4_fu_1276_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_4_fu_1276_p0) * signed(p_Val2_49_4_fu_1276_p1))), 16));
    p_Val2_49_5_fu_1293_p0 <= weight_5_V_load_reg_3478;
    p_Val2_49_5_fu_1293_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_49_5_fu_1293_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_5_fu_1293_p0) * signed(p_Val2_49_5_fu_1293_p1))), 16));
    p_Val2_49_6_fu_1310_p0 <= weight_6_V_load_reg_3483;
    p_Val2_49_6_fu_1310_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_49_6_fu_1310_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_6_fu_1310_p0) * signed(p_Val2_49_6_fu_1310_p1))), 16));
    p_Val2_49_7_fu_1327_p0 <= weight_7_V_load_reg_3488;
    p_Val2_49_7_fu_1327_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_49_7_fu_1327_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_7_fu_1327_p0) * signed(p_Val2_49_7_fu_1327_p1))), 16));
    p_Val2_50_1_fu_1433_p2 <= std_logic_vector(signed(tmp_197_1_cast_fu_1429_p1) + signed(p_Val2_49_1_reg_3508));
    p_Val2_50_2_fu_1514_p2 <= std_logic_vector(signed(tmp_197_2_cast_fu_1510_p1) + signed(p_Val2_49_2_reg_3523));
    p_Val2_50_3_fu_1595_p2 <= std_logic_vector(signed(tmp_197_3_cast_fu_1591_p1) + signed(p_Val2_49_3_reg_3538));
    p_Val2_50_4_fu_1676_p2 <= std_logic_vector(signed(tmp_197_4_cast_fu_1672_p1) + signed(p_Val2_49_4_reg_3553));
    p_Val2_50_5_fu_1757_p2 <= std_logic_vector(signed(tmp_197_5_cast_fu_1753_p1) + signed(p_Val2_49_5_reg_3568));
    p_Val2_50_6_fu_1838_p2 <= std_logic_vector(signed(tmp_197_6_cast_fu_1834_p1) + signed(p_Val2_49_6_reg_3583));
    p_Val2_50_7_fu_1919_p2 <= std_logic_vector(signed(tmp_197_7_cast_fu_1915_p1) + signed(p_Val2_49_7_reg_3598));
    p_Val2_51_1_fu_1446_p4 <= p_Val2_50_1_fu_1433_p2(13 downto 6);
    p_Val2_51_2_fu_1527_p4 <= p_Val2_50_2_fu_1514_p2(13 downto 6);
    p_Val2_51_3_fu_1608_p4 <= p_Val2_50_3_fu_1595_p2(13 downto 6);
    p_Val2_51_4_fu_1689_p4 <= p_Val2_50_4_fu_1676_p2(13 downto 6);
    p_Val2_51_5_fu_1770_p4 <= p_Val2_50_5_fu_1757_p2(13 downto 6);
    p_Val2_51_6_fu_1851_p4 <= p_Val2_50_6_fu_1838_p2(13 downto 6);
    p_Val2_51_7_fu_1932_p4 <= p_Val2_50_7_fu_1919_p2(13 downto 6);
    p_Val2_52_1_68_fu_2810_p3 <= 
        ap_const_lv8_80 when (underflow_1_reg_3949(0) = '1') else 
        p_Val2_52_1_reg_3662;
    p_Val2_52_1_fu_1467_p2 <= std_logic_vector(unsigned(p_Val2_51_1_fu_1446_p4) + unsigned(tmp_201_1_fu_1456_p1));
    p_Val2_52_2_69_fu_2840_p3 <= 
        ap_const_lv8_80 when (underflow_2_reg_3974(0) = '1') else 
        p_Val2_52_2_reg_3699;
    p_Val2_52_2_fu_1548_p2 <= std_logic_vector(unsigned(p_Val2_51_2_fu_1527_p4) + unsigned(tmp_201_2_fu_1537_p1));
    p_Val2_52_3_70_fu_2870_p3 <= 
        ap_const_lv8_80 when (underflow_3_reg_3999(0) = '1') else 
        p_Val2_52_3_reg_3736;
    p_Val2_52_3_fu_1629_p2 <= std_logic_vector(unsigned(p_Val2_51_3_fu_1608_p4) + unsigned(tmp_201_3_fu_1618_p1));
    p_Val2_52_4_71_fu_2900_p3 <= 
        ap_const_lv8_80 when (underflow_4_reg_4024(0) = '1') else 
        p_Val2_52_4_reg_3773;
    p_Val2_52_4_fu_1710_p2 <= std_logic_vector(unsigned(p_Val2_51_4_fu_1689_p4) + unsigned(tmp_201_4_fu_1699_p1));
    p_Val2_52_5_72_fu_2930_p3 <= 
        ap_const_lv8_80 when (underflow_5_reg_4049(0) = '1') else 
        p_Val2_52_5_reg_3810;
    p_Val2_52_5_fu_1791_p2 <= std_logic_vector(unsigned(p_Val2_51_5_fu_1770_p4) + unsigned(tmp_201_5_fu_1780_p1));
    p_Val2_52_6_73_fu_2960_p3 <= 
        ap_const_lv8_80 when (underflow_6_reg_4074(0) = '1') else 
        p_Val2_52_6_reg_3847;
    p_Val2_52_6_fu_1872_p2 <= std_logic_vector(unsigned(p_Val2_51_6_fu_1851_p4) + unsigned(tmp_201_6_fu_1861_p1));
    p_Val2_52_7_74_fu_2990_p3 <= 
        ap_const_lv8_80 when (underflow_7_reg_4099(0) = '1') else 
        p_Val2_52_7_reg_3884;
    p_Val2_52_7_fu_1953_p2 <= std_logic_vector(unsigned(p_Val2_51_7_fu_1932_p4) + unsigned(tmp_201_7_fu_1942_p1));
    p_Val2_52_mux_1_fu_2804_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_1_reg_3954(0) = '1') else 
        p_Val2_52_1_reg_3662;
    p_Val2_52_mux_2_fu_2834_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_2_reg_3979(0) = '1') else 
        p_Val2_52_2_reg_3699;
    p_Val2_52_mux_3_fu_2864_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_3_reg_4004(0) = '1') else 
        p_Val2_52_3_reg_3736;
    p_Val2_52_mux_4_fu_2894_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_4_reg_4029(0) = '1') else 
        p_Val2_52_4_reg_3773;
    p_Val2_52_mux_5_fu_2924_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_5_reg_4054(0) = '1') else 
        p_Val2_52_5_reg_3810;
    p_Val2_52_mux_6_fu_2954_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_6_reg_4079(0) = '1') else 
        p_Val2_52_6_reg_3847;
    p_Val2_52_mux_7_fu_2984_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_7_reg_4104(0) = '1') else 
        p_Val2_52_7_reg_3884;
    p_Val2_52_mux_fu_2774_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_reg_3929(0) = '1') else 
        p_Val2_3_reg_3625;
    p_Val2_s_67_fu_2780_p3 <= 
        ap_const_lv8_80 when (underflow_reg_3924(0) = '1') else 
        p_Val2_3_reg_3625;
    p_Val2_s_fu_1208_p0 <= weight_0_V_load_reg_3448;
    p_Val2_s_fu_1208_p1 <= OP2_V_fu_1205_p1(8 - 1 downto 0);
    p_Val2_s_fu_1208_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_s_fu_1208_p0) * signed(p_Val2_s_fu_1208_p1))), 16));
    p_not_i_i_1_fu_2133_p2 <= (deleted_zeros_1_fu_2103_p3 xor ap_const_lv1_1);
    p_not_i_i_2_fu_2230_p2 <= (deleted_zeros_2_fu_2200_p3 xor ap_const_lv1_1);
    p_not_i_i_3_fu_2327_p2 <= (deleted_zeros_3_fu_2297_p3 xor ap_const_lv1_1);
    p_not_i_i_4_fu_2424_p2 <= (deleted_zeros_4_fu_2394_p3 xor ap_const_lv1_1);
    p_not_i_i_5_fu_2521_p2 <= (deleted_zeros_5_fu_2491_p3 xor ap_const_lv1_1);
    p_not_i_i_6_fu_2618_p2 <= (deleted_zeros_6_fu_2588_p3 xor ap_const_lv1_1);
    p_not_i_i_7_fu_2715_p2 <= (deleted_zeros_7_fu_2685_p3 xor ap_const_lv1_1);
    p_not_i_i_fu_2036_p2 <= (deleted_zeros_fu_2006_p3 xor ap_const_lv1_1);
    p_shl10_cast_fu_1123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_210_fu_1115_p3),8));
    p_shl11_cast_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_211_fu_1127_p3),8));
    p_shl12_cast_fu_1076_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_206_fu_1068_p3),12));
    p_shl13_cast_fu_1088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_207_fu_1080_p3),12));
    p_shl14_cast_fu_3168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_193_fu_3161_p3),12));
    p_shl15_cast_fu_3179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_194_fu_3172_p3),12));
    p_shl16_cast_fu_3111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_188_fu_3103_p3),8));
    p_shl17_cast_fu_3123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_189_fu_3115_p3),8));
    p_shl1_cast_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_186_fu_883_p3),12));
    p_shl2_cast_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_814_p3),8));
    p_shl3_cast_fu_834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_826_p3),8));
    p_shl4_cast_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_202_fu_1006_p3),15));
    p_shl5_cast_fu_1026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_203_fu_1018_p3),15));
    p_shl6_cast_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_198_fu_971_p3),11));
    p_shl7_cast_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_199_fu_983_p3),11));
    p_shl8_cast_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_214_fu_1150_p3),12));
    p_shl9_cast_fu_1170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_215_fu_1162_p3),12));
    p_shl_cast_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_185_fu_872_p3),12));
    this_assign_1_1_fu_2816_p3 <= 
        p_Val2_52_mux_1_fu_2804_p3 when (underflow_not_1_fu_2799_p2(0) = '1') else 
        p_Val2_52_1_68_fu_2810_p3;
    this_assign_1_2_fu_2846_p3 <= 
        p_Val2_52_mux_2_fu_2834_p3 when (underflow_not_2_fu_2829_p2(0) = '1') else 
        p_Val2_52_2_69_fu_2840_p3;
    this_assign_1_3_fu_2876_p3 <= 
        p_Val2_52_mux_3_fu_2864_p3 when (underflow_not_3_fu_2859_p2(0) = '1') else 
        p_Val2_52_3_70_fu_2870_p3;
    this_assign_1_4_fu_2906_p3 <= 
        p_Val2_52_mux_4_fu_2894_p3 when (underflow_not_4_fu_2889_p2(0) = '1') else 
        p_Val2_52_4_71_fu_2900_p3;
    this_assign_1_5_fu_2936_p3 <= 
        p_Val2_52_mux_5_fu_2924_p3 when (underflow_not_5_fu_2919_p2(0) = '1') else 
        p_Val2_52_5_72_fu_2930_p3;
    this_assign_1_6_fu_2966_p3 <= 
        p_Val2_52_mux_6_fu_2954_p3 when (underflow_not_6_fu_2949_p2(0) = '1') else 
        p_Val2_52_6_73_fu_2960_p3;
    this_assign_1_7_fu_2996_p3 <= 
        p_Val2_52_mux_7_fu_2984_p3 when (underflow_not_7_fu_2979_p2(0) = '1') else 
        p_Val2_52_7_74_fu_2990_p3;
    this_assign_1_fu_2786_p3 <= 
        p_Val2_52_mux_fu_2774_p3 when (underflow_not_fu_2769_p2(0) = '1') else 
        p_Val2_s_67_fu_2780_p3;
    tmp10_fu_2885_p2 <= (brmerge40_demorgan_i_4_reg_4019 or tmp_210_4_reg_4014);
    tmp11_demorgan_fu_2548_p2 <= (p_38_i_i_5_fu_2516_p2 or brmerge40_demorgan_i_5_fu_2543_p2);
    tmp11_fu_2554_p2 <= (tmp11_demorgan_fu_2548_p2 xor ap_const_lv1_1);
    tmp12_fu_2915_p2 <= (brmerge40_demorgan_i_5_reg_4044 or tmp_210_5_reg_4039);
    tmp13_demorgan_fu_2645_p2 <= (p_38_i_i_6_fu_2613_p2 or brmerge40_demorgan_i_6_fu_2640_p2);
    tmp13_fu_2651_p2 <= (tmp13_demorgan_fu_2645_p2 xor ap_const_lv1_1);
    tmp14_fu_2945_p2 <= (brmerge40_demorgan_i_6_reg_4069 or tmp_210_6_reg_4064);
    tmp15_demorgan_fu_2742_p2 <= (p_38_i_i_7_fu_2710_p2 or brmerge40_demorgan_i_7_fu_2737_p2);
    tmp15_fu_2748_p2 <= (tmp15_demorgan_fu_2742_p2 xor ap_const_lv1_1);
    tmp16_fu_2975_p2 <= (brmerge40_demorgan_i_7_reg_4094 or tmp_210_7_reg_4089);
    tmp1_demorgan_fu_2063_p2 <= (p_38_i_i_fu_2031_p2 or brmerge40_demorgan_i_fu_2058_p2);
    tmp1_fu_2069_p2 <= (tmp1_demorgan_fu_2063_p2 xor ap_const_lv1_1);
    tmp2_fu_2765_p2 <= (brmerge40_demorgan_i_reg_3919 or tmp_128_reg_3914);
    tmp3_demorgan_fu_2160_p2 <= (p_38_i_i_1_fu_2128_p2 or brmerge40_demorgan_i_1_fu_2155_p2);
    tmp3_fu_2166_p2 <= (tmp3_demorgan_fu_2160_p2 xor ap_const_lv1_1);
    tmp4_fu_2795_p2 <= (brmerge40_demorgan_i_1_reg_3944 or tmp_210_1_reg_3939);
    tmp5_demorgan_fu_2257_p2 <= (p_38_i_i_2_fu_2225_p2 or brmerge40_demorgan_i_2_fu_2252_p2);
    tmp5_fu_2263_p2 <= (tmp5_demorgan_fu_2257_p2 xor ap_const_lv1_1);
    tmp6_fu_2825_p2 <= (brmerge40_demorgan_i_2_reg_3969 or tmp_210_2_reg_3964);
    tmp7_demorgan_fu_2354_p2 <= (p_38_i_i_3_fu_2322_p2 or brmerge40_demorgan_i_3_fu_2349_p2);
    tmp7_fu_2360_p2 <= (tmp7_demorgan_fu_2354_p2 xor ap_const_lv1_1);
    tmp8_fu_2855_p2 <= (brmerge40_demorgan_i_3_reg_3994 or tmp_210_3_reg_3989);
    tmp9_demorgan_fu_2451_p2 <= (p_38_i_i_4_fu_2419_p2 or brmerge40_demorgan_i_4_fu_2446_p2);
    tmp9_fu_2457_p2 <= (tmp9_demorgan_fu_2451_p2 xor ap_const_lv1_1);
    tmp_116_cast_fu_900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter1_w_mid2_reg_3259),12));
    tmp_118_cast_fu_3189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp1_iter1_w6_mid2_reg_4129),12));
    tmp_121_cast1_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_620),12));
    tmp_121_cast_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_620),15));
    tmp_122_cast_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_632),12));
    tmp_123_fu_1341_p3 <= (ShuffleConvs_2_Downs_39_reg_3498 & ap_const_lv6_0);
    tmp_124_fu_1375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_219_reg_3503),8));
    tmp_125_fu_1400_p2 <= (tmp_221_fu_1392_p3 xor ap_const_lv1_1);
    tmp_127_fu_2013_p2 <= (tmp_222_fu_1989_p3 xor ap_const_lv1_1);
    tmp_128_fu_2047_p2 <= (tmp_218_reg_3618 xor ap_const_lv1_1);
    tmp_133_mid2_cast_fu_857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_133_mid2_fu_850_p3),8));
    tmp_133_mid2_fu_850_p3 <= 
        h_8_fu_844_p2 when (exitcond5_mid_reg_3254(0) = '1') else 
        h_mid_fu_781_p3;
    tmp_136_mid2_cast_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_136_mid2_fu_3139_p3),8));
    tmp_136_mid2_fu_3139_p3 <= 
        h_9_fu_3133_p2 when (exitcond_mid_reg_4124(0) = '1') else 
        h5_mid_fu_3075_p3;
        tmp_176_cast_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_123_fu_1341_p3),16));

    tmp_179_fu_838_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_834_p1) + unsigned(p_shl2_cast_fu_822_p1));
    tmp_180_fu_747_p2 <= (exitcond5_mid_fu_741_p2 or exitcond_flatten_fu_723_p2);
    tmp_181_fu_861_p2 <= std_logic_vector(unsigned(tmp_179_fu_838_p2) + unsigned(tmp_133_mid2_cast_fu_857_p1));
    tmp_182_fu_894_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_890_p1) + unsigned(p_shl_cast_fu_879_p1));
    tmp_183_fu_903_p2 <= std_logic_vector(unsigned(tmp_182_fu_894_p2) + unsigned(tmp_116_cast_fu_900_p1));
    tmp_184_fu_800_p1 <= tmp_mid2_v_fu_788_p3(3 - 1 downto 0);
    tmp_185_fu_872_p3 <= (tmp_181_reg_3284 & ap_const_lv3_0);
    tmp_186_fu_883_p3 <= (tmp_181_reg_3284 & ap_const_lv1_0);
    tmp_187_fu_3089_p1 <= arrayNo_mid2_v_fu_3082_p3(3 - 1 downto 0);
    tmp_188_fu_3103_p3 <= (newIndex3_mid2_v_fu_3093_p4 & ap_const_lv3_0);
    tmp_189_fu_3115_p3 <= (newIndex3_mid2_v_fu_3093_p4 & ap_const_lv1_0);
    tmp_190_fu_3127_p2 <= std_logic_vector(unsigned(p_shl17_cast_fu_3123_p1) + unsigned(p_shl16_cast_fu_3111_p1));
    tmp_191_fu_3041_p2 <= (exitcond_mid_fu_3035_p2 or exitcond_flatten2_fu_3017_p2);
    tmp_192_fu_3150_p2 <= std_logic_vector(unsigned(tmp_190_fu_3127_p2) + unsigned(tmp_136_mid2_cast_fu_3146_p1));
    tmp_193_fu_3161_p3 <= (tmp_192_reg_4155 & ap_const_lv3_0);
    tmp_194_fu_3172_p3 <= (tmp_192_reg_4155 & ap_const_lv1_0);
    tmp_195_fu_3183_p2 <= std_logic_vector(unsigned(p_shl15_cast_fu_3179_p1) + unsigned(p_shl14_cast_fu_3168_p1));
    tmp_196_fu_3192_p2 <= std_logic_vector(unsigned(tmp_195_fu_3183_p2) + unsigned(tmp_118_cast_fu_3189_p1));
        tmp_197_1_cast_fu_1429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_1_fu_1422_p3),16));

    tmp_197_1_fu_1422_p3 <= (ShuffleConvs_2_Downs_40_reg_3513 & ap_const_lv6_0);
        tmp_197_2_cast_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_2_fu_1503_p3),16));

    tmp_197_2_fu_1503_p3 <= (ShuffleConvs_2_Downs_41_reg_3528 & ap_const_lv6_0);
        tmp_197_3_cast_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_3_fu_1584_p3),16));

    tmp_197_3_fu_1584_p3 <= (ShuffleConvs_2_Downs_42_reg_3543 & ap_const_lv6_0);
        tmp_197_4_cast_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_4_fu_1665_p3),16));

    tmp_197_4_fu_1665_p3 <= (ShuffleConvs_2_Downs_43_reg_3558 & ap_const_lv6_0);
        tmp_197_5_cast_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_5_fu_1746_p3),16));

    tmp_197_5_fu_1746_p3 <= (ShuffleConvs_2_Downs_44_reg_3573 & ap_const_lv6_0);
        tmp_197_6_cast_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_6_fu_1827_p3),16));

    tmp_197_6_fu_1827_p3 <= (ShuffleConvs_2_Downs_45_reg_3588 & ap_const_lv6_0);
        tmp_197_7_cast_fu_1915_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_197_7_fu_1908_p3),16));

    tmp_197_7_fu_1908_p3 <= (ShuffleConvs_2_Downs_46_reg_3603 & ap_const_lv6_0);
    tmp_197_fu_3231_p3 <= tmp_119_fu_3210_p10(7 downto 7);
    tmp_198_fu_971_p3 <= (ci_reg_632 & ap_const_lv3_0);
    tmp_199_fu_983_p3 <= (ci_reg_632 & ap_const_lv1_0);
    tmp_200_fu_995_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_979_p1) + unsigned(p_shl7_cast_fu_991_p1));
    tmp_201_1_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_224_reg_3518),8));
    tmp_201_2_fu_1537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_229_reg_3533),8));
    tmp_201_3_fu_1618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_234_reg_3548),8));
    tmp_201_4_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_239_reg_3563),8));
    tmp_201_5_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_244_reg_3578),8));
    tmp_201_6_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_249_reg_3593),8));
    tmp_201_7_fu_1942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_254_reg_3608),8));
    tmp_201_fu_1001_p2 <= std_logic_vector(unsigned(tmp_cast_reg_3309) + unsigned(tmp_200_fu_995_p2));
    tmp_202_fu_1006_p3 <= (tmp_201_fu_1001_p2 & ap_const_lv3_0);
    tmp_203_cast_fu_909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_183_fu_903_p2),64));
    tmp_203_fu_1018_p3 <= (tmp_201_fu_1001_p2 & ap_const_lv1_0);
    tmp_204_fu_1030_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_1014_p1) + unsigned(p_shl5_cast_fu_1026_p1));
    tmp_205_1_fu_1481_p2 <= (tmp_226_fu_1473_p3 xor ap_const_lv1_1);
    tmp_205_2_fu_1562_p2 <= (tmp_231_fu_1554_p3 xor ap_const_lv1_1);
    tmp_205_3_fu_1643_p2 <= (tmp_236_fu_1635_p3 xor ap_const_lv1_1);
    tmp_205_4_fu_1724_p2 <= (tmp_241_fu_1716_p3 xor ap_const_lv1_1);
    tmp_205_5_fu_1805_p2 <= (tmp_246_fu_1797_p3 xor ap_const_lv1_1);
    tmp_205_6_fu_1886_p2 <= (tmp_251_fu_1878_p3 xor ap_const_lv1_1);
    tmp_205_7_fu_1967_p2 <= (tmp_256_fu_1959_p3 xor ap_const_lv1_1);
    tmp_205_fu_1036_p2 <= std_logic_vector(unsigned(tmp_121_cast_reg_3322) + unsigned(tmp_204_fu_1030_p2));
    tmp_206_fu_1068_p3 <= (newIndex4_fu_1058_p4 & ap_const_lv7_0);
    tmp_207_fu_1080_p3 <= (newIndex4_fu_1058_p4 & ap_const_lv5_0);
    tmp_208_1_fu_2110_p2 <= (tmp_227_fu_2086_p3 xor ap_const_lv1_1);
    tmp_208_2_fu_2207_p2 <= (tmp_232_fu_2183_p3 xor ap_const_lv1_1);
    tmp_208_3_fu_2304_p2 <= (tmp_237_fu_2280_p3 xor ap_const_lv1_1);
    tmp_208_4_fu_2401_p2 <= (tmp_242_fu_2377_p3 xor ap_const_lv1_1);
    tmp_208_5_fu_2498_p2 <= (tmp_247_fu_2474_p3 xor ap_const_lv1_1);
    tmp_208_6_fu_2595_p2 <= (tmp_252_fu_2571_p3 xor ap_const_lv1_1);
    tmp_208_7_fu_2692_p2 <= (tmp_257_fu_2668_p3 xor ap_const_lv1_1);
    tmp_208_fu_1092_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1076_p1) - unsigned(p_shl13_cast_fu_1088_p1));
    tmp_209_fu_1098_p2 <= std_logic_vector(unsigned(tmp_122_cast_reg_3340) + unsigned(tmp_208_fu_1092_p2));
    tmp_210_1_fu_2144_p2 <= (tmp_223_reg_3655 xor ap_const_lv1_1);
    tmp_210_2_fu_2241_p2 <= (tmp_228_reg_3692 xor ap_const_lv1_1);
    tmp_210_3_fu_2338_p2 <= (tmp_233_reg_3729 xor ap_const_lv1_1);
    tmp_210_4_fu_2435_p2 <= (tmp_238_reg_3766 xor ap_const_lv1_1);
    tmp_210_5_fu_2532_p2 <= (tmp_243_reg_3803 xor ap_const_lv1_1);
    tmp_210_6_fu_2629_p2 <= (tmp_248_reg_3840 xor ap_const_lv1_1);
    tmp_210_7_fu_2726_p2 <= (tmp_253_reg_3877 xor ap_const_lv1_1);
    tmp_210_fu_1115_p3 <= (newIndex4_fu_1058_p4 & ap_const_lv3_0);
    tmp_211_fu_1127_p3 <= (newIndex4_fu_1058_p4 & ap_const_lv1_0);
    tmp_212_cast_fu_3198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_196_fu_3192_p2),64));
    tmp_212_fu_1139_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_1123_p1) + unsigned(p_shl11_cast_fu_1135_p1));
    tmp_213_fu_1145_p2 <= std_logic_vector(unsigned(tmp_cast1_reg_3304) + unsigned(tmp_212_fu_1139_p2));
    tmp_214_fu_1150_p3 <= (tmp_213_fu_1145_p2 & ap_const_lv3_0);
    tmp_215_fu_1162_p3 <= (tmp_213_fu_1145_p2 & ap_const_lv1_0);
    tmp_216_fu_1174_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_1158_p1) + unsigned(p_shl9_cast_fu_1170_p1));
    tmp_217_fu_1180_p2 <= std_logic_vector(unsigned(tmp_121_cast1_reg_3317) + unsigned(tmp_216_fu_1174_p2));
    tmp_220_cast_fu_1041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_205_fu_1036_p2),64));
    tmp_220_fu_1378_p3 <= p_Val2_1_fu_1352_p2(13 downto 13);
    tmp_221_fu_1392_p3 <= p_Val2_3_fu_1386_p2(7 downto 7);
    tmp_222_fu_1989_p3 <= p_Val2_1_reg_3613(14 downto 14);
        tmp_224_cast_fu_1103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_209_fu_1098_p2),64));

    tmp_225_fu_1459_p3 <= p_Val2_50_1_fu_1433_p2(13 downto 13);
    tmp_226_fu_1473_p3 <= p_Val2_52_1_fu_1467_p2(7 downto 7);
    tmp_227_fu_2086_p3 <= p_Val2_50_1_reg_3650(14 downto 14);
    tmp_230_fu_1540_p3 <= p_Val2_50_2_fu_1514_p2(13 downto 13);
    tmp_231_fu_1554_p3 <= p_Val2_52_2_fu_1548_p2(7 downto 7);
    tmp_232_cast_fu_1191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_217_reg_3398),64));
    tmp_232_fu_2183_p3 <= p_Val2_50_2_reg_3687(14 downto 14);
    tmp_235_fu_1621_p3 <= p_Val2_50_3_fu_1595_p2(13 downto 13);
    tmp_236_fu_1635_p3 <= p_Val2_52_3_fu_1629_p2(7 downto 7);
    tmp_237_fu_2280_p3 <= p_Val2_50_3_reg_3724(14 downto 14);
    tmp_240_fu_1702_p3 <= p_Val2_50_4_fu_1676_p2(13 downto 13);
    tmp_241_fu_1716_p3 <= p_Val2_52_4_fu_1710_p2(7 downto 7);
    tmp_242_fu_2377_p3 <= p_Val2_50_4_reg_3761(14 downto 14);
    tmp_245_fu_1783_p3 <= p_Val2_50_5_fu_1757_p2(13 downto 13);
    tmp_246_fu_1797_p3 <= p_Val2_52_5_fu_1791_p2(7 downto 7);
    tmp_247_fu_2474_p3 <= p_Val2_50_5_reg_3798(14 downto 14);
    tmp_250_fu_1864_p3 <= p_Val2_50_6_fu_1838_p2(13 downto 13);
    tmp_251_fu_1878_p3 <= p_Val2_52_6_fu_1872_p2(7 downto 7);
    tmp_252_fu_2571_p3 <= p_Val2_50_6_reg_3835(14 downto 14);
    tmp_255_fu_1945_p3 <= p_Val2_50_7_fu_1919_p2(13 downto 13);
    tmp_256_fu_1959_p3 <= p_Val2_52_7_fu_1953_p2(7 downto 7);
    tmp_257_fu_2668_p3 <= p_Val2_50_7_reg_3872(14 downto 14);
    tmp_cast1_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_608),8));
    tmp_cast_fu_931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_608),11));
    tmp_fu_814_p3 <= (newIndex1_mid2_v_fu_804_p4 & ap_const_lv3_0);
    tmp_mid2_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_mid2_v_fu_788_p3),64));
    tmp_mid2_v_fu_788_p3 <= 
        co_7_fu_775_p2 when (exitcond_flatten_reg_3248(0) = '1') else 
        co_phi_fu_566_p4;
    tmp_s_fu_826_p3 <= (newIndex1_mid2_v_fu_804_p4 & ap_const_lv1_0);
    underflow_1_fu_2172_p2 <= (tmp_223_reg_3655 and tmp3_fu_2166_p2);
    underflow_2_fu_2269_p2 <= (tmp_228_reg_3692 and tmp5_fu_2263_p2);
    underflow_3_fu_2366_p2 <= (tmp_233_reg_3729 and tmp7_fu_2360_p2);
    underflow_4_fu_2463_p2 <= (tmp_238_reg_3766 and tmp9_fu_2457_p2);
    underflow_5_fu_2560_p2 <= (tmp_243_reg_3803 and tmp11_fu_2554_p2);
    underflow_6_fu_2657_p2 <= (tmp_248_reg_3840 and tmp13_fu_2651_p2);
    underflow_7_fu_2754_p2 <= (tmp_253_reg_3877 and tmp15_fu_2748_p2);
    underflow_fu_2075_p2 <= (tmp_218_reg_3618 and tmp1_fu_2069_p2);
    underflow_not_1_fu_2799_p2 <= (tmp4_fu_2795_p2 or p_38_i_i_1_reg_3934);
    underflow_not_2_fu_2829_p2 <= (tmp6_fu_2825_p2 or p_38_i_i_2_reg_3959);
    underflow_not_3_fu_2859_p2 <= (tmp8_fu_2855_p2 or p_38_i_i_3_reg_3984);
    underflow_not_4_fu_2889_p2 <= (tmp10_fu_2885_p2 or p_38_i_i_4_reg_4009);
    underflow_not_5_fu_2919_p2 <= (tmp12_fu_2915_p2 or p_38_i_i_5_reg_4034);
    underflow_not_6_fu_2949_p2 <= (tmp14_fu_2945_p2 or p_38_i_i_6_reg_4059);
    underflow_not_7_fu_2979_p2 <= (tmp16_fu_2975_p2 or p_38_i_i_7_reg_4084);
    underflow_not_fu_2769_p2 <= (tmp2_fu_2765_p2 or p_38_i_i_reg_3909);
    w6_mid2_fu_3047_p3 <= 
        ap_const_lv4_1 when (tmp_191_fu_3041_p2(0) = '1') else 
        w6_phi_fu_704_p4;

    w6_phi_fu_704_p4_assign_proc : process(w6_reg_700, exitcond_flatten3_reg_4109, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, w_9_fu_3156_p2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten3_reg_4109) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            w6_phi_fu_704_p4 <= w_9_fu_3156_p2;
        else 
            w6_phi_fu_704_p4 <= w6_reg_700;
        end if; 
    end process;

    w_7_fu_867_p2 <= std_logic_vector(unsigned(w_mid2_reg_3259) + unsigned(ap_const_lv4_1));
    w_8_fu_1046_p2 <= std_logic_vector(unsigned(w2_reg_620) + unsigned(ap_const_lv4_1));
    w_9_fu_3156_p2 <= std_logic_vector(unsigned(w6_mid2_reg_4129) + unsigned(ap_const_lv4_1));
    w_mid2_fu_753_p3 <= 
        ap_const_lv4_1 when (tmp_180_fu_747_p2(0) = '1') else 
        w_phi_fu_601_p4;

    w_phi_fu_601_p4_assign_proc : process(w_reg_597, exitcond_flatten1_reg_3239, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, w_7_fu_867_p2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten1_reg_3239 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            w_phi_fu_601_p4 <= w_7_fu_867_p2;
        else 
            w_phi_fu_601_p4 <= w_reg_597;
        end if; 
    end process;

    weight_0_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_0_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_0_V_ce0 <= ap_const_logic_1;
        else 
            weight_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_1_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_1_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_1_V_ce0 <= ap_const_logic_1;
        else 
            weight_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_2_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_2_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_2_V_ce0 <= ap_const_logic_1;
        else 
            weight_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_3_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_3_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_3_V_ce0 <= ap_const_logic_1;
        else 
            weight_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_4_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_4_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_4_V_ce0 <= ap_const_logic_1;
        else 
            weight_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_5_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_5_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_5_V_ce0 <= ap_const_logic_1;
        else 
            weight_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_6_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_6_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_6_V_ce0 <= ap_const_logic_1;
        else 
            weight_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_7_V_address0 <= tmp_224_cast_fu_1103_p1(11 - 1 downto 0);

    weight_7_V_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            weight_7_V_ce0 <= ap_const_logic_1;
        else 
            weight_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
