v 4
file "/home/trisset/technical/syfala-project/testbenches/faust_v6-testbench/" "./test_bench_I2S_emul_faust.vhd" "5455ef6398476313061fa75e8d0df94738fe0f03" "20220315090729.720":
  entity test_bench_i2s_emul_faust at 12( 457) + 0 on 15;
  architecture logic of test_bench_i2s_emul_faust at 22( 623) + 0 on 16;
file "/home/trisset/technical/syfala-project/testbenches/faust_v6-testbench/" "i2s_transceiver.vhd" "8069aa5da9802b3ed0d88fc6747ea2dded49db7c" "20220315090729.716":
  entity i2s_transceiver at 50( 2402) + 0 on 13;
  architecture logic of i2s_transceiver at 81( 4155) + 0 on 14;
file "/home/trisset/technical/syfala-project/testbenches/faust_v6-testbench/" "emul_faust.vhd" "040e87b985b049c7caac3e4472cdbc0ba2f52aa2" "20220315090729.713":
  entity emul_faust at 1( 0) + 0 on 11;
  architecture logic of emul_faust at 24( 647) + 0 on 12;
