Analysis & Synthesis report for top
Mon May 06 09:16:46 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|main:main_inst|cur_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 13. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 14. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 15. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 16. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 17. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 18. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 19. Source assignments for main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated
 20. Parameter Settings for User Entity Instance: main:main_inst
 21. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT1
 22. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT2
 24. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT3
 26. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT4
 28. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT5
 30. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT6
 32. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT7
 34. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT8
 36. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT8"
 39. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT7"
 40. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT6"
 41. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT5"
 42. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT4"
 43. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT3"
 44. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT2"
 45. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT1"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 06 09:16:46 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 73                                          ;
;     Total combinational functions  ; 73                                          ;
;     Dedicated logic registers      ; 57                                          ;
; Total registers                    ; 57                                          ;
; Total pins                         ; 0                                           ;
; Total virtual pins                 ; 36                                          ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../DCT.v                         ; yes             ; User Verilog HDL File        ; C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v                                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_b1f2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 73    ;
;                                             ;       ;
; Total combinational functions               ; 73    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 18    ;
;     -- 3 input functions                    ; 10    ;
;     -- <=2 input functions                  ; 45    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 42    ;
;     -- arithmetic mode                      ; 31    ;
;                                             ;       ;
; Total registers                             ; 57    ;
;     -- Dedicated logic registers            ; 57    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; Virtual pins                                ; 36    ;
; I/O pins                                    ; 0     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 57    ;
; Total fan-out                               ; 379   ;
; Average fan-out                             ; 2.28  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 73 (0)              ; 57 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 36           ; |top                ; top         ; work         ;
;    |main:main_inst|        ; 73 (73)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|main:main_inst ; main        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|main:main_inst|cur_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+-----------------------------------+-------------------+
; Name                                                                           ; cur_state.LEGUP_F_main_BB_for_end9_11 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_10 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_9 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_8 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_7 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_6 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_5 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_4 ; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_3 ; cur_state.LEGUP_pipeline_wait_loop_2 ; cur_state.LEGUP_F_main_BB_entry_1 ; cur_state.LEGUP_0 ;
+--------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+-----------------------------------+-------------------+
; cur_state.LEGUP_0                                                              ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 0                 ;
; cur_state.LEGUP_F_main_BB_entry_1                                              ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 1                                 ; 1                 ;
; cur_state.LEGUP_pipeline_wait_loop_2                                           ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 1                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_3                      ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 1                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_4                      ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 1                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_5                      ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 1                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_6                      ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 1                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_7                      ; 0                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 1                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_8                                ; 0                                     ; 0                                                                              ; 0                                                                             ; 1                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_9  ; 0                                     ; 0                                                                              ; 1                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_10 ; 0                                     ; 1                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_end9_11                                          ; 1                                     ; 0                                                                              ; 0                                                                             ; 0                                               ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                                         ; 0                                    ; 0                                 ; 1                 ;
+--------------------------------------------------------------------------------+---------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------------------------------+-----------------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+---------------------------------------------------------------+----------------------------------------+
; Register name                                                 ; Reason for Removal                     ;
+---------------------------------------------------------------+----------------------------------------+
; main:main_inst|main_entry_0_reg[2]                            ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_entry_1_reg[2]                            ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_entry_2_reg[2]                            ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_4_reg[2]    ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_5_reg[2]    ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_6_reg[2]    ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_8_reg[2]    ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_11_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_12_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_13_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_14_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_15_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_17_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_18_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_19_reg[2]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_20_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_22_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_24_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_25_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_26_reg[2]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_27_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_29_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_30_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_32_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_33_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_34_reg[2]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_36_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_37_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_39_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_40_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_41_reg[2]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_43_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_44_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_46_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_47_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_48_reg[2]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_50_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_51_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_53_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_54_reg[2]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_entry_0_reg[4]                            ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_entry_0_reg[3]                            ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_entry_1_reg[3,4]                          ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_entry_2_reg[3,4]                          ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_4_reg[3,4]  ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_5_reg[4]    ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_5_reg[3]    ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_6_reg[4]    ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_6_reg[3]    ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_8_reg[4]    ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_8_reg[3]    ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_11_reg[3,4] ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_12_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_12_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_13_reg[4]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_13_reg[3]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_14_reg[3,4] ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_15_reg[4]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_15_reg[3]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_17_reg[3,4] ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_18_reg[3,4] ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_19_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_19_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_20_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_20_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_22_reg[4]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_22_reg[3]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_24_reg[3,4] ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_25_reg[3,4] ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_26_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_26_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_27_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_27_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_29_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_29_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_30_reg[3,4] ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_32_reg[3,4] ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_33_reg[4]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_33_reg[3]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_34_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_34_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_36_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_36_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_37_reg[3,4] ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_39_reg[3,4] ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_40_reg[4]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_40_reg[3]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_41_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_41_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_43_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_43_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_44_reg[3,4] ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_46_reg[3,4] ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_47_reg[4]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_47_reg[3]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_48_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_48_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_50_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_50_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_51_reg[3,4] ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_53_reg[3,4] ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_54_reg[4]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_54_reg[3]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_55_reg[4]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_55_reg[3]   ; Stuck at GND due to stuck port data_in ;
; main:main_inst|main_for_cond2_preheader_preheader_55_reg[2]   ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|loop_II_counter                                ; Stuck at VCC due to stuck port data_in ;
; main:main_inst|return_val[0..31]                              ; Stuck at GND due to stuck port data_in ;
; main:main_inst|cur_state~2                                    ; Lost fanout                            ;
; main:main_inst|cur_state~3                                    ; Lost fanout                            ;
; main:main_inst|cur_state~4                                    ; Lost fanout                            ;
; main:main_inst|cur_state~5                                    ; Lost fanout                            ;
; Total Number of Removed Registers = 160                       ;                                        ;
+---------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 57    ;
; Number of registers using Synchronous Clear  ; 34    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|main:main_inst|main_for_cond2_preheader_65_reg[3] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|main:main_inst|loop_inductionVar_stage0[15]       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|main:main_inst|cur_state                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst                                    ;
+----------------------------------------------------------------------+-------+-----------------+
; Parameter Name                                                       ; Value ; Type            ;
+----------------------------------------------------------------------+-------+-----------------+
; LEGUP_0                                                              ; 0000  ; Unsigned Binary ;
; LEGUP_F_main_BB_entry_1                                              ; 0001  ; Unsigned Binary ;
; LEGUP_pipeline_wait_loop_2                                           ; 0010  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_preheader_3                      ; 0011  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_preheader_4                      ; 0100  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_preheader_5                      ; 0101  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_preheader_6                      ; 0110  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_preheader_7                      ; 0111  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_8                                ; 1000  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_9  ; 1001  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_10 ; 1010  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_end9_11                                          ; 1011  ; Unsigned Binary ;
+----------------------------------------------------------------------+-------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT1 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT2 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT3 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT4 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT5 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT6 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT7 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT8 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                  ;
; widthad_a      ; 3      ; Signed Integer                                                  ;
; numwords_a     ; 7      ; Signed Integer                                                  ;
; width_b        ; 32     ; Signed Integer                                                  ;
; widthad_b      ; 3      ; Signed Integer                                                  ;
; numwords_b     ; 7      ; Signed Integer                                                  ;
; latency        ; 1      ; Signed Integer                                                  ;
; init_file      ; UNUSED ; String                                                          ;
; width_be_a     ; 4      ; Signed Integer                                                  ;
; width_be_b     ; 4      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                ;
; NUMWORDS_B                         ; 7                    ; Signed Integer                                                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_b1f2      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Name                                      ; Value                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                            ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                           ;
;     -- NUMWORDS_A                         ; 7                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                 ;
;     -- WIDTH_B                            ; 32                                                                           ;
;     -- NUMWORDS_B                         ; 7                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT8"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT7"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_a[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT6"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_a[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT5"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_a[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT4"                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clken         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_a[31..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; byteena_b     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT3"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT2"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_entry_DCT1"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_b[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b[2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_b[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 57                          ;
;     ENA               ; 8                           ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 2                           ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 74                          ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 43                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 06 09:16:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file /legup-7.0/workspace/dct/hardware/dct.v
    Info (12023): Found entity 1: top File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 14
    Info (12023): Found entity 2: main File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 81
    Info (12023): Found entity 3: ram_dual_port File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1868
    Info (12023): Found entity 4: main_tb File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1972
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DCT.v(33): object "main_inst_finish_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at DCT.v(34): object "main_inst_return_val_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 34
Info (12128): Elaborating entity "main" for hierarchy "main:main_inst" File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at DCT.v(209): object "main_for_cond2_preheader_57_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 209
Warning (10036): Verilog HDL or VHDL warning at DCT.v(211): object "main_for_cond2_preheader_58_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at DCT.v(213): object "main_for_cond2_preheader_59_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 213
Warning (10036): Verilog HDL or VHDL warning at DCT.v(215): object "main_for_cond2_preheader_60_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at DCT.v(217): object "main_for_cond2_preheader_61_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at DCT.v(219): object "main_for_cond2_preheader_62_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 219
Warning (10036): Verilog HDL or VHDL warning at DCT.v(221): object "main_for_cond2_preheader_63_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 221
Warning (10036): Verilog HDL or VHDL warning at DCT.v(223): object "main_for_cond2_preheader_64_reg" assigned a value but never read File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 223
Warning (10230): Verilog HDL assignment warning at DCT.v(1021): truncated value with size 32 to match size of target (4) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1021
Warning (10230): Verilog HDL assignment warning at DCT.v(1024): truncated value with size 5 to match size of target (4) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1024
Warning (10230): Verilog HDL assignment warning at DCT.v(1063): truncated value with size 32 to match size of target (5) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1063
Warning (10230): Verilog HDL assignment warning at DCT.v(1095): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1095
Warning (10230): Verilog HDL assignment warning at DCT.v(1097): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1097
Warning (10230): Verilog HDL assignment warning at DCT.v(1100): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1100
Warning (10230): Verilog HDL assignment warning at DCT.v(1103): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1103
Warning (10230): Verilog HDL assignment warning at DCT.v(1106): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1106
Warning (10230): Verilog HDL assignment warning at DCT.v(1140): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1140
Warning (10230): Verilog HDL assignment warning at DCT.v(1142): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1142
Warning (10230): Verilog HDL assignment warning at DCT.v(1145): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1145
Warning (10230): Verilog HDL assignment warning at DCT.v(1148): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1148
Warning (10230): Verilog HDL assignment warning at DCT.v(1151): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1151
Warning (10230): Verilog HDL assignment warning at DCT.v(1179): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1179
Warning (10230): Verilog HDL assignment warning at DCT.v(1181): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1181
Warning (10230): Verilog HDL assignment warning at DCT.v(1184): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1184
Warning (10230): Verilog HDL assignment warning at DCT.v(1187): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1187
Warning (10230): Verilog HDL assignment warning at DCT.v(1190): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1190
Warning (10230): Verilog HDL assignment warning at DCT.v(1224): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1224
Warning (10230): Verilog HDL assignment warning at DCT.v(1226): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1226
Warning (10230): Verilog HDL assignment warning at DCT.v(1229): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1229
Warning (10230): Verilog HDL assignment warning at DCT.v(1232): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1232
Warning (10230): Verilog HDL assignment warning at DCT.v(1235): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1235
Warning (10230): Verilog HDL assignment warning at DCT.v(1263): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1263
Warning (10230): Verilog HDL assignment warning at DCT.v(1265): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1265
Warning (10230): Verilog HDL assignment warning at DCT.v(1268): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1268
Warning (10230): Verilog HDL assignment warning at DCT.v(1271): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1271
Warning (10230): Verilog HDL assignment warning at DCT.v(1274): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1274
Warning (10230): Verilog HDL assignment warning at DCT.v(1308): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1308
Warning (10230): Verilog HDL assignment warning at DCT.v(1310): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1310
Warning (10230): Verilog HDL assignment warning at DCT.v(1313): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1313
Warning (10230): Verilog HDL assignment warning at DCT.v(1316): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1316
Warning (10230): Verilog HDL assignment warning at DCT.v(1319): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1319
Warning (10230): Verilog HDL assignment warning at DCT.v(1347): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1347
Warning (10230): Verilog HDL assignment warning at DCT.v(1349): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1349
Warning (10230): Verilog HDL assignment warning at DCT.v(1352): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1352
Warning (10230): Verilog HDL assignment warning at DCT.v(1355): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1355
Warning (10230): Verilog HDL assignment warning at DCT.v(1358): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1358
Warning (10230): Verilog HDL assignment warning at DCT.v(1392): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1392
Warning (10230): Verilog HDL assignment warning at DCT.v(1394): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1394
Warning (10230): Verilog HDL assignment warning at DCT.v(1397): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1397
Warning (10230): Verilog HDL assignment warning at DCT.v(1400): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1400
Warning (10230): Verilog HDL assignment warning at DCT.v(1403): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1403
Warning (10230): Verilog HDL assignment warning at DCT.v(1431): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1431
Warning (10230): Verilog HDL assignment warning at DCT.v(1433): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1433
Warning (10230): Verilog HDL assignment warning at DCT.v(1436): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1436
Warning (10230): Verilog HDL assignment warning at DCT.v(1439): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1439
Warning (10230): Verilog HDL assignment warning at DCT.v(1442): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1442
Warning (10230): Verilog HDL assignment warning at DCT.v(1476): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1476
Warning (10230): Verilog HDL assignment warning at DCT.v(1478): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1478
Warning (10230): Verilog HDL assignment warning at DCT.v(1481): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1481
Warning (10230): Verilog HDL assignment warning at DCT.v(1484): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1484
Warning (10230): Verilog HDL assignment warning at DCT.v(1487): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1487
Warning (10230): Verilog HDL assignment warning at DCT.v(1515): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1515
Warning (10230): Verilog HDL assignment warning at DCT.v(1517): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1517
Warning (10230): Verilog HDL assignment warning at DCT.v(1520): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1520
Warning (10230): Verilog HDL assignment warning at DCT.v(1523): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1523
Warning (10230): Verilog HDL assignment warning at DCT.v(1526): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1526
Warning (10230): Verilog HDL assignment warning at DCT.v(1560): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1560
Warning (10230): Verilog HDL assignment warning at DCT.v(1562): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1562
Warning (10230): Verilog HDL assignment warning at DCT.v(1565): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1565
Warning (10230): Verilog HDL assignment warning at DCT.v(1568): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1568
Warning (10230): Verilog HDL assignment warning at DCT.v(1571): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1571
Warning (10230): Verilog HDL assignment warning at DCT.v(1599): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1599
Warning (10230): Verilog HDL assignment warning at DCT.v(1601): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1601
Warning (10230): Verilog HDL assignment warning at DCT.v(1604): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1604
Warning (10230): Verilog HDL assignment warning at DCT.v(1607): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1607
Warning (10230): Verilog HDL assignment warning at DCT.v(1610): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1610
Warning (10230): Verilog HDL assignment warning at DCT.v(1644): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1644
Warning (10230): Verilog HDL assignment warning at DCT.v(1646): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1646
Warning (10230): Verilog HDL assignment warning at DCT.v(1649): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1649
Warning (10230): Verilog HDL assignment warning at DCT.v(1652): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1652
Warning (10230): Verilog HDL assignment warning at DCT.v(1655): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1655
Warning (10230): Verilog HDL assignment warning at DCT.v(1683): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1683
Warning (10230): Verilog HDL assignment warning at DCT.v(1685): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1685
Warning (10230): Verilog HDL assignment warning at DCT.v(1688): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1688
Warning (10230): Verilog HDL assignment warning at DCT.v(1691): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1691
Warning (10230): Verilog HDL assignment warning at DCT.v(1694): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1694
Warning (10230): Verilog HDL assignment warning at DCT.v(1728): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1728
Warning (10230): Verilog HDL assignment warning at DCT.v(1730): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1730
Warning (10230): Verilog HDL assignment warning at DCT.v(1733): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1733
Warning (10230): Verilog HDL assignment warning at DCT.v(1736): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1736
Warning (10230): Verilog HDL assignment warning at DCT.v(1739): truncated value with size 32 to match size of target (3) File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1739
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:main_entry_DCT1" File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 340
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component" File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1935
Info (12130): Elaborated megafunction instantiation "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component" File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1935
Info (12133): Instantiated megafunction "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component" with the following parameter: File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 1935
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CycloneIV"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "numwords_b" = "7"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b1f2.tdf
    Info (12023): Found entity 1: altsyncram_b1f2 File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b1f2" for hierarchy "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 34
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT8|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT7|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT6|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT5|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT4|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT3|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT2|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[0]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 45
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[1]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 83
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[2]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 121
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[3]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 159
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[4]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 197
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[5]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 235
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[6]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 273
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[7]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 311
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[8]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 349
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[9]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 387
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[10]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 425
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[11]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 463
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[12]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 501
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[13]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 539
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[14]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 577
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[15]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 615
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[16]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 653
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[17]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 691
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[18]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 729
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[19]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 767
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[20]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 805
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[21]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 843
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[22]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 881
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[23]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 919
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[24]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 957
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[25]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 995
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[26]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1033
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[27]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1071
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[28]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1109
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[29]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1147
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[30]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1185
        Warning (14320): Synthesized away node "main:main_inst|ram_dual_port:main_entry_DCT1|altsyncram:altsyncram_component|altsyncram_b1f2:auto_generated|q_a[31]" File: C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/db/altsyncram_b1f2.tdf Line: 1223
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (15725): clock port is fed by virtual pin "clk~input"; timing analysis treats input to the clock port as a ripple clock
Info (15717): Design contains 36 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "finish" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 26
    Info (15719): Pin "return_val[0]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[1]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[2]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[3]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[4]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[5]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[6]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[7]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[8]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[9]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[10]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[11]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[12]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[13]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[14]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[15]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[16]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[17]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[18]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[19]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[20]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[21]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[22]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[23]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[24]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[25]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[26]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[27]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[28]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[29]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[30]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15719): Pin "return_val[31]" is virtual output pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 27
    Info (15718): Pin "clk" is virtual input pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 23
    Info (15718): Pin "reset" is virtual input pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 24
    Info (15718): Pin "start" is virtual input pin File: C:/LegUp-7.0/workspace/DCT/Hardware/DCT.v Line: 25
Warning (15752): Ignored 130 Virtual Pin logic option assignments
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_pipeline_wait_loop_2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_valid_bit_0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[0]~32"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[1]~35"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[2]~37"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[3]~39"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[4]~41"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[5]~43"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[6]~45"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[7]~47"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[8]~49"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[9]~51"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[10]~53"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[11]~55"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[12]~57"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[13]~59"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[14]~61"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[15]~63"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[16]~65"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[17]~67"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[18]~69"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[19]~71"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[20]~73"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[21]~75"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[22]~77"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[23]~79"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[24]~81"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[25]~83"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[26]~85"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[27]~87"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[28]~89"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[29]~91"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[30]~93"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[31]~95"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|finish"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_end9_11"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|finish~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_8"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~18"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~19"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_for_cond2_preheader_crit__var7_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_7"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_10"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|next_state~12"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_for_cond2_preheader_crit__var7_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_for_cond2_preheader_crit__var7_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_for_cond2_preheader_crit__var7_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_65_reg~3"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~20"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Add0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_for_cond2_preheader_crit_edge_9"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~21"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~22"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Add0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Add0~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~23"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_5"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~24"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~25"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_cond2_preheader_preheader_3"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~26"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_epilogue"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_pipeline_finish_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Selector2~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~27"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_entry_1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Selector2~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~3"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~5"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~7"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~8"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~9"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~10"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_active"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_start~11"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_pipeline_finish~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_pipeline_finish_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~28"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_inductionVar_stage0[15]~34"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_active~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|loop_epilogue~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_cond2_preheader_for_cond2_preheader_crit__var7_reg[0]~0"
Info (21057): Implemented 109 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 109 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 518 warnings
    Info: Peak virtual memory: 4799 megabytes
    Info: Processing ended: Mon May 06 09:16:46 2019
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/LegUp-7.0/workspace/DCT/Hardware/synthesis/output_files/top.map.smsg.


