{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675467304048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675467304057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 03 18:35:03 2023 " "Processing started: Fri Feb 03 18:35:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675467304057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467304057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1part1 -c lab1part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1part1 -c lab1part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467304057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675467304976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675467304976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_lowsynchreset.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_lowsynchreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_lowsynchreset " "Found entity 1: dff_lowsynchreset" {  } { { "dff_lowsynchreset.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/dff_lowsynchreset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467324992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467324992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_lowsynchresetenable.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_lowsynchresetenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_lowsynchresetenable " "Found entity 1: dff_lowsynchresetenable" {  } { { "dff_lowsynchresetenable.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/dff_lowsynchresetenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch_syncenable.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch_syncenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch_syncEnable " "Found entity 1: dlatch_syncEnable" {  } { { "dlatch_syncEnable.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/dlatch_syncEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "four_bit_counter.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/four_bit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_one_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file four_one_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_one_multi " "Found entity 1: four_one_multi" {  } { { "four_one_multi.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/four_one_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1part3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1part3 " "Found entity 1: lab1part3" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisp.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegdisp " "Found entity 1: sevensegdisp" {  } { { "sevensegdisp.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/sevensegdisp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_bit_counter " "Found entity 1: thirty_bit_counter" {  } { { "thirty_bit_counter.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/thirty_bit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675467325104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1part3 " "Elaborating entity \"lab1part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675467325188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter four_bit_counter:pressctr " "Elaborating entity \"four_bit_counter\" for hierarchy \"four_bit_counter:pressctr\"" {  } { { "lab1part3.v" "pressctr" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675467325235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_bit_counter thirty_bit_counter:thirtyctr " "Elaborating entity \"thirty_bit_counter\" for hierarchy \"thirty_bit_counter:thirtyctr\"" {  } { { "lab1part3.v" "thirtyctr" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675467325267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_one_multi four_one_multi:fourmux " "Elaborating entity \"four_one_multi\" for hierarchy \"four_one_multi:fourmux\"" {  } { { "lab1part3.v" "fourmux" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675467325315 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out four_one_multi.v(5) " "Verilog HDL Always Construct warning at four_one_multi.v(5): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "four_one_multi.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/four_one_multi.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1675467325315 "|lab1part3|four_one_multi:fourmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out four_one_multi.v(7) " "Inferred latch for \"out\" at four_one_multi.v(7)" {  } { { "four_one_multi.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/four_one_multi.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467325315 "|lab1part3|four_one_multi:fourmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegdisp sevensegdisp:ssd " "Elaborating entity \"sevensegdisp\" for hierarchy \"sevensegdisp:ssd\"" {  } { { "lab1part3.v" "ssd" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675467325347 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[3\] " "Net \"SW_in\[3\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[3\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[2\] " "Net \"SW_in\[2\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[2\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[1\] " "Net \"SW_in\[1\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[1\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325395 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1675467325395 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[3\] " "Net \"SW_in\[3\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[3\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325403 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[2\] " "Net \"SW_in\[2\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[2\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325403 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[1\] " "Net \"SW_in\[1\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[1\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325403 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1675467325403 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[3\] " "Net \"SW_in\[3\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[3\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325403 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[2\] " "Net \"SW_in\[2\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[2\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325403 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SW_in\[1\] " "Net \"SW_in\[1\]\" is missing source, defaulting to GND" {  } { { "lab1part3.v" "SW_in\[1\]" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1675467325403 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1675467325403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "four_one_multi:fourmux\|out " "LATCH primitive \"four_one_multi:fourmux\|out\" is permanently enabled" {  } { { "four_one_multi.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/four_one_multi.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1675467326051 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1675467326300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675467326321 "|lab1part3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675467326321 "|lab1part3|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675467326321 "|lab1part3|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675467326321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675467326508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675467326836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675467327401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675467327401 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab1part3.v" "" { Text "C:/Users/turbo/Downloads/lab1 (1)/lab1/lab1part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675467327484 "|lab1part3|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1675467327484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675467327484 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675467327484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675467327484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675467327484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675467327546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 03 18:35:27 2023 " "Processing ended: Fri Feb 03 18:35:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675467327546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675467327546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675467327546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675467327546 ""}
