##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for UART_1_IntClock
		4.2::Critical Path Report for UART_2_IntClock
		4.3::Critical Path Report for UART_3_IntClock
		4.4::Critical Path Report for clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
		5.2::Critical Path Report for (UART_3_IntClock:R vs. UART_3_IntClock:R)
		5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (clock_1:R vs. clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 53.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 53.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.64 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.64 MHz    | 
Clock: ADC_SAR_L_theACLK                     | N/A                   | Target: 1.29 MHz    | 
Clock: ADC_SAR_L_theACLK(routed)             | N/A                   | Target: 1.26 MHz    | 
Clock: ADC_SAR_R_theACLK                     | N/A                   | Target: 1.13 MHz    | 
Clock: ADC_SAR_R_theACLK(routed)             | N/A                   | Target: 1.13 MHz    | 
Clock: CyBUS_CLK                             | N/A                   | Target: 53.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 53.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 53.00 MHz   | 
Clock: UART_1_IntClock                       | Frequency: 59.56 MHz  | Target: 0.91 MHz    | 
Clock: UART_2_IntClock                       | Frequency: 62.38 MHz  | Target: 0.91 MHz    | 
Clock: UART_3_IntClock                       | Frequency: 60.28 MHz  | Target: 0.91 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: clock_1                               | Frequency: 51.79 MHz  | Target: 0.01 MHz    | 
Clock: clock_2                               | N/A                   | Target: 0.00 MHz    | 
Clock: clock_2(routed)                       | N/A                   | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
UART_1_IntClock  UART_1_IntClock  1.09434e+006     1077550     N/A              N/A         N/A              N/A         N/A              N/A         
UART_2_IntClock  UART_2_IntClock  1.09434e+006     1078308     N/A              N/A         N/A              N/A         N/A              N/A         
UART_3_IntClock  UART_3_IntClock  1.09434e+006     1077750     N/A              N/A         N/A              N/A         N/A              N/A         
clock_1          clock_1          1e+008           99980691    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
P0_0(0)_PAD  25048         clock_1:R          
P0_1(0)_PAD  24275         clock_1:R          
Tx_1(0)_PAD  31987         UART_1_IntClock:R  
Tx_2(0)_PAD  32896         UART_2_IntClock:R  
Tx_3(0)_PAD  29250         UART_3_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 59.56 MHz | Target: 0.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell20     1250   1250  1077550  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell4      3136   4386  1077550  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell4      3350   7736  1077550  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2864  10600  1077550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_2_IntClock
*********************************************
Clock: UART_2_IntClock
Frequency: 62.38 MHz | Target: 0.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1078308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9842
-------------------------------------   ---- 
End-of-path arrival time (ps)           9842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell26     1250   1250  1078308  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell8      2938   4188  1078308  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell8      3350   7538  1078308  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2304   9842  1078308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_3_IntClock
*********************************************
Clock: UART_3_IntClock
Frequency: 60.28 MHz | Target: 0.91 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q                      macrocell32     1250   1250  1077750  RISE       1
\UART_3:BUART:counter_load_not\/main_3           macrocell12     3504   4754  1077750  RISE       1
\UART_3:BUART:counter_load_not\/q                macrocell12     3350   8104  1077750  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2296  10400  1077750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clock_1
*************************************
Clock: clock_1
Frequency: 51.79 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99980691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16179
-------------------------------------   ----- 
End-of-path arrival time (ps)           16179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell1      6205   7415  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell1      3350  10765  99980691  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell2   5414  16179  99980691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1078308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9842
-------------------------------------   ---- 
End-of-path arrival time (ps)           9842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell26     1250   1250  1078308  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell8      2938   4188  1078308  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell8      3350   7538  1078308  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2304   9842  1078308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (UART_3_IntClock:R vs. UART_3_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q                      macrocell32     1250   1250  1077750  RISE       1
\UART_3:BUART:counter_load_not\/main_3           macrocell12     3504   4754  1077750  RISE       1
\UART_3:BUART:counter_load_not\/q                macrocell12     3350   8104  1077750  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2296  10400  1077750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1


5.3::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell20     1250   1250  1077550  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell4      3136   4386  1077550  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell4      3350   7736  1077550  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2864  10600  1077550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (clock_1:R vs. clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99980691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16179
-------------------------------------   ----- 
End-of-path arrival time (ps)           16179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell1      6205   7415  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell1      3350  10765  99980691  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell2   5414  16179  99980691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077550p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10600
-------------------------------------   ----- 
End-of-path arrival time (ps)           10600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell20     1250   1250  1077550  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell4      3136   4386  1077550  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell4      3350   7736  1077550  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2864  10600  1077550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1077750p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q                      macrocell32     1250   1250  1077750  RISE       1
\UART_3:BUART:counter_load_not\/main_3           macrocell12     3504   4754  1077750  RISE       1
\UART_3:BUART:counter_load_not\/q                macrocell12     3350   8104  1077750  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2296  10400  1077750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1078308p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9842
-------------------------------------   ---- 
End-of-path arrival time (ps)           9842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell26     1250   1250  1078308  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell8      2938   4188  1078308  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell8      3350   7538  1078308  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2304   9842  1078308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_2:BUART:sTX:TxSts\/clock
Path slack     : 1080645p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1093840

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1080645  RISE       1
\UART_2:BUART:tx_status_0\/main_3                 macrocell9      3934   7514  1080645  RISE       1
\UART_2:BUART:tx_status_0\/q                      macrocell9      3350  10864  1080645  RISE       1
\UART_2:BUART:sTX:TxSts\/status_0                 statusicell3    2330  13195  1080645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxSts\/clock                             statusicell3        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1080725p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1093840

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1080725  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell5      3862   7442  1080725  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell5      3350  10792  1080725  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell2    2323  13115  1080725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_3:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_3:BUART:sTX:TxSts\/clock
Path slack     : 1081717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1093840

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1081717  RISE       1
\UART_3:BUART:tx_status_0\/main_3                 macrocell13     2295   5875  1081717  RISE       1
\UART_3:BUART:tx_status_0\/q                      macrocell13     3350   9225  1081717  RISE       1
\UART_3:BUART:sTX:TxSts\/status_0                 statusicell4    2897  12122  1081717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxSts\/clock                             statusicell4        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1081924p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell21     1250   1250  1077845  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   5155   6405  1081924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_3:BUART:tx_state_0\/main_3
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1082015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1081717  RISE       1
\UART_3:BUART:tx_state_0\/main_3                  macrocell31     5234   8814  1082015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_2:BUART:txn\/main_3
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1082079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8750
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1082079  RISE       1
\UART_2:BUART:txn\/main_3                macrocell24     4380   8750  1082079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1082105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell20     1250   1250  1077550  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   4975   6225  1082105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1082455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                macrocell25     1250   1250  1078461  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   4625   5875  1082455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1082471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5858
-------------------------------------   ---- 
End-of-path arrival time (ps)           5858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                macrocell26     1250   1250  1078308  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4608   5858  1082471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_3:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1082615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q                macrocell31     1250   1250  1078043  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4465   5715  1082615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1083233p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1080645  RISE       1
\UART_2:BUART:tx_state_0\/main_3                  macrocell26     4016   7596  1083233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_3:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1083363p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q                macrocell30     1250   1250  1078630  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3716   4966  1083363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1083608p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1080725  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell21     3642   7222  1083608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1083675p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1079392  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   4465   4655  1083675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1083754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell21   1250   1250  1077845  RISE       1
\UART_1:BUART:txn\/main_2    macrocell19   5826   7076  1083754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:tx_state_2\/main_5
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1083976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q        macrocell33   1250   1250  1083976  RISE       1
\UART_3:BUART:tx_state_2\/main_5  macrocell32   5604   6854  1083976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1084158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1084158  RISE       1
\UART_1:BUART:txn\/main_3                macrocell19     2302   6672  1084158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_3:BUART:txn\/main_3
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1084163p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  1084163  RISE       1
\UART_3:BUART:txn\/main_3                macrocell29     2297   6667  1084163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:txn\/main_6
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1084528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6302
-------------------------------------   ---- 
End-of-path arrival time (ps)           6302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q  macrocell33   1250   1250  1083976  RISE       1
\UART_3:BUART:txn\/main_6   macrocell29   5052   6302  1084528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1084629p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell20   1250   1250  1077550  RISE       1
\UART_1:BUART:txn\/main_1    macrocell19   4950   6200  1084629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1084932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3397
-------------------------------------   ---- 
End-of-path arrival time (ps)           3397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1078210  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   3207   3397  1084932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1084933p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell23   1250   1250  1084933  RISE       1
\UART_1:BUART:txn\/main_6   macrocell19   4646   5896  1084933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1084949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell22   1250   1250  1077869  RISE       1
\UART_1:BUART:txn\/main_4    macrocell19   4631   5881  1084949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:txn\/main_2
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1085120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q  macrocell31   1250   1250  1078043  RISE       1
\UART_3:BUART:txn\/main_2    macrocell29   4460   5710  1085120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_state_2\/main_1
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1085142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q       macrocell31   1250   1250  1078043  RISE       1
\UART_3:BUART:tx_state_2\/main_1  macrocell32   4438   5688  1085142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_state_0\/main_4
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1085157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q       macrocell32   1250   1250  1077750  RISE       1
\UART_3:BUART:tx_state_0\/main_4  macrocell31   4423   5673  1085157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1085157p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q      macrocell32   1250   1250  1077750  RISE       1
\UART_3:BUART:tx_bitclk\/main_3  macrocell33   4423   5673  1085157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_3:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1085228p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1088330

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3102
-------------------------------------   ---- 
End-of-path arrival time (ps)           3102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1080024  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   2912   3102  1085228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:TxShifter:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:txn\/main_2
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1085754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q  macrocell26   1250   1250  1078308  RISE       1
\UART_2:BUART:txn\/main_2    macrocell24   3826   5076  1085754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:txn\/main_1
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1085871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q  macrocell30   1250   1250  1078630  RISE       1
\UART_3:BUART:txn\/main_1    macrocell29   3709   4959  1085871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:txn\/main_1
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1085884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q  macrocell25   1250   1250  1078461  RISE       1
\UART_2:BUART:txn\/main_1    macrocell24   3696   4946  1085884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086030p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1086030  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell20     4609   4799  1086030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_state_0\/main_0
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1086044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q       macrocell30   1250   1250  1078630  RISE       1
\UART_3:BUART:tx_state_0\/main_0  macrocell31   3535   4785  1086044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1086044p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q      macrocell30   1250   1250  1078630  RISE       1
\UART_3:BUART:tx_bitclk\/main_0  macrocell33   3535   4785  1086044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:txn\/main_6
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1086066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q  macrocell28   1250   1250  1086066  RISE       1
\UART_2:BUART:txn\/main_6   macrocell24   3514   4764  1086066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_state_1\/main_3
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1086075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q       macrocell32   1250   1250  1077750  RISE       1
\UART_3:BUART:tx_state_1\/main_3  macrocell30   3504   4754  1086075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:txn\/main_4
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1086089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q  macrocell27   1250   1250  1078645  RISE       1
\UART_2:BUART:txn\/main_4    macrocell24   3490   4740  1086089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_state_2\/main_0
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1086185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q       macrocell30   1250   1250  1078630  RISE       1
\UART_3:BUART:tx_state_2\/main_0  macrocell32   3395   4645  1086185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell23   1250   1250  1084933  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell22   3262   4512  1086317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086318p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell23   1250   1250  1084933  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell20   3262   4512  1086318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:tx_state_1\/main_5
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1086369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q        macrocell33   1250   1250  1083976  RISE       1
\UART_3:BUART:tx_state_1\/main_5  macrocell30   3211   4461  1086369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_state_1\/main_1
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1086369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q       macrocell31   1250   1250  1078043  RISE       1
\UART_3:BUART:tx_state_1\/main_1  macrocell30   3211   4461  1086369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1086398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell19   1250   1250  1086398  RISE       1
\UART_1:BUART:txn\/main_0  macrocell19   3182   4432  1086398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1086419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell20   1250   1250  1077550  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell21   3161   4411  1086419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086439p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell20   1250   1250  1077550  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell22   3141   4391  1086439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1086439p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell20   1250   1250  1077550  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell23   3141   4391  1086439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell20   1250   1250  1077550  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell20   3136   4386  1086443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1086448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell23   1250   1250  1084933  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell21   3132   4382  1086448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1086030  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell22     4078   4268  1086562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell21   1250   1250  1077845  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell22   2979   4229  1086601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1086601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell21   1250   1250  1077845  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell23   2979   4229  1086601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1086605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell21   1250   1250  1077845  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell21   2974   4224  1086605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1086642p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell26   1250   1250  1078308  RISE       1
\UART_2:BUART:tx_state_2\/main_1  macrocell27   2938   4188  1086642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1086644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell26   1250   1250  1078308  RISE       1
\UART_2:BUART:tx_state_1\/main_1  macrocell25   2935   4185  1086644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1086644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell26   1250   1250  1078308  RISE       1
\UART_2:BUART:tx_state_0\/main_1  macrocell26   2935   4185  1086644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1086644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q      macrocell26   1250   1250  1078308  RISE       1
\UART_2:BUART:tx_bitclk\/main_1  macrocell28   2935   4185  1086644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell21   1250   1250  1077845  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell20   2841   4091  1086739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1086759p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell22   1250   1250  1077869  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell21   2820   4070  1086759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1086763p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell22   1250   1250  1077869  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell22   2817   4067  1086763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1086763p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell22   1250   1250  1077869  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell23   2817   4067  1086763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1086763p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell22   1250   1250  1077869  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell20   2817   4067  1086763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1086775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell25   1250   1250  1078461  RISE       1
\UART_2:BUART:tx_state_1\/main_0  macrocell25   2805   4055  1086775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1086775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell25   1250   1250  1078461  RISE       1
\UART_2:BUART:tx_state_0\/main_0  macrocell26   2805   4055  1086775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1086775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q      macrocell25   1250   1250  1078461  RISE       1
\UART_2:BUART:tx_bitclk\/main_0  macrocell28   2805   4055  1086775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1086795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell25   1250   1250  1078461  RISE       1
\UART_2:BUART:tx_state_2\/main_0  macrocell27   2785   4035  1086795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:txn\/q
Path End       : \UART_2:BUART:txn\/main_0
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1086879p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:txn\/q       macrocell24   1250   1250  1086879  RISE       1
\UART_2:BUART:txn\/main_0  macrocell24   2700   3950  1086879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_1\/q
Path End       : \UART_3:BUART:tx_state_1\/main_0
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1086956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_1\/q       macrocell30   1250   1250  1078630  RISE       1
\UART_3:BUART:tx_state_1\/main_0  macrocell30   2624   3874  1086956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1086958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell28   1250   1250  1086066  RISE       1
\UART_2:BUART:tx_state_1\/main_5  macrocell25   2622   3872  1086958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1086958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell28   1250   1250  1086066  RISE       1
\UART_2:BUART:tx_state_0\/main_5  macrocell26   2622   3872  1086958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1086958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell28   1250   1250  1086066  RISE       1
\UART_2:BUART:tx_state_2\/main_5  macrocell27   2621   3871  1086958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:txn\/q
Path End       : \UART_3:BUART:txn\/main_0
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1086966p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:txn\/q       macrocell29   1250   1250  1086966  RISE       1
\UART_3:BUART:txn\/main_0  macrocell29   2614   3864  1086966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1086979p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell27   1250   1250  1078645  RISE       1
\UART_2:BUART:tx_state_1\/main_3  macrocell25   2601   3851  1086979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1086979p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell27   1250   1250  1078645  RISE       1
\UART_2:BUART:tx_state_0\/main_4  macrocell26   2601   3851  1086979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1086979p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q      macrocell27   1250   1250  1078645  RISE       1
\UART_2:BUART:tx_bitclk\/main_3  macrocell28   2601   3851  1086979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1086979p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell27   1250   1250  1078645  RISE       1
\UART_2:BUART:tx_state_2\/main_3  macrocell27   2600   3850  1086979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:txn\/main_4
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1086980p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q  macrocell32   1250   1250  1077750  RISE       1
\UART_3:BUART:txn\/main_4    macrocell29   2600   3850  1086980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_2\/q
Path End       : \UART_3:BUART:tx_state_2\/main_3
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1086988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_2\/q       macrocell32   1250   1250  1077750  RISE       1
\UART_3:BUART:tx_state_2\/main_3  macrocell32   2591   3841  1086988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1087104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3726
-------------------------------------   ---- 
End-of-path arrival time (ps)           3726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1078210  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell20     3536   3726  1087104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1087112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3718
-------------------------------------   ---- 
End-of-path arrival time (ps)           3718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1078210  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell21     3528   3718  1087112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1087114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3716
-------------------------------------   ---- 
End-of-path arrival time (ps)           3716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1078210  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell22     3526   3716  1087114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1087114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3716
-------------------------------------   ---- 
End-of-path arrival time (ps)           3716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1078210  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell23     3526   3716  1087114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:txn\/main_5
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 1087145p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3684
-------------------------------------   ---- 
End-of-path arrival time (ps)           3684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1087145  RISE       1
\UART_2:BUART:txn\/main_5                      macrocell24     3494   3684  1087145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_3:BUART:txn\/main_5
Capture Clock  : \UART_3:BUART:txn\/clock_0
Path slack     : 1087273p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1087273  RISE       1
\UART_3:BUART:txn\/main_5                      macrocell29     3367   3557  1087273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:txn\/clock_0                                 macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_3:BUART:tx_state_2\/main_4
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1087283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1087273  RISE       1
\UART_3:BUART:tx_state_2\/main_4               macrocell32     3357   3547  1087283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_bitclk\/q
Path End       : \UART_3:BUART:tx_state_0\/main_5
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1087284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_bitclk\/q        macrocell33   1250   1250  1083976  RISE       1
\UART_3:BUART:tx_state_0\/main_5  macrocell31   2296   3546  1087284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_state_0\/main_1
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1087285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q       macrocell31   1250   1250  1078043  RISE       1
\UART_3:BUART:tx_state_0\/main_1  macrocell31   2295   3545  1087285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:tx_state_0\/q
Path End       : \UART_3:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1087285p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_3:BUART:tx_state_0\/q      macrocell31   1250   1250  1078043  RISE       1
\UART_3:BUART:tx_bitclk\/main_1  macrocell33   2295   3545  1087285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_state_2\/main_2
Capture Clock  : \UART_3:BUART:tx_state_2\/clock_0
Path slack     : 1087297p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1080024  RISE       1
\UART_3:BUART:tx_state_2\/main_2               macrocell32     3342   3532  1087297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_2\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1087430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3399
-------------------------------------   ---- 
End-of-path arrival time (ps)           3399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1086030  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell19     3209   3399  1087430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_state_0\/main_2
Capture Clock  : \UART_3:BUART:tx_state_0\/clock_0
Path slack     : 1087431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3398
-------------------------------------   ---- 
End-of-path arrival time (ps)           3398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1080024  RISE       1
\UART_3:BUART:tx_state_0\/main_2               macrocell31     3208   3398  1087431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_3:BUART:tx_bitclk\/clock_0
Path slack     : 1087431p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3398
-------------------------------------   ---- 
End-of-path arrival time (ps)           3398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1080024  RISE       1
\UART_3:BUART:tx_bitclk\/main_2                macrocell33     3208   3398  1087431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_bitclk\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1087717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3112
-------------------------------------   ---- 
End-of-path arrival time (ps)           3112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1079392  RISE       1
\UART_2:BUART:tx_state_1\/main_2               macrocell25     2922   3112  1087717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 1087717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3112
-------------------------------------   ---- 
End-of-path arrival time (ps)           3112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1079392  RISE       1
\UART_2:BUART:tx_state_0\/main_2               macrocell26     2922   3112  1087717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 1087717p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3112
-------------------------------------   ---- 
End-of-path arrival time (ps)           3112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1079392  RISE       1
\UART_2:BUART:tx_bitclk\/main_2                macrocell28     2922   3112  1087717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1087726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3103
-------------------------------------   ---- 
End-of-path arrival time (ps)           3103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1079392  RISE       1
\UART_2:BUART:tx_state_2\/main_2               macrocell27     2913   3103  1087726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 1088035p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2795
-------------------------------------   ---- 
End-of-path arrival time (ps)           2795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1087145  RISE       1
\UART_2:BUART:tx_state_1\/main_4               macrocell25     2605   2795  1088035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 1088043p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2786
-------------------------------------   ---- 
End-of-path arrival time (ps)           2786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1087145  RISE       1
\UART_2:BUART:tx_state_2\/main_4               macrocell27     2596   2786  1088043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_3:BUART:tx_state_1\/main_4
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1088336p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2493
-------------------------------------   ---- 
End-of-path arrival time (ps)           2493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  1087273  RISE       1
\UART_3:BUART:tx_state_1\/main_4               macrocell30     2303   2493  1088336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_3:BUART:tx_state_1\/main_2
Capture Clock  : \UART_3:BUART:tx_state_1\/clock_0
Path slack     : 1088349p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_3_IntClock:R#1 vs. UART_3_IntClock:R#2)   1094340
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1090830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_3:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  1080024  RISE       1
\UART_3:BUART:tx_state_1\/main_2               macrocell30     2290   2480  1088349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_3:BUART:tx_state_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99980691p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16179
-------------------------------------   ----- 
End-of-path arrival time (ps)           16179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell1      6205   7415  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell1      3350  10765  99980691  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell2   5414  16179  99980691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99981085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15785
-------------------------------------   ----- 
End-of-path arrival time (ps)           15785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell1      6205   7415  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell1      3350  10765  99980691  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell1   5020  15785  99981085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99982798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16702
-------------------------------------   ----- 
End-of-path arrival time (ps)           16702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell1     6205   7415  99980691  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell1     3350  10765  99980691  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_1              statusicell1   5938  16702  99982798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99983801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15699
-------------------------------------   ----- 
End-of-path arrival time (ps)           15699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  99983801  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell2      4349   7849  99983801  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell2      3350  11199  99983801  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell1    4500  15699  99983801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11636
-------------------------------------   ----- 
End-of-path arrival time (ps)           11636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3006   6506  99984134  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11636  99984134  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11636  99984134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_247/main_1
Capture Clock  : Net_247/clock_0
Path slack     : 99987303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  99983801  RISE       1
Net_247/main_1                              macrocell17     5687   9187  99987303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_247/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3006   6506  99987434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  99983801  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3002   6502  99987438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_248/main_0
Capture Clock  : Net_248/clock_0
Path slack     : 99988524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  99980691  RISE       1
Net_248/main_0                                         macrocell18    6756   7966  99988524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_248/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99990162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99980691  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   2568   3778  99990162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99990164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99980691  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   2566   3776  99990164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_247/main_0
Capture Clock  : Net_247/clock_0
Path slack     : 99990919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  99980691  RISE       1
Net_247/main_0                                         macrocell17    4361   5571  99990919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_247/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:capture_last\/q
Path End       : Net_248/main_2
Capture Clock  : Net_248/clock_0
Path slack     : 99992472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:capture_last\/q  macrocell16   1250   1250  99984078  RISE       1
Net_248/main_2                     macrocell18   2768   4018  99992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_248/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Timer_1:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 99992836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Sync_1:genblk1[0]:INST\/out            synccell      1020   1020  99984463  RISE       1
\Timer_1:TimerUDB:capture_last\/main_0  macrocell16   2634   3654  99992836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : Net_248/main_1
Capture Clock  : Net_248/clock_0
Path slack     : 99992836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (clock_1:R#1 vs. clock_1:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3654
-------------------------------------   ---- 
End-of-path arrival time (ps)           3654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1020   1020  99984463  RISE       1
Net_248/main_1                macrocell18   2634   3654  99992836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_248/clock_0                                            macrocell18         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

