Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[21:11:29.445825] Configured Lic search path (21.01-s002): 5280@192.168.32.10

Version: 22.12-s082_1, built Sat May 06 04:39:19 PDT 2023
Options: 
Date:    Thu Aug 22 21:11:29 2024
Host:    edabk.server1 (x86_64 w/Linux 3.10.0-1160.108.1.el7.x86_64) (24cores*48cpus*2physical cpus*AMD EPYC 7402 24-Core Processor 512KB) (395944776KB)
PID:     46486
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis
[21:11:30.517305] Periodic Lic check successful
[21:11:30.517323] Feature usage summary:
[21:11:30.517328] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (3 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (13 seconds elapsed).

WARNING: This version of the tool is 474 days old.
@genus:root: 1> man syn_opt_effort
@genus:root: 2> man syn_generic_effort
@genus:root: 3> man syn_map_effort
@genus:root: 4> gvim genus_script_IBEX.tcl
@genus:root: 5> man syn_generic_effort
@genus:root: 6> source genus_script_IBEX.tcl
Sourcing './genus_script_IBEX.tcl' (Thu Aug 22 21:17:31 +07 2024)...
#@ Begin verbose source ./genus_script_IBEX.tcl
@file(genus_script_IBEX.tcl) 2: set fd_sclib ../../sky130_fd_sc_hd/lib
@file(genus_script_IBEX.tcl) 3: set osu_t18lib ../../sky130_osu_sc_t18/18T_hs/lib
@file(genus_script_IBEX.tcl) 4: set osu_t12lib ../../sky130_osu_sc_t12/12T_hs/lib
@file(genus_script_IBEX.tcl) 5: set_db init_lib_search_path [list $fd_sclib $osu_t18lib $osu_t12lib]
  Setting attribute of root '/': 'init_lib_search_path' = ../../sky130_fd_sc_hd/lib ../../sky130_osu_sc_t18/18T_hs/lib ../../sky130_osu_sc_t12/12T_hs/lib
@file(genus_script_IBEX.tcl) 7: set search_path [list "./" ]
@file(genus_script_IBEX.tcl) 8: lappend search_path $fd_sclib
@file(genus_script_IBEX.tcl) 9: lappend search_path $osu_t18lib 
@file(genus_script_IBEX.tcl) 10: lappend search_path $osu_t12lib 
@file(genus_script_IBEX.tcl) 11: lappend search_path /home/usr8/work_space/sky130_cds/synth/rtl_IBEX
@file(genus_script_IBEX.tcl) 13: set_db init_hdl_search_path $search_path
  Setting attribute of root '/': 'init_hdl_search_path' = ./ ../../sky130_fd_sc_hd/lib ../../sky130_osu_sc_t18/18T_hs/lib ../../sky130_osu_sc_t12/12T_hs/lib /home/usr8/work_space/sky130_cds/synth/rtl_IBEX
@file(genus_script_IBEX.tcl) 16: read_libs [list sky130_fd_sc_hd__tt_100C_1v80.lib sky130_osu_sc_18T_hs_tt_1P80_100C.ccs.lib]

  Message Summary for Library both libraries:
  *******************************************
  An unsupported construct was detected in this library. [LBR-40]: 13
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_fd_sc_hd__tt_100C_1v80.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 100.000000) in library 'sky130_osu_sc_18T_hs_tt_1P80_100C.ccs.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__decap_8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__diode_2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_bleeder_1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
@file(genus_script_IBEX.tcl) 19: set my_verilog_files [list prim_assert.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_cs_registers.sv ibex_csr.sv ibex_counter.sv ibex_decoder.sv ibex_ex_block.sv ibex_fetch_fifo.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_multdiv_fast.sv ibex_multdiv_slow.sv ibex_prefetch_buffer.sv ibex_pmp.sv ibex_wb_stage.sv ibex_dummy_instr.sv ibex_core.sv ] 
@file(genus_script_IBEX.tcl) 21: set my_toplevel "ibex_core"
@file(genus_script_IBEX.tcl) 22: read_hdl -language sv $my_verilog_files
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
package ibex_pkg;
                |
Warning : Ignoring duplicate package definition. [VLOGPT-601]
        : Ignoring definition of package 'ibex_pkg' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_pkg.sv' on line 9, column 17.
@file(genus_script_IBEX.tcl) 23: elaborate $my_toplevel
Warning : Libcell will be treated as a timing model. [LBR-158]
        : Lib_pin 'sky130_osu_sc_18T_hs__buf_6/Y' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
  Libraries have 371 usable logic and 70 usable sequential lib-cells.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Huge' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Large' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Medium' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'Small' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ibex_core' from file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_core.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'ibex_core' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_BusSizeECC32_TagSizeECC22_LineSizeECC64_PCIncrCheck0_ResetAll0_RndCnstLfsrSeedn1403831308_RndCnstLfsrPermx1e35ecba467fd1b12e958152c04fa43878a8daed_BranchPredictor0_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_if_stage.sv' on line 193.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 46.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 143.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 125.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 87.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 209.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_compressed_decoder' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_compressed_decoder.sv' on line 43.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 304.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 411.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_decoder.sv' on line 354.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_decoder.sv' on line 823.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_id_stage.sv' on line 795.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'unused_shift_result_ext' in module 'ibex_alu_RV32B0' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_alu.sv' on line 352.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_multdiv_fast_RV32M2' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_multdiv_fast.sv' on line 293.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 121.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 129.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 141.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 155.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 118.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 175.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'ibex_load_store_unit_MemECC0_MemDataWidth32' in file '/home/usr8/work_space/sky130_cds/synth/rtl_IBEX/ibex_load_store_unit.sv' on line 228.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-472'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ibex_core'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         1.00 | 
| ume_ssm           |       2 |       0 |        45.00 | 
| ume_cse           |       1 |       0 |        66.00 | 
| ume_shrink        |       7 |       0 |         8.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
| ume_constant_bmux |       0 |       0 |         1.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         5.00 | 
| ume_cse           |       0 |       0 |        30.00 | 
| ume_shrink        |       0 |       0 |         1.00 | 
| ume_sweep         |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.017s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: ibex_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         1.00 | 
| hlo_clip_mux_input             |       0 |       0 |         1.00 | 
| hlo_clip                       |       1 |       0 |        17.00 | 
| hlo_cleanup                    |       0 |       0 |         1.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_script_IBEX.tcl) 26: set my_clock_pin "clk_i"
@file(genus_script_IBEX.tcl) 27: set my_clk_freq_MHz 250
@file(genus_script_IBEX.tcl) 28: set my_period [expr 1000 / $my_clk_freq_MHz]
@file(genus_script_IBEX.tcl) 29: set my_uncertainty [expr .08 * $my_period]
@file(genus_script_IBEX.tcl) 32: set find_clock $my_clock_pin
@file(genus_script_IBEX.tcl) 33: if {  $find_clock != [list] } {
    echo "Found clock!"
    set my_clk $my_clock_pin
} 
Found clock!
@file(genus_script_IBEX.tcl) 38: set all_in_ex_clk [remove_from_collection [all_inputs] [get_ports "clk_i"]]
@file(genus_script_IBEX.tcl) 39: set all_out [all_outputs]
@file(genus_script_IBEX.tcl) 41: read_sdc IBEX.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "load_of"                  - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.05)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_script_IBEX.tcl) 43: set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(genus_script_IBEX.tcl) 44: set_db syn_map_effort high
  Setting attribute of root '/': 'syn_map_effort' = high
@file(genus_script_IBEX.tcl) 45: set_db syn_opt_effort extreme
  Setting attribute of root '/': 'syn_opt_effort' = extreme
@file(genus_script_IBEX.tcl) 47: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Mapping ChipWare ICG instances in ibex_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info for library domain: _default_ typical gate delay: 148.9 ps std_slew: 20.6 ps std_load: 5.1 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 18 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 19 hierarchical instances.
Completed mux data reorder optimization (accepts: 1, rejects: 0, runtime: 0.065s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       1 |       0 |        65.00 | 
------------------------------------------------------
Running DP early constant propagation (netlist ibex_core)...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'if_stage_i/pc_id_o_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'if_stage_i/pc_id_o_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'. The constant is '1'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/mcountinhibit_q_reg[1]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/mcountinhibit_q_reg[1]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_cpuctrlsts_part_csr/rdata_q_reg[5]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[31]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'. The constant is '0'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-45'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_dcsr_csr/rdata_q_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'load_store_unit_i/pmp_err_q_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cs_registers_i/u_depc_csr/rdata_q_reg[0]'.
...done running DP early constant propagation (netlist ibex_core).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 41 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 36 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ibex_core' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.014s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        14.00 | 
------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         4.00 | 
------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
------------------------------------------------
| Trick     | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
| ume_ssm   |       0 |       0 |         1.00 | 
| ume_sweep |       0 |       0 |         0.00 | 
| ume_share |       0 |       0 |         3.00 | 
------------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside ibex_alu_RV32B0 = 0
#Special hiers formed inside ibex_compressed_decoder = 0
#Special hiers formed inside ibex_controller_WritebackStage0_BranchPredictor0_MemECC0 = 0
#Special hiers formed inside ibex_core = 0
#Special hiers formed inside ibex_counter_CounterWidth64 = 0
#Special hiers formed inside ibex_counter_CounterWidth64_ProvideValUpd1 = 0
#Special hiers formed inside ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B0 = 0
#Special hiers formed inside ibex_csr_Width18_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue0_3 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue1 = 0
#Special hiers formed inside ibex_csr_Width32_ShadowCopy0_ResetValue1073741827 = 0
#Special hiers formed inside ibex_csr_Width3_ShadowCopy0_ResetValue4 = 0
#Special hiers formed inside ibex_csr_Width6_ShadowCopy0_ResetValue16 = 0
#Special hiers formed inside ibex_csr_Width7_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_csr_Width8_ShadowCopy0_ResetValue0 = 0
#Special hiers formed inside ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0 = 0
#Special hiers formed inside ibex_ex_block_RV32M2_RV32B0_BranchTargetALU0 = 0
#Special hiers formed inside ibex_fetch_fifo_NUM_REQS2_ResetAll0 = 0
#Special hiers formed inside ibex_id_stage_RV32E0_RV32M2_RV32B0_DataIndTiming0_BranchTargetALU0_WritebackStage0_BranchPredictor0_MemECC0 = 0
#Special hiers formed inside ibex_if_stage_DmHaltAddr437323776_DmExceptionAddr437323784_DummyInstructions0_ICache0_ICacheECC0_BusSizeECC32_TagSizeECC22_LineSizeECC64_PCIncrCheck0_ResetAll0_RndCnstLfsrSeedn1403831308_RndCnstLfsrPermx1e35ecba467fd1b12e958152c04fa43878a8daed_BranchPredictor0_MemECC0_MemDataWidth32 = 0
#Special hiers formed inside ibex_load_store_unit_MemECC0_MemDataWidth32 = 0
#Special hiers formed inside ibex_multdiv_fast_RV32M2 = 0
#Special hiers formed inside ibex_prefetch_buffer_ResetAll0 = 0
#Special hiers formed inside ibex_wb_stage_ResetAll0_WritebackStage0_DummyInstructions0 = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 17 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Completed infer macro optimization (accepts: 1, rejects: 178, runtime: 0.054s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 4, rejects: 0, runtime: 0.007s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.059s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.013s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed identity transform (accepts: 0, rejects: 4, runtime: 0.009s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.006s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed optimize datapath elements (accepts: 27, rejects: 0, runtime: 0.012s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Completed word-level redundancy removal (accepts: 1, rejects: 2, runtime: 0.850s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip mux common data inputs (accepts: 11, rejects: 0, runtime: 0.015s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: ibex_core, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
------------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |         1.00 | 
| hlo_infer_macro             |       1 |     178 |        54.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |         1.00 | 
| hlo_mux_decode              |       0 |       0 |         0.00 | 
| hlo_chop_mux                |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         3.00 | 
| hlo_mux_consolidation       |       4 |       0 |         7.00 | 
| hlo_constant_mux_opt        |       0 |       0 |         2.00 | 
| hlo_inequality_transform    |       0 |       0 |        59.00 | 
| hlo_reconv_opt              |       0 |       0 |         1.00 | 
| hlo_restructure             |       0 |       0 |        13.00 | 
| hlo_identity_transform      |       0 |       4 |         9.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         2.00 | 
| hlo_mux_consolidation       |       0 |       0 |         6.00 | 
| hlo_optimize_datapath       |      27 |       0 |        12.00 | 
| hlo_datapath_recast         |       0 |       0 |         1.00 | 
| hlo_redundancy_removal_word |       1 |       2 |       850.00 | 
| hlo_clip_mux_input          |      11 |       0 |        15.00 | 
| hlo_clip                    |       0 |       0 |         1.00 | 
| hlo_cleanup                 |       0 |       0 |         0.00 | 
------------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
CAS: Converted binary mux mux_op_numerator_q_478_56 (def: ibex_multdiv_fast_RV32M2, data: 32, sel: 5, width: 1) to onehot mux
Number of big hc bmuxes before = 1
Number of non-ctl's : 1
mux_cmbsop_cmp_signed_125_18 
SOP DEBUG : Module= ibex_alu_RV32B0, Cluster= ctl_125_18, ctl= 1, Non-ctl= 1
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_125_18.
Number of non-ctl's : 16
mux_illegal_instr_o_87_5 mux_illegal_instr_o_143_24 mux_instr_o_143_24 mux_illegal_instr_o_46_22 mux_illegal_instr_o_87_22 mux_illegal_instr_o_209_53 mux_instr_o_46_22 mux_instr_o_87_22 mux_illegal_instr_o_43_43 mux_illegal_instr_o_51_45 mux_illegal_instr_o_121_47 mux_illegal_instr_o_125_49 mux_illegal_instr_o_133_51 mux_illegal_instr_o_221_55 mux_illegal_instr_o_225_57 mux_illegal_instr_o_226_59 
SOP DEBUG : Module= ibex_compressed_decoder, Cluster= ctl_87_22, ctl= 13, Non-ctl= 16
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_87_22.
Number of non-ctl's : 72
mux_pc_mux_o_493_142 mux_exc_pc_mux_o_493_154 g108 g109 g111 g113 g118 g119 g121 g122 g123 g124 g125 g126 g127 g129 g130 g140 g144 g152 g207 g208 g209 g210 g211 g213 mux_cmbsop_instr_req_o_493_18 mux_csr_mtval_o_493_18 mux_csr_restore_dret_id_o_493_18 mux_csr_restore_mret_id_o_493_18 mux_csr_save_cause_o_493_18 mux_csr_save_id_o_493_18 mux_csr_save_if_o_493_18 mux_ctrl_busy_o_493_18 mux_ctrl_fsm_ns_493_18 mux_debug_csr_save_o_493_18 mux_debug_mode_d_493_18 mux_exc_cause_o[irq_ext]_493_18 mux_exc_cause_o[irq_int]_493_18 mux_exc_cause_o[lower_cause]_493_18 mux_exc_pc_mux_o_493_18 mux_flush_id_493_18 mux_halt_if_493_18 mux_nmi_mode_d_493_18 mux_pc_mux_o_493_18 mux_pc_set_o_493_18 mux_retain_id_493_18 mux_649_310 mux_exc_cause_o[irq_ext]_640_312 mux_exc_cause_o[irq_int]_640_316 mux_halt_if_542_342 mux_halt_if_622_352 mux_exc_cause_o[irq_ext]_647_314 mux_exc_cause_o[irq_int]_647_318 mux_741_320 mux_csr_restore_dret_id_o_738_324 mux_csr_restore_mret_id_o_738_336 mux_exc_pc_mux_o_738_322 mux_pc_mux_o_738_330 mux_csr_restore_dret_id_o_797_326 mux_csr_restore_mret_id_o_797_338 mux_pc_mux_o_797_332 mux_pc_set_o_797_334 mux_csr_restore_dret_id_o_804_328 mux_csr_save_cause_o_710_340 mux_halt_if_552_344 mux_halt_if_616_350 mux_halt_if_611_346 mux_halt_if_615_348 mux_halt_if_839_354 mux_ctrl_busy_o_527_356 mux_retain_id_576_358 
SOP DEBUG : Module= ibex_controller_WritebackStage0_BranchPredictor0_MemECC0, Cluster= ctl_493_141, ctl= 28, Non-ctl= 72
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_493_141.
Number of non-ctl's : 29
mux_cmbsop_illegal_csr_330_18 mux_cmbsop_mstatus_en_605_20 mux_illegal_csr_550_276 mux_cpuctrlsts_part_we_604_278 mux_dcsr_en_604_284 mux_depc_en_604_288 mux_dscratch0_en_604_292 mux_dscratch1_en_604_294 mux_mcause_en_604_296 mux_mcountinhibit_we_604_304 mux_mepc_en_604_306 mux_mie_en_604_314 mux_mscratch_en_604_316 mux_mstatus_en_604_318 mux_mtval_en_604_324 mux_cpuctrlsts_part_we_730_280 mux_dcsr_en_730_286 mux_depc_en_730_290 mux_mcause_en_730_298 mux_mepc_en_730_308 mux_mstatus_en_730_320 mux_mtval_en_730_326 mux_cpuctrlsts_part_we_738_282 mux_mcause_en_738_300 mux_mepc_en_738_310 mux_mstatus_en_738_322 mux_mtval_en_738_328 mux_mcause_en_787_302 mux_mepc_en_787_312 
SOP DEBUG : Module= ibex_cs_registers_DbgTriggerEn0_DbgHwBreakNum1_DataIndTiming0_DummyInstructions0_ShadowCSR0_ICache0_MHPMCounterNum0_MHPMCounterWidth40_PMPEnable0_PMPGranularity0_PMPNumRegions4_RV32E0_RV32M2_RV32B0, Cluster= ctl_330_18, ctl= 29, Non-ctl= 29
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_330_18.
Number of non-ctl's : 99
g22 g24 g25 g26 g28 g29 g31 g33 g40 g45 g48 g49 g50 g113 g114 g115 g116 g118 g119 g121 g122 g124 g125 g126 g127 g128 mux_alu_op_a_mux_sel_o_690_18 mux_alu_op_b_mux_sel_o_690_18 mux_alu_operator_o_690_18 mux_cmbsop_branch_in_dec_o_237_18 mux_csr_access_o_237_18 mux_csr_op_237_18 mux_data_sign_extension_o_237_18 mux_data_type_o_237_18 mux_div_sel_o_690_18 mux_dret_insn_o_237_18 mux_ebrk_insn_o_237_18 mux_ecall_insn_o_237_18 mux_illegal_insn_237_18 mux_imm_a_mux_sel_o_690_18 mux_imm_b_mux_sel_o_690_18 mux_jump_in_dec_o_237_18 mux_jump_set_o_237_18 mux_mret_insn_o_237_18 mux_mult_sel_o_690_18 mux_multdiv_operator_o_237_18 mux_multdiv_signed_mode_o_237_18 mux_rf_we_237_18 mux_wfi_insn_o_237_18 g12 mux_alu_operator_o_742_22 mux_alu_operator_o_823_22 mux_alu_operator_o_934_19 mux_cmbsop_alu_operator_o_993_18 mux_cmbsop_alu_operator_o_1141_22 mux_cmbsop_csr_op_630_24 mux_cmbsop_ecall_insn_o_594_24 mux_cmbsop_illegal_insn_456_18 mux_cmbsop_rf_we_566_22 mux_data_type_o_306_22 mux_illegal_insn_277_22 mux_illegal_insn_306_22 mux_illegal_insn_323_22 mux_illegal_insn_354_22 mux_illegal_insn_363_26 mux_illegal_insn_404_28 mux_alu_operator_o_823_38 mux_364_135 mux_alu_op_a_mux_sel_o_1165_171 mux_csr_access_o_592_179 mux_csr_op_592_137 mux_dret_insn_o_592_141 mux_ebrk_insn_o_592_143 mux_ecall_insn_o_592_145 mux_illegal_insn_592_155 mux_mret_insn_o_592_163 mux_wfi_insn_o_592_169 mux_csr_op_o_195_139 mux_illegal_insn_267_147 mux_alu_op_a_mux_sel_o_1175_173 mux_illegal_insn_301_149 mux_alu_operator_o_950_187 mux_div_sel_o_950_189 mux_illegal_insn_401_151 mux_mult_sel_o_950_191 mux_illegal_insn_453_153 mux_multdiv_operator_o_453_165 mux_multdiv_signed_mode_o_453_167 mux_illegal_insn_617_157 mux_illegal_insn_647_159 mux_branch_in_dec_o_656_193 mux_csr_access_o_656_181 mux_data_req_o_656_195 mux_data_we_o_656_197 mux_jump_in_dec_o_656_161 mux_rf_we_656_183 mux_alu_op_b_mux_sel_o_760_175 mux_alu_operator_o_760_185 mux_alu_op_b_mux_sel_o_783_177 
SOP DEBUG : Module= ibex_decoder_RV32E0_RV32M2_RV32B0_BranchTargetALU0, Cluster= ctl_237_18, ctl= 50, Non-ctl= 99
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_237_18.
Number of non-ctl's : 22
mux_data_req_o_382_89 g55 g56 g64 g65 g69 g70 g72 g73 g75 g76 mux_addr_incr_req_o_382_18 mux_addr_update_382_18 mux_ctrl_update_382_18 mux_data_req_o_382_18 mux_handle_misaligned_d_382_18 mux_ls_fsm_ns_382_18 mux_lsu_err_d_382_18 mux_rdata_update_382_18 mux_addr_update_386_203 mux_data_req_o_386_213 mux_addr_update_393_205 
SOP DEBUG : Module= ibex_load_store_unit_MemECC0_MemDataWidth32, Cluster= ctl_382_18, ctl= 5, Non-ctl= 22
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_382_18.
Number of non-ctl's : 7
mux_data_be_121_24 mux_data_be_129_24 mux_data_be_141_24 mux_data_be_155_22 mux_data_be_118_207 mux_data_be_120_209 mux_data_be_140_211 
SOP DEBUG : Module= ibex_load_store_unit_MemECC0_MemDataWidth32, Cluster= ctl_data_offset_121_24, ctl= 4, Non-ctl= 7
implTypeToString() API needs to be updated for implementation 105
Selected impl_type 105 (Unknown) for sop cluster ctl_data_offset_121_24.
Number of non-ctl's : 27
mux_md_state_d_425_49 g41 g46 g47 g50 g53 g54 g56 g60 g62 g64 g195 g196 g197 g198 g199 mux_alu_operand_a_o_425_18 mux_div_by_zero_d_425_18 mux_div_valid_425_18 mux_md_state_d_425_18 mux_op_denominator_d_425_18 mux_op_numerator_d_425_18 mux_op_quotient_d_425_18 mux_op_remainder_d_425_18 mux_434_218 mux_480_220 mux_md_state_d_427_222 
SOP DEBUG : Module= ibex_multdiv_fast_RV32M2, Cluster= ctl_425_18, ctl= 5, Non-ctl= 27
Selected impl_type 4 (factored_form (optimized)) for sop cluster ctl_425_18.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'ibex_core':
          live_trim(5) sop(8) mux_reduce(1) output_trim(4) 
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_d[double_fault_seen]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_d[sync_exc_seen]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_cpuctrlsts_part_we_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_d[cause]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_d[prv]_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_dcsr_en_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_depc_d_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_depc_en_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_double_fault_seen_o_711_12 in module ibex_core.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor cs_registers_i_mux_exception_pc_714_16 in module ibex_core.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '10' reached for message 'RTLOPT-54'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ibex_core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:3 Speculation: 0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c1 in ibex_core':
	  (ADD_TC_OP, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c1 in ibex_core':
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c1, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c2 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c2, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c3 in ibex_core':
	  (ADD_TC_OP, ADD_TC_CI_OP9, ADD_TC_CI_OP7, ADD_TC_CI_OP)
	  (WALLACE_CSA_DUMMY_OP8, WALLACE_CSA_DUMMY_OP)
	  (csa_tree_ex_block_i_gen_multdiv_fast.multdiv_i_mul_278_38, WALLACE_CSA_DUMMY_OP6)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c3 in ibex_core':
	  (WALLACE_CSA_DUMMY_OP8_Y_WALLACE_CSA_DUMMY_OP, WALLACE_CSA_DUMMY_OP6)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c3, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c4 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c4, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c5 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c5, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c6 in ibex_core':
	  (ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203, ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_1_c6 in ibex_core':
	  (ADD_TC_OP, final_adder_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_201_Y_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_203_Y_ex_block_i_gen_multdiv_fast.multdiv_i_add_278_200)

Number of non-ctl's : 4
ex_block_i_gen_multdiv_fast.multdiv_i_mux_alu_operand_b_o_425_18 ex_block_i_gen_multdiv_fast.multdiv_i_mux_div_counter_d_425_18 g2388 g2389 
SOP DEBUG : Module= CDN_DP_region_0_1_c6, Cluster= ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create, ctl= 1, Non-ctl= 4
Selected impl_type 4 (factored_form (optimized)) for sop cluster ex_block_i_gen_multdiv_fast.multdiv_i_ctl_md_state_q_425_18_create.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in ibex_core: area: 160098640182 ,dp = 54 mux = 288 sg = slow         worst_clk_period: -1.0000 
    wns: 42847  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  13937153  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_1_c1 in ibex_core: area: 144440510112 ,dp = 19 mux = 317 sg = fast         worst_clk_period: -1.0000 
    wns: 43481  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14118773  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_1_c2 in ibex_core: area: 144716019732 ,dp = 18 mux = 313 sg = very_slow    worst_clk_period: -1.0000 
    wns: 43481  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14269430  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c3 in ibex_core: area: 157531808889 ,dp = 19 mux = 317 sg = very_fast    worst_clk_period: -1.0000 
    wns: 43481  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14132449  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c4 in ibex_core: area: 144784897137 ,dp = 18 mux = 313 sg = very_fast    worst_clk_period: -1.0000 
    wns: 43481  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14269839  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c5 in ibex_core: area: 144784897137 ,dp = 18 mux = 313 sg = very_fast    worst_clk_period: -1.0000 
    wns: 43481  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14269839  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

CDN_DP_region_0_1_c6 in ibex_core: area: 146405812068 ,dp = 19 mux = 319 sg = very_fast    worst_clk_period: -1.0000 
    wns: 43481  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14137313  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  

Not considering config 7 due to bailout. 
Best config: CDN_DP_region_0_1_c1 in ibex_core: area: 144440510112 ,dp = 19 mux = 317 sg = fast         worst_clk_period: -1.0000 
    wns: 43481  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  14118773  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 144440510112.  Fastest config wns;  43481
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c1)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     160098640182       144440510112       144716019732       157531808889       144784897137       144784897137       146405812068  
##>            WNS         -4284.70           -4348.10           -4348.10           -4348.10           -4348.10           -4348.10           -4348.10  
##>            TNS         13937153           14118773           14269430           14132449           14269839           14269839           14137313  
##>    Num Rewrite                0                  5                  4                  8                  4                  4                  5  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  4                  1                  5                  1                  1                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                 15                  4                 38                  6                  6                  6  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c1
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           160098640182 (       )     -601.00 (        )     210977 (        )                    0 (       )              
##> datapath_rewrite_one_def       START           160098640182 (  +0.00)     -601.00 (   +0.00)     210977 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           160098640182 (  +0.00)     -601.00 (   +0.00)     210977 (       0)                    0 (  +0.00)              
##>                                  END           159974660853 (  -0.08)     -619.10 (  -18.10)     212356 (    1379)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           159974660853 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           159974660853 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           159974660853 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           160273129608 (  +0.19)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           159974660853 (  -0.19)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           160273129608 (  +0.19)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           159974660853 (  -0.19)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (a,csaa) inc_with_select --> inc_ci
##>                                  END           158812928622 (  -0.73)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           158812928622 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (na,csaa) inc_with_select --> inc_ci
##>                                  END           157651196391 (  -0.73)     -619.10 (   +0.00)     236691 (   24335)                    0 (  +0.00)           0  
##>  rewrite                       START           158812928622 (  +0.74)     -619.10 (   +0.00)     212356 (  -24335)                    0 (  +0.00)              (na,csaa) inc_ci_with_select_version1 --> inc_ci_with_select_version2
##>                                  END           157651196391 (  -0.73)     -619.10 (   +0.00)     236691 (   24335)                    0 (  +0.00)           0  
##>  rewrite                       START           158812928622 (  +0.74)     -619.10 (   +0.00)     212356 (  -24335)                    0 (  +0.00)              (a,csaa) add_c_with_select_version1 --> add_c_with_select_version2
##>                                  END           158257317555 (  -0.35)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           158257317555 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (a,ar) add_c_ohmux_version1 --> add_c_ohmux_version2
##>                                  END           157095585324 (  -0.73)     -619.10 (   +0.00)     236691 (   24335)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           157095585324 (  +0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)              
##>                                  END           157095585324 (  +0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           157095585324 (  +0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)              
##>                                  END           157095585324 (  +0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           157095585324 (  +0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           157394054079 (  +0.19)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           157095585324 (  -0.19)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)              (na,csaa) and_en --> en_mux   
##>                                  END           157394054079 (  +0.19)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)           0  
##>  rewrite                       START           157095585324 (  -0.19)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END           157081809843 (  -0.01)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           157081809843 (  +0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)              
##>                                  END           157077218016 (  -0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)           0  
##>                                  END           157077218016 (  -1.89)     -619.10 (  -18.10)     236691 (   25714)                    0 (  +0.00)           0  
##> csa_opto                       START           157077218016 (  +0.00)     -619.10 (   +0.00)     236691 (       0)                    0 (  +0.00)              
##>                                  END           163262408985 (  +3.94)     -619.10 (   +0.00)     212356 (  -24335)                    0 (  +0.00)           0  
##>                                  END           163262408985 (  +1.98)     -619.10 (  -18.10)     212356 (    1379)                    0 (  +0.00)           1  
##>canonicalize_by_names           START           163262408985 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163262408985 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           163262408985 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##> rewrite                        START           163262408985 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (a,ar) signed_adder_with_extra_input_bits_from --> signed_adder_with_extra_input_bits_to
##>                                  END           163221082542 (  -0.03)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (na,csaa) combined_csa2_signed_csa_signed_from --> combined_csa2_signed_csa_signed_to
##>                                  END           175945035159 (  +7.80)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  -7.23)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (na,csaa) combined_csa2_signed_csa_signed_from --> combined_csa2_signed_csa_signed_to
##>                                  END           176243503914 (  +7.98)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  -7.39)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              (na,csaa) combined_csa2_signed_csa_signed_from --> combined_csa2_signed_csa_signed_to
##>                                  END           175375648611 (  +7.45)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  -6.93)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> rewrite                        START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           163221082542 (  -0.03)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           1  
##>datapath_csa_factoring_one_gde  START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           163221082542 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  -6.76)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           6  
##>datapath_rewrite_post_share     START           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           152182330434 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152099677548 (  -0.05)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           152099677548 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           152099677548 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           152099677548 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  -0.02)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           152072126586 (  -0.02)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           152072126586 (  -0.02)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           152072126586 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  -0.79)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)              
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>                                  END           150873659739 (  +0.00)     -619.10 (   +0.00)     212356 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START           147989992383 (  -1.91)     -664.40 (  -45.30)     212627 (     271)                    0 (  +0.00)              
##>                                  END           146851219287 (  -0.77)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START           146851219287 (  +0.00)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)              
##>                                  END           146851219287 (  +0.00)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START           146851219287 (  +0.00)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)              
##>                                  END           144564489441 (  -1.56)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)           0  
##>speculate_in_gdef               START           144564489441 (  +0.00)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)              
##> pre_speculate_mux_merge        START           144564489441 (  +0.00)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)              
##>                                  END           144564489441 (  +0.00)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)           0  
##>                                  END           144564489441 (  +0.00)     -664.40 (   +0.00)     212627 (       0)                    0 (  +0.00)           0  
##>create_score                    START           144440510112 (  -0.09)    -4348.10 (-3683.70)   14118773 (13906146)                    0 (  +0.00)              
##>                                  END           144440510112 (  +0.00)    -4348.10 (   +0.00)   14118773 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c1
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'fast' configuration 1 for module 'CDN_DP_region_0_1_c1'.
          Optimizations applied to 'fast' configuration:
            rewriting(5), factoring(0), sharing(4), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_0_c1 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c2 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c3 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c4 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c5 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c6 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_0_c7 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_0_c7 in ibex_core: area: 610712991 ,dp = 0 mux = 2 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 610712991.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        610712991          610712991          610712991          610712991          610712991          610712991          610712991          610712991  
##>            WNS         +1137.40           +1137.40           +1137.40           +1137.40           +1137.40           +1137.40           +1137.40           +1137.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              610712991 (       )     1137.40 (        )          0 (        )                    0 (       )              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              610712991 (  +0.00)     1137.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_2_c0 in ibex_core: area: 463774527 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 skipped
CDN_DP_region_0_2_c1 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c2 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c3 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c4 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c5 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c6 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
CDN_DP_region_0_2_c7 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
 is current best
Best config: CDN_DP_region_0_2_c7 in ibex_core: area: 463774527 ,dp = 0 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
    power:  -9223372036854775808  
  Smallest config area : 463774527.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        463774527          463774527          463774527          463774527          463774527          463774527          463774527          463774527  
##>            WNS         +1682.50           +1658.40           +1658.40           +1658.40           +1658.40           +1658.40           +1658.40           +1658.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_2_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              463774527 (       )     1682.50 (        )          0 (        )                    0 (       )              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              463774527 (  +0.00)     1682.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (  -24.10)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              463774527 (  +0.00)     1658.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ibex_core'.
Number of big hc bmuxes after = 1
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed bit-level redundancy removal (accepts: 9, rejects: 0, runtime: 4.128s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ibex_core, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.005s)

Stage: post_rtlopt
-----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (ms) | 
-----------------------------------------------------------------
| hlo_redundancy_removal_bit |       9 |       0 |      4128.00 | 
| hlo_logic_reduction        |       0 |       0 |         2.00 | 
| hlo_mux_reorder            |       0 |       0 |         5.00 | 
-----------------------------------------------------------------
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ibex_core, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.851s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       851.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                                                                                   Message Text                                                                                   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-250   |Info   |   42|Processing multi-dimensional arrays.                                                                                                                                              |
|CDFG-372   |Info   |  878|Bitwidth mismatch in assignment.                                                                                                                                                  |
|           |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments  |
|           |       |     | inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any    |
|           |       |     | bitwidth mismatch that appears in this implicit assignment.                                                                                                                      |
|CDFG-472   |Warning|   24|Unreachable statements for case item.                                                                                                                                             |
|CDFG-500   |Info   |   48|Unused module input port.                                                                                                                                                         |
|           |       |     |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                                |
|CDFG-508   |Warning|    1|Removing unused register.                                                                                                                                                         |
|           |       |     |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use|
|           |       |     | a pragma in the RTL.                                                                                                                                                             |
|CDFG-738   |Info   |  159|Common subexpression eliminated.                                                                                                                                                  |
|CDFG-739   |Info   |  159|Common subexpression kept.                                                                                                                                                        |
|CDFG-769   |Info   |   30|Identified sum-of-products logic to be optimized during syn_generic.                                                                                                              |
|CDFG-771   |Info   |   28|Replaced logic with a constant value.                                                                                                                                             |
|CDFG-818   |Warning|    1|Using default parameter value for module elaboration.                                                                                                                             |
|CWD-19     |Info   |  651|An implementation was inferred.                                                                                                                                                   |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                                                                                                                                                        |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                                                                                                                                                   |
|DPOPT-3    |Info   |    3|Implementing datapath configurations.                                                                                                                                             |
|DPOPT-4    |Info   |    3|Done implementing datapath configurations.                                                                                                                                        |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                                                                                                                                                     |
|DPOPT-10   |Info   |   21|Optimized a mux chain.                                                                                                                                                            |
|ELAB-1     |Info   |    1|Elaborating Design.                                                                                                                                                               |
|ELAB-2     |Info   |   23|Elaborating Subdesign.                                                                                                                                                            |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                                                                                                                                          |
|ELABUTL-132|Info   |   13|Unused instance port.                                                                                                                                                             |
|           |       |     |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                                                      |
|GLO-12     |Info   |   39|Replacing a flip-flop with a logic constant 0.                                                                                                                                    |
|           |       |     |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the      |
|           |       |     | complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                                                           |
|GLO-13     |Info   |    2|Replacing a flip-flop with a logic constant 1.                                                                                                                                    |
|           |       |     |To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.                           |
|GLO-34     |Info   |   11|Deleting instances not driving any primary outputs.                                                                                                                               |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the   |
|           |       |     | list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the|
|           |       |     | complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                     |
|GLO-40     |Info   |    4|Combinational hierarchical blocks with identical inputs have been merged.                                                                                                         |
|           |       |     |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root attribute to 'false' or |
|           |       |     | the 'merge_combinational_hier_instance' instance attribute to 'false'.                                                                                                           |
|GLO-42     |Info   |   17|Equivalent sequential instances have been merged.                                                                                                                                 |
|           |       |     |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute |
|           |       |     | to 'false'.                                                                                                                                                                      |
|GLO-45     |Info   |   41|Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                                         |
|           |       |     |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization.|
|GLO-46     |Info   |    1|Combinational hierarchical instances are merged.                                                                                                                                  |
|GLO-51     |Info   |   15|Hierarchical instance automatically ungrouped.                                                                                                                                    |
|           |       |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to    |
|           |       |     | 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                      |
|LBR-9      |Warning|   26|Library cell has no output pins defined.                                                                                                                                          |
|           |       |     |Add the missing output pin(s)                                                                                                                                                     |
|           |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is  |
|           |       |     | no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it |
|           |       |     | will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The   |
|           |       |     | message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                   |
|           |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                                               |
|LBR-40     |Info   |   13|An unsupported construct was detected in this library.                                                                                                                            |
|           |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                                                 |
|LBR-81     |Warning|   12|Non-monotonic wireload model found.                                                                                                                                               |
|           |       |     |Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.                          |
|LBR-155    |Info   |  136|Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                                          |
|           |       |     |The 'timing_sense' attribute will be respected.                                                                                                                                   |
|LBR-158    |Warning|    1|Libcell will be treated as a timing model.                                                                                                                                        |
|           |       |     |Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.                                                                                             |
|LBR-161    |Info   |    1|Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                        |
|LBR-162    |Info   |   86|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                           |
|           |       |     |Setting the 'timing_sense' to non_unate.                                                                                                                                          |
|LBR-412    |Info   |    2|Created nominal operating condition.                                                                                                                                              |
|           |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)   |
|           |       |     | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                    |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                                      |
|RTLOPT-30  |Info   |    9|Accepted resource sharing opportunity.                                                                                                                                            |
|RTLOPT-40  |Info   |    9|Transformed datapath macro.                                                                                                                                                       |
|RTLOPT-54  |Warning|  722|Use of 'parallel_case' pragma may hinder datapath resource sharing.                                                                                                               |
|SYNTH-1    |Info   |    1|Synthesizing.                                                                                                                                                                     |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                                                                                                                                         |
|VLOGPT-601 |Warning|   12|Ignoring duplicate package definition.                                                                                                                                            |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 48 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Id  |Sev |Count|                                                                                       Message Text                                                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|GB-6  |Info|    3|A datapath component has been ungrouped.                                                                                                                                                  |
|GLO-51|Info|   15|Hierarchical instance automatically ungrouped.                                                                                                                                            |
|      |    |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You|
|      |    |     | can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                          |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:  -241 ps
Target path end-point (Pin: if_stage_i_instr_rdata_id_o_reg[17]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   940        100.0
Excluded from State Retention     940        100.0
    - Will not convert            940        100.0
      - Preserved                   0          0.0
      - Power intent excluded     940        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 236, CPU_Time 237.94188099999997
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) | 100.0(100.0) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  99.6( 99.6) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.4(  0.4) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            4         -         -     14498    258304       383
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     16455    172707       997
##>G:PostGen Opt                        1         -         -     16455    172707       997
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                             235
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      241
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ibex_core' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus_script_IBEX.tcl) 48: syn_map
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | none   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: _default_ typical gate delay: 148.9 ps std_slew: 20.6 ps std_load: 5.1 fF
Mapping ChipWare ICG instances in ibex_core
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Info    : Mapping. [SYNTH-4]
        : Mapping 'ibex_core' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  99.2( 99.2) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.4(  0.4) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.4(  0.4) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  99.2( 98.7) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.4(  0.4) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.4(  0.4) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:02) |  00:00:00(00:00:01) |   0.0(  0.4) |   21:21:39 (Aug22) |  997.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 371 combo usable cells and 70 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 48 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:  -217 ps
Target path end-point (Pin: if_stage_i_instr_rdata_alu_id_o_reg[29]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 48 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                93805     -723 
            Worst cost_group: clk_i, WNS: -723.6
            Path: if_stage_i_instr_valid_id_q_reg/CK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clk_i              -217     -724     -12%     4000 

 
Global incremental target info
==============================
Cost Group 'clk_i' target slack:  -724 ps
Target path end-point (Pin: if_stage_i_instr_rdata_alu_id_o_reg[28]/D (sky130_fd_sc_hd__dfxtp_4/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------
|   Id   |Sev |Count|                 Message Text                 |
--------------------------------------------------------------------
|PA-7    |Info|   52|Resetting power analysis results.             |
|        |    |     |All computed switching activities are removed.|
|PHYS-752|Info|    1|Partition Based Synthesis execution skipped.  |
|SYNTH-2 |Info|    1|Done synthesizing.                            |
|SYNTH-4 |Info|    1|Mapping.                                      |
--------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               87307     -732 
            Worst cost_group: clk_i, WNS: -732.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[16]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clk_i              -724     -732      +0%     4000 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   940        100.0
Excluded from State Retention     940        100.0
    - Will not convert            940        100.0
      - Preserved                   0          0.0
      - Power intent excluded     940        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 117, CPU_Time 122.05784300000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  65.7( 66.3) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   21:21:39 (Aug22) |  997.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:29(00:11:59) |  00:02:02(00:01:57) |  33.7( 32.9) |   21:23:36 (Aug22) |  954.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ibex_core/fv_map.fv.json' for netlist 'fv/ibex_core/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/ibex_core/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ibex_core/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 5, CPU_Time 5.760721999999987
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  64.7( 65.4) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   21:21:39 (Aug22) |  997.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:29(00:11:59) |  00:02:02(00:01:57) |  33.2( 32.4) |   21:23:36 (Aug22) |  954.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:35(00:12:04) |  00:00:05(00:00:05) |   1.6(  1.4) |   21:23:41 (Aug22) |  936.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.7659940000000347
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  64.6( 65.2) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   21:21:39 (Aug22) |  997.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:29(00:11:59) |  00:02:02(00:01:57) |  33.1( 32.3) |   21:23:36 (Aug22) |  954.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:35(00:12:04) |  00:00:05(00:00:05) |   1.6(  1.4) |   21:23:41 (Aug22) |  936.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:36(00:12:05) |  00:00:00(00:00:01) |   0.2(  0.3) |   21:23:42 (Aug22) |  936.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ibex_core ... 

Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  64.4( 65.0) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   21:21:39 (Aug22) |  997.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:29(00:11:59) |  00:02:02(00:01:57) |  33.0( 32.2) |   21:23:36 (Aug22) |  954.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:35(00:12:04) |  00:00:05(00:00:05) |   1.6(  1.4) |   21:23:41 (Aug22) |  936.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:36(00:12:05) |  00:00:00(00:00:01) |   0.2(  0.3) |   21:23:42 (Aug22) |  936.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:37(00:12:06) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:23:43 (Aug22) |  936.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 87236     -722   -263311         0        0
            Worst cost_group: clk_i, WNS: -722.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[16]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                87236     -722   -263311         0        0
            Worst cost_group: clk_i, WNS: -722.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[16]/D
 incr_delay                89953     -475   -196855         0        0
            Worst cost_group: clk_i, WNS: -475.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 incr_delay                91252     -424   -170780         0        0
            Worst cost_group: clk_i, WNS: -424.6
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][29]/D
 incr_delay                91395     -414   -166870         0        0
            Worst cost_group: clk_i, WNS: -414.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[11]/D
 incr_delay                91416     -413   -166549         0        0
            Worst cost_group: clk_i, WNS: -413.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       738  (      234 /      257 )  5.20
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       207  (        0 /        0 )  0.00
    plc_st_fence       207  (        0 /        0 )  0.00
        plc_star       207  (        0 /        0 )  0.00
      plc_laf_st       207  (        0 /        0 )  0.00
 plc_laf_st_fence       207  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       593  (      138 /      140 )  4.36
   plc_laf_lo_st       201  (        0 /        0 )  0.00
       plc_lo_st       201  (        0 /        0 )  0.00
        mb_split       201  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                  91416     -413   -166549         0        0
            Worst cost_group: clk_i, WNS: -413.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_id_o_reg[17]/D
 incr_tns                  89897     -400   -134188        89        4
            Worst cost_group: clk_i, WNS: -400.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 incr_tns                  89897     -400   -134188        89        4
            Worst cost_group: clk_i, WNS: -400.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      2809  (      211 /      402 )  7.63
   plc_laf_lo_st      2598  (        0 /        0 )  0.00
       plc_lo_st      2598  (        0 /        0 )  0.00
            fopt      2598  (        0 /        0 )  0.12
       crit_dnsz      2421  (      315 /      580 )  6.44
             dup      2283  (        5 /        8 )  0.30
        setup_dn      2278  (        1 /        2 )  0.08
        mb_split      2277  (        0 /        0 )  0.01

PBS_TechMap-Postmap Cleanup - Elapsed_Time 26, CPU_Time 30.228531999999916
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  59.5( 60.7) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   21:21:39 (Aug22) |  997.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:29(00:11:59) |  00:02:02(00:01:57) |  30.5( 30.1) |   21:23:36 (Aug22) |  954.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:35(00:12:04) |  00:00:05(00:00:05) |   1.4(  1.3) |   21:23:41 (Aug22) |  936.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:36(00:12:05) |  00:00:00(00:00:01) |   0.2(  0.3) |   21:23:42 (Aug22) |  936.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:37(00:12:06) |  00:00:01(00:00:01) |   0.3(  0.3) |   21:23:43 (Aug22) |  936.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:07(00:12:32) |  00:00:30(00:00:26) |   7.6(  6.7) |   21:24:09 (Aug22) |  937.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:28(00:06:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:17:40 (Aug22) |  383.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:25(00:09:59) |  00:03:57(00:03:56) |  59.4( 60.7) |   21:21:36 (Aug22) |  997.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:26(00:10:00) |  00:00:01(00:00:01) |   0.2(  0.3) |   21:21:37 (Aug22) |  997.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:01) |  00:00:01(00:00:01) |   0.2(  0.3) |   21:21:38 (Aug22) |  997.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:27(00:10:02) |  00:00:00(00:00:01) |   0.0(  0.3) |   21:21:39 (Aug22) |  997.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:29(00:11:59) |  00:02:02(00:01:57) |  30.5( 30.1) |   21:23:36 (Aug22) |  954.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:35(00:12:04) |  00:00:05(00:00:05) |   1.4(  1.3) |   21:23:41 (Aug22) |  936.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:36(00:12:05) |  00:00:00(00:00:01) |   0.2(  0.3) |   21:23:42 (Aug22) |  936.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:37(00:12:06) |  00:00:01(00:00:01) |   0.2(  0.3) |   21:23:43 (Aug22) |  936.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:07(00:12:32) |  00:00:30(00:00:26) |   7.5(  6.7) |   21:24:09 (Aug22) |  937.7 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:07:08(00:12:32) |  00:00:01(00:00:00) |   0.2(  0.0) |   21:24:09 (Aug22) |  937.7 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     16455    172707       997
##>M:Pre Cleanup                        0         -         -     16455    172707       997
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      5         -         -     11165     87301       936
##>M:Const Prop                         0      -722    263160     11165     87301       936
##>M:Cleanup                           26      -400    134188     12070     89896       937
##>M:MBCI                               0         -         -     12070     89896       937
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             120
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      151
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus_script_IBEX.tcl) 49: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 89897     -400   -134188        89        4
            Worst cost_group: clk_i, WNS: -400.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
-------------------------------------------------------------------------------
 const_prop                89897     -400   -134188        89        4
            Worst cost_group: clk_i, WNS: -400.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 simp_cc_inputs            89770     -400   -132945        89        4
            Worst cost_group: clk_i, WNS: -400.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 89770     -400   -132945        89        4
            Worst cost_group: clk_i, WNS: -400.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                89770     -400   -132945        89        4
            Worst cost_group: clk_i, WNS: -400.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 incr_delay                90279     -347   -127077        89        4
            Worst cost_group: clk_i, WNS: -347.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 incr_delay                90729     -321   -113917        89        4
            Worst cost_group: clk_i, WNS: -321.3
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   rf_wdata_wb_ecc_o[24]
 incr_delay                90892     -315   -111666        89        4
            Worst cost_group: clk_i, WNS: -315.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                91110     -308   -110255        89        4
            Worst cost_group: clk_i, WNS: -308.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                91371     -290   -116744         0        0
            Worst cost_group: clk_i, WNS: -290.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[13]/CK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_delay                91575     -277    -97866         0        0
            Worst cost_group: clk_i, WNS: -277.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[28]/CLK -->
                    rf_wdata_wb_ecc_o[24]
 incr_delay                91890     -265    -94845         0        0
            Worst cost_group: clk_i, WNS: -265.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][0]/D
 incr_delay                91985     -262    -92636         0        0
            Worst cost_group: clk_i, WNS: -262.2
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                92039     -259    -91201         0        0
            Worst cost_group: clk_i, WNS: -259.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 incr_delay                92614     -256    -90635         0        0
            Worst cost_group: clk_i, WNS: -256.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
         if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_err_q_reg[1]/D
 incr_delay                92789     -250    -88330         0        0
            Worst cost_group: clk_i, WNS: -250.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[14]/CK -->
   if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[0][16]/D
 incr_delay                92976     -246    -87174         0        0
            Worst cost_group: clk_i, WNS: -246.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                93283     -233    -86870         0        0
            Worst cost_group: clk_i, WNS: -233.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz      1573  (      257 /      437 )  13.40
       crit_upsz      1604  (      159 /      194 )  5.70
       crit_slew      1138  (       52 /      103 )  3.70
        setup_dn       760  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       760  (        0 /        0 )  0.00
    plc_st_fence       760  (        0 /        0 )  0.00
        plc_star       760  (        0 /        0 )  0.00
      plc_laf_st       760  (        0 /        0 )  0.00
 plc_laf_st_fence       760  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       760  (        0 /        0 )  0.00
       plc_lo_st       760  (        0 /        0 )  0.00
            fopt       760  (        0 /        0 )  0.05
       crit_swap       811  (        7 /        7 )  1.12
       mux2_swap       756  (        0 /        0 )  0.03
       crit_dnsz      1276  (       81 /       97 )  3.12
       load_swap       821  (        8 /        8 )  0.51
            fopt      1220  (       65 /       79 )  4.54
        setup_dn       761  (        0 /        0 )  0.01
       load_isol      1128  (       86 /      110 )  8.45
       load_isol       716  (        0 /        0 )  0.89
        move_for       874  (       14 /       17 )  1.01
        move_for       701  (        2 /        2 )  0.18
          rem_bi       672  (        1 /        3 )  0.08
         offload       634  (        0 /        0 )  0.00
          rem_bi       683  (        1 /       18 )  0.87
         offload       715  (        2 /        5 )  0.42
           phase       671  (        0 /        0 )  0.00
        in_phase       671  (        0 /        0 )  0.00
       merge_bit       898  (        9 /       20 )  0.50
     merge_idrvr       676  (        0 /        0 )  0.00
     merge_iload       676  (        0 /        0 )  0.00
    merge_idload       686  (        1 /       16 )  0.68
      merge_drvr       708  (        4 /       22 )  0.99
      merge_load       644  (        0 /       17 )  0.74
          decomp       741  (        8 /        8 )  2.18
        p_decomp       668  (        0 /        0 )  0.45
       gate_deco       287  (        0 /        0 )  3.84
       gcomp_tim      1571  (       20 /       43 )  6.55
        levelize       646  (        0 /        5 )  0.27
        mb_split       646  (        0 /        0 )  0.00
             dup       669  (        7 /        8 )  1.01
      mux_retime       599  (        0 /        0 )  0.00
         buf2inv       599  (        0 /        0 )  0.00
             exp       123  (        9 /       92 )  5.22
       gate_deco       263  (        0 /        0 )  3.83
       gcomp_tim      1565  (       19 /       74 )  6.96
  inv_pair_2_buf       852  (        0 /        0 )  0.01

 incr_delay                93336     -232    -85579         0        0
            Worst cost_group: clk_i, WNS: -232.5
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][23]/D
 incr_delay                93789     -218    -85330         0        0
            Worst cost_group: clk_i, WNS: -218.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                93990     -212    -79890         0        0
            Worst cost_group: clk_i, WNS: -212.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                94552     -171    -60059         0        0
            Worst cost_group: clk_i, WNS: -171.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[4]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                94869     -156    -56713         0        0
            Worst cost_group: clk_i, WNS: -156.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                95010     -153    -56478         0        0
            Worst cost_group: clk_i, WNS: -153.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                95230     -144    -54159         0        0
            Worst cost_group: clk_i, WNS: -144.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                95222     -138    -53130         0        0
            Worst cost_group: clk_i, WNS: -138.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                95279     -137    -51324         0        0
            Worst cost_group: clk_i, WNS: -137.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                95543     -119    -45448         0        0
            Worst cost_group: clk_i, WNS: -119.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                95536     -119    -44931         0        0
            Worst cost_group: clk_i, WNS: -119.3
            Path:
 ex_block_i_gen_multdiv_fast.multdiv_i_gen_mult_fast.mult_state_q_reg[0]/CK -->
   id_stage_i_imd_val_q_reg[0][31]/D
 incr_delay                95970     -106    -42217         0        0
            Worst cost_group: clk_i, WNS: -106.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96082     -100    -37485         0        0
            Worst cost_group: clk_i, WNS: -100.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96083      -99    -37396         0        0
            Worst cost_group: clk_i, WNS: -99.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[4]/D
 incr_delay                96059      -98    -36871         0        0
            Worst cost_group: clk_i, WNS: -98.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[1]/CK -->
                    if_stage_i_pc_id_o_reg[2]/D
 incr_delay                96066      -97    -34028         0        0
            Worst cost_group: clk_i, WNS: -97.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_pc_id_o_reg[2]/D
 incr_delay                96166      -95    -31684         0        0
            Worst cost_group: clk_i, WNS: -95.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96210      -94    -31360         0        0
            Worst cost_group: clk_i, WNS: -94.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96425      -86    -28414         0        0
            Worst cost_group: clk_i, WNS: -86.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_pc_id_o_reg[5]/D
 incr_delay                96425      -86    -28409         0        0
            Worst cost_group: clk_i, WNS: -86.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_pc_id_o_reg[5]/D
 incr_delay                96437      -85    -28221         0        0
            Worst cost_group: clk_i, WNS: -85.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96436      -84    -27273         0        0
            Worst cost_group: clk_i, WNS: -84.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96447      -83    -26679         0        0
            Worst cost_group: clk_i, WNS: -83.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_pc_id_o_reg[5]/D
 incr_delay                96554      -77    -24134         0        0
            Worst cost_group: clk_i, WNS: -77.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_pc_id_o_reg[5]/D
 incr_delay                96557      -73    -22420         0        0
            Worst cost_group: clk_i, WNS: -73.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96575      -72    -22161         0        0
            Worst cost_group: clk_i, WNS: -72.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                96692      -68    -20934         0        0
            Worst cost_group: clk_i, WNS: -68.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                96704      -68    -20887         0        0
            Worst cost_group: clk_i, WNS: -68.0
            Path: load_store_unit_i_ls_fsm_cs_reg[0]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                96743      -67    -20741         0        0
            Worst cost_group: clk_i, WNS: -67.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                96766      -66    -20719         0        0
            Worst cost_group: clk_i, WNS: -66.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                96775      -66    -20705         0        0
            Worst cost_group: clk_i, WNS: -66.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[5]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                96777      -65    -19982         0        0
            Worst cost_group: clk_i, WNS: -65.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                96916      -63    -18991         0        0
            Worst cost_group: clk_i, WNS: -63.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97071      -61    -18617         0        0
            Worst cost_group: clk_i, WNS: -61.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97034      -61    -18440         0        0
            Worst cost_group: clk_i, WNS: -61.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                97067      -59    -17815         0        0
            Worst cost_group: clk_i, WNS: -59.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97064      -59    -17807         0        0
            Worst cost_group: clk_i, WNS: -59.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97033      -59    -17867         0        0
            Worst cost_group: clk_i, WNS: -59.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                97017      -59    -17474         0        0
            Worst cost_group: clk_i, WNS: -59.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97086      -57    -16407         0        0
            Worst cost_group: clk_i, WNS: -57.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97245      -48    -13268         0        0
            Worst cost_group: clk_i, WNS: -48.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97253      -48    -13186         0        0
            Worst cost_group: clk_i, WNS: -48.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                97258      -48    -13048         0        0
            Worst cost_group: clk_i, WNS: -48.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                97264      -48    -12989         0        0
            Worst cost_group: clk_i, WNS: -48.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                97373      -45    -12183         0        0
            Worst cost_group: clk_i, WNS: -45.9
            Path: load_store_unit_i_ls_fsm_cs_reg[0]/CK -->
    if_stage_i_gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[1][1]/D
 incr_delay                97380      -45    -11875         0        0
            Worst cost_group: clk_i, WNS: -45.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                97566      -44    -11321         0        0
            Worst cost_group: clk_i, WNS: -44.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                97594      -42    -10056         0        0
            Worst cost_group: clk_i, WNS: -42.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       196  (       33 /      183 )  41.36
        crr_glob       327  (       11 /       33 )  2.65
         crr_200       482  (      164 /      464 )  18.32
        crr_glob       887  (      142 /      164 )  3.71
         crr_300       337  (       80 /      317 )  15.75
        crr_glob       819  (       60 /       80 )  2.60
         crr_400       296  (      100 /      282 )  18.16
        crr_glob       794  (       72 /      100 )  3.02
         crr_111       442  (      134 /      434 )  45.62
        crr_glob       772  (       68 /      134 )  7.23
         crr_210       371  (       78 /      351 )  30.10
        crr_glob       721  (       35 /       78 )  3.85
         crr_110       456  (      144 /      444 )  25.17
        crr_glob       790  (      105 /      144 )  4.36
         crr_101       487  (      135 /      435 )  20.14
        crr_glob      1014  (       93 /      135 )  4.31
         crr_201       297  (       53 /      287 )  17.04
        crr_glob       558  (       34 /       53 )  2.60
         crr_211       190  (       10 /      182 )  25.68
        crr_glob       320  (        0 /       10 )  1.40
        crit_msz       974  (      168 /      293 )  8.91
       crit_upsz      1055  (      132 /      161 )  3.76
       crit_slew       454  (       19 /       31 )  1.21
        setup_dn       736  (        0 /        0 )  0.08
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       369  (        0 /        0 )  0.00
    plc_st_fence       369  (        0 /        0 )  0.00
        plc_star       369  (        0 /        0 )  0.00
      plc_laf_st       369  (        0 /        0 )  0.00
 plc_laf_st_fence       369  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       369  (        0 /        0 )  0.00
            fopt       839  (       15 /       19 )  1.56
       crit_swap       437  (        5 /        9 )  0.61
       mux2_swap       368  (        0 /        0 )  0.00
       crit_dnsz       636  (        8 /       17 )  1.04
       load_swap       373  (        0 /        0 )  0.20
            fopt       839  (       15 /       19 )  1.56
        setup_dn       736  (        0 /        0 )  0.08
       load_isol       955  (       26 /       29 )  3.69
       load_isol       955  (       26 /       29 )  3.69
        move_for       822  (        1 /        2 )  0.33
        move_for       822  (        1 /        2 )  0.33
          rem_bi       802  (        0 /        9 )  0.46
         offload       802  (        0 /        4 )  0.19
          rem_bi       802  (        0 /        9 )  0.46
         offload       802  (        0 /        4 )  0.19
       merge_bit       454  (        3 /        4 )  0.19
     merge_idrvr       365  (        0 /        0 )  0.00
     merge_iload       365  (        0 /        0 )  0.00
    merge_idload       365  (        0 /       10 )  0.40
      merge_drvr       365  (        0 /       19 )  0.81
      merge_load       365  (        0 /       19 )  0.84
           phase       365  (        0 /        0 )  0.00
          decomp       365  (        0 /        0 )  0.40
        p_decomp       365  (        0 /        0 )  0.14
       gate_deco       234  (        1 /        1 )  4.56
       gcomp_tim      2355  (        1 /        3 )  8.13
        levelize       395  (        0 /        4 )  0.25
        mb_split       395  (        0 /        0 )  0.00
        in_phase       395  (        0 /        0 )  0.00
             dup       428  (        2 /        4 )  0.65
      mux_retime       398  (        0 /        0 )  0.00
         buf2inv       398  (        0 /        0 )  0.00
             exp       203  (        4 /      176 )  9.62
       gate_deco       234  (        1 /        1 )  4.56
       gcomp_tim      2355  (        1 /        3 )  8.13
  inv_pair_2_buf       594  (        0 /        1 )  0.04
 init_drc                  97594      -42    -10056         0        0
            Worst cost_group: clk_i, WNS: -42.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  97594      -42    -10056         0        0
            Worst cost_group: clk_i, WNS: -42.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_tns                  97855      -37      -718         0        0
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_tns                  97855      -37      -718         0        0
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       932  (        7 /        9 )  0.47
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       925  (      147 /      318 )  6.20
       crit_upsz       778  (       90 /      155 )  1.84
   plc_laf_lo_st       688  (        0 /        0 )  0.00
       plc_lo_st       688  (        0 /        0 )  0.00
       crit_swap       688  (        3 /       26 )  0.58
       mux2_swap       685  (        0 /        0 )  0.01
       crit_dnsz       777  (       60 /      185 )  2.17
       load_swap       625  (        7 /       43 )  0.50
            fopt       618  (       10 /       33 )  1.02
        setup_dn       608  (        2 /        2 )  0.08
       load_isol       606  (        7 /       32 )  3.47
       load_isol       599  (        0 /        0 )  0.98
        move_for       599  (        3 /       12 )  0.54
        move_for       596  (        1 /        8 )  0.38
          rem_bi       595  (        6 /       11 )  0.28
         offload       589  (        0 /        8 )  0.25
          rem_bi       589  (        3 /        4 )  0.39
         offload       586  (        2 /        9 )  0.59
       merge_bit       654  (       17 /       25 )  0.24
     merge_idrvr       568  (        0 /        0 )  0.00
     merge_iload       568  (        0 /        0 )  0.01
    merge_idload       568  (        1 /        1 )  0.12
      merge_drvr       567  (        0 /        0 )  0.07
      merge_load       567  (        0 /        0 )  0.09
           phase       567  (        0 /        0 )  0.00
          decomp       567  (        9 /       11 )  1.17
        p_decomp       558  (        0 /        1 )  0.56
       gate_deco       175  (        3 /        4 )  2.75
       gcomp_tim      1532  (        9 /       34 )  6.03
        levelize       546  (        0 /        0 )  0.03
        mb_split       546  (        0 /        0 )  0.01
             dup       546  (        3 /        5 )  0.53
      mux_retime       543  (        0 /        0 )  0.00
       crr_local       543  (       57 /      130 )  17.22
       crr_local       486  (       11 /       72 )  10.11
         buf2inv       475  (        0 /        0 )  0.00

 init_area                 97855      -37      -718         0        0
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 undup                     97792      -37      -718         0        0
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 rem_buf                   97256      -37      -718         0        0
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 rem_inv                   93236      -37      -674         0        0
            Worst cost_group: clk_i, WNS: -37.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 merge_bi                  92110      -37      -628         0        0
            Worst cost_group: clk_i, WNS: -37.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 merge_bi                  92091      -37      -628         0        0
            Worst cost_group: clk_i, WNS: -37.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 merge_bi                  92018      -37      -628         0        0
            Worst cost_group: clk_i, WNS: -37.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 seq_res_area              91946      -37      -628         0        0
            Worst cost_group: clk_i, WNS: -37.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 io_phase                  91683      -37      -628         0        0
            Worst cost_group: clk_i, WNS: -37.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 gate_comp                 91165      -37      -620         0        0
            Worst cost_group: clk_i, WNS: -37.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 glob_area                 90694      -37      -613         0        0
            Worst cost_group: clk_i, WNS: -37.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 area_down                 87486      -36      -593         0        0
            Worst cost_group: clk_i, WNS: -36.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 size_n_buf                87463      -36      -593         0        0
            Worst cost_group: clk_i, WNS: -36.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 rem_buf                   87368      -36      -593         0        0
            Worst cost_group: clk_i, WNS: -36.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 rem_inv                   87150      -36      -593         0        0
            Worst cost_group: clk_i, WNS: -36.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 merge_bi                  87083      -36      -589         0        0
            Worst cost_group: clk_i, WNS: -36.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 merge_bi                  87075      -36      -589         0        0
            Worst cost_group: clk_i, WNS: -36.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        23  (        8 /       11 )  0.24
         rem_buf       212  (       85 /       94 )  0.88
         rem_inv      1784  (      919 /      983 )  6.15
        merge_bi       674  (      319 /      375 )  3.19
      rem_inv_qb       329  (        0 /        2 )  0.71
    seq_res_area        25  (        3 /        3 )  8.20
        io_phase       749  (      110 /      142 )  2.94
       gate_comp      4673  (      129 /      151 )  16.82
       gcomp_mog        10  (        0 /        0 )  1.48
       glob_area        91  (       80 /       91 )  3.55
       area_down       404  (      214 /      267 )  6.38
      size_n_buf         2  (        1 /        1 )  0.15
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       127  (       16 /       21 )  0.48
         rem_inv       629  (       51 /       73 )  2.01
        merge_bi       336  (       22 /       57 )  1.88
      rem_inv_qb       391  (        0 /        3 )  0.84

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                87075      -36      -589         0        0
            Worst cost_group: clk_i, WNS: -36.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87130      -36      -588         0        0
            Worst cost_group: clk_i, WNS: -36.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87149      -34      -461         0        0
            Worst cost_group: clk_i, WNS: -34.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87155      -30      -445         0        0
            Worst cost_group: clk_i, WNS: -30.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87146      -29      -366         0        0
            Worst cost_group: clk_i, WNS: -29.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87152      -27      -298         0        0
            Worst cost_group: clk_i, WNS: -27.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87183      -24      -247         0        0
            Worst cost_group: clk_i, WNS: -24.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87174      -19      -411         0        0
            Worst cost_group: clk_i, WNS: -19.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[6]/D
 incr_delay                87326      -13      -372         0        0
            Worst cost_group: clk_i, WNS: -13.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87322      -13      -372         0        0
            Worst cost_group: clk_i, WNS: -13.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87325      -12      -361         0        0
            Worst cost_group: clk_i, WNS: -12.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87331      -12      -341         0        0
            Worst cost_group: clk_i, WNS: -12.1
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87318      -11      -340         0        0
            Worst cost_group: clk_i, WNS: -11.9
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87354       -7      -158         0        0
            Worst cost_group: clk_i, WNS: -7.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87344       -6      -133         0        0
            Worst cost_group: clk_i, WNS: -6.7
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87364       -5       -52         0        0
            Worst cost_group: clk_i, WNS: -5.2
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87372       -4       -50         0        0
            Worst cost_group: clk_i, WNS: -4.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87381       -4       -50         0        0
            Worst cost_group: clk_i, WNS: -4.6
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87379       -4       -49         0        0
            Worst cost_group: clk_i, WNS: -4.5
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                87404       -4       -46         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       120  (        3 /      115 )  24.17
        crr_glob       199  (        1 /        3 )  0.93
         crr_200       140  (       11 /      134 )  3.43
        crr_glob       239  (        7 /       11 )  0.65
         crr_300       109  (       11 /      102 )  3.82
        crr_glob       247  (        3 /       11 )  0.89
         crr_400        69  (        6 /       64 )  2.87
        crr_glob       194  (        0 /        6 )  0.57
         crr_111       244  (       17 /      239 )  16.47
        crr_glob       305  (        8 /       17 )  1.55
         crr_210       120  (        9 /      115 )  7.70
        crr_glob       227  (        3 /        9 )  0.77
         crr_110       371  (       61 /      361 )  14.24
        crr_glob       654  (       36 /       61 )  2.71
         crr_101       216  (       13 /      176 )  5.54
        crr_glob       245  (        4 /       13 )  0.98
         crr_201       117  (       10 /      112 )  4.96
        crr_glob       193  (        0 /       10 )  0.92
         crr_211       131  (        8 /      126 )  15.43
        crr_glob       236  (        2 /        8 )  1.07
        crit_msz       337  (       39 /       82 )  3.16
       crit_upsz       263  (        7 /       22 )  1.14
       crit_slew       207  (        0 /        5 )  0.43
        setup_dn       416  (        0 /        0 )  0.06
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       207  (        0 /        0 )  0.00
    plc_st_fence       207  (        0 /        0 )  0.00
        plc_star       207  (        0 /        0 )  0.00
      plc_laf_st       207  (        0 /        0 )  0.00
 plc_laf_st_fence       207  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       207  (        0 /        0 )  0.00
            fopt       439  (        4 /        5 )  0.39
       crit_swap       207  (        0 /        6 )  0.42
       mux2_swap       207  (        0 /        0 )  0.00
       crit_dnsz       321  (        3 /        9 )  0.71
       load_swap       207  (        0 /        0 )  0.12
            fopt       439  (        4 /        5 )  0.39
        setup_dn       416  (        0 /        0 )  0.06
       load_isol       456  (        6 /        6 )  1.64
       load_isol       456  (        6 /        6 )  1.64
        move_for       434  (        0 /        0 )  0.11
        move_for       434  (        0 /        0 )  0.11
          rem_bi       434  (        0 /        1 )  0.07
         offload       434  (        0 /        0 )  0.01
          rem_bi       434  (        0 /        1 )  0.07
         offload       434  (        0 /        0 )  0.01
       merge_bit       266  (        1 /        1 )  0.08
     merge_idrvr       219  (        0 /        0 )  0.00
     merge_iload       219  (        0 /        0 )  0.00
    merge_idload       219  (        0 /        5 )  0.33
      merge_drvr       219  (        0 /       12 )  0.47
      merge_load       219  (        0 /       12 )  0.43
           phase       219  (        0 /        0 )  0.00
          decomp       219  (        0 /        0 )  0.22
        p_decomp       219  (        0 /        0 )  0.04
       gate_deco       111  (        0 /        0 )  1.69
       gcomp_tim       949  (        2 /        2 )  3.39
        levelize       215  (        0 /        2 )  0.14
        mb_split       215  (        0 /        0 )  0.00
        in_phase       215  (        0 /        0 )  0.00
             dup       215  (        0 /        0 )  0.22
      mux_retime       215  (        0 /        0 )  0.00
         buf2inv       215  (        0 /        0 )  0.00
             exp        84  (        3 /       74 )  3.87
       gate_deco       111  (        0 /        0 )  1.69
       gcomp_tim       949  (        2 /        2 )  3.39
  inv_pair_2_buf       242  (        0 /        0 )  0.00
 init_drc                  87404       -4       -46         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  87404       -4       -46         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_tns                  87404       -4       -13         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        46  (        0 /        0 )  0.03
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        46  (        2 /       11 )  0.43
       crit_upsz        44  (        1 /        5 )  0.21
   plc_laf_lo_st        43  (        0 /        0 )  0.00
       plc_lo_st        43  (        0 /        0 )  0.00
       crit_swap        43  (        0 /        2 )  0.11
       mux2_swap        43  (        0 /        0 )  0.00
       crit_dnsz        66  (        1 /        3 )  0.14
       load_swap        42  (        0 /        3 )  0.07
            fopt        42  (        0 /        0 )  0.08
        setup_dn        42  (        0 /        0 )  0.00
       load_isol        42  (        0 /        0 )  0.18
       load_isol        42  (        0 /        0 )  0.01
        move_for        42  (        0 /        0 )  0.02
        move_for        42  (        0 /        0 )  0.00
          rem_bi        42  (        0 /        0 )  0.00
         offload        42  (        0 /        0 )  0.00
          rem_bi        42  (        0 /        0 )  0.01
         offload        42  (        0 /        0 )  0.01
       merge_bit        44  (        0 /        0 )  0.01
     merge_idrvr        42  (        0 /        0 )  0.00
     merge_iload        42  (        0 /        0 )  0.00
    merge_idload        42  (        0 /        0 )  0.01
      merge_drvr        42  (        0 /        0 )  0.01
      merge_load        42  (        0 /        0 )  0.01
           phase        42  (        0 /        0 )  0.00
          decomp        42  (        0 /        0 )  0.06
        p_decomp        42  (        0 /        0 )  0.01
       gate_deco         8  (        0 /        0 )  0.10
       gcomp_tim       162  (        0 /        1 )  0.67
        levelize        42  (        0 /        0 )  0.00
        mb_split        42  (        0 /        0 )  0.00
             dup        42  (        0 /        0 )  0.03
      mux_retime        42  (        0 /        0 )  0.00
       crr_local        42  (        1 /       10 )  1.47
       crr_local        41  (        0 /        3 )  0.99
         buf2inv        41  (        0 /        0 )  0.00

 init_area                 87404       -4       -13         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 undup                     87383       -4       -13         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 rem_buf                   87295       -4       -13         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 rem_inv                   87075       -4       -13         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 merge_bi                  87000       -4       -13         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 rem_inv_qb                86624       -4       -13         0        0
            Worst cost_group: clk_i, WNS: -4.4
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 io_phase                  86564       -4       -12         0        0
            Worst cost_group: clk_i, WNS: -4.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 gate_comp                 86423       -4       -12         0        0
            Worst cost_group: clk_i, WNS: -4.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 glob_area                 86106       -4       -12         0        0
            Worst cost_group: clk_i, WNS: -4.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 area_down                 85751       -4       -12         0        0
            Worst cost_group: clk_i, WNS: -4.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        15  (        3 /        3 )  0.14
         rem_buf       119  (       12 /       16 )  0.35
         rem_inv       573  (       48 /       60 )  1.60
        merge_bi       301  (       20 /       35 )  1.03
      rem_inv_qb       389  (        2 /        3 )  0.86
        io_phase       581  (       31 /       54 )  2.21
       gate_comp      4274  (       44 /       63 )  14.88
       gcomp_mog         8  (        0 /        0 )  1.34
       glob_area        85  (       70 /       85 )  2.98
       area_down       332  (       81 /      108 )  4.15
      size_n_buf         1  (        0 /        0 )  0.07
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85751       -4       -12         0        0
            Worst cost_group: clk_i, WNS: -4.3
            Path: if_stage_i_instr_rdata_alu_id_o_reg[3]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                85762       -4       -11         0        0
            Worst cost_group: clk_i, WNS: -4.0
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_delay                85768       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[6]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       154  (        5 /       22 )  1.37
       crit_upsz       133  (        0 /        9 )  0.62
       crit_slew       133  (        0 /        1 )  0.27
        setup_dn       133  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       133  (        0 /        0 )  0.00
    plc_st_fence       133  (        0 /        0 )  0.00
        plc_star       133  (        0 /        0 )  0.00
      plc_laf_st       133  (        0 /        0 )  0.00
 plc_laf_st_fence       133  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       133  (        0 /        0 )  0.00
       plc_lo_st       133  (        0 /        0 )  0.00
            fopt       133  (        0 /        0 )  0.01
       crit_swap       133  (        0 /        4 )  0.29
       mux2_swap       133  (        0 /        0 )  0.00
       crit_dnsz       202  (        0 /        2 )  0.37
       load_swap       133  (        0 /        0 )  0.08
            fopt       133  (        0 /        0 )  0.14
        setup_dn       133  (        0 /        0 )  0.01
       load_isol       133  (        0 /        0 )  0.63
       load_isol       133  (        0 /        0 )  0.19
        move_for       133  (        0 /        0 )  0.07
        move_for       133  (        0 /        0 )  0.01
          rem_bi       133  (        0 /        0 )  0.00
         offload       133  (        0 /        0 )  0.00
          rem_bi       133  (        0 /        0 )  0.00
         offload       133  (        0 /        0 )  0.00
           phase       133  (        0 /        0 )  0.00
        in_phase       133  (        0 /        0 )  0.00
       merge_bit       149  (        0 /        0 )  0.04
     merge_idrvr       133  (        0 /        0 )  0.00
     merge_iload       133  (        0 /        0 )  0.00
    merge_idload       133  (        0 /        3 )  0.22
      merge_drvr       133  (        0 /        8 )  0.33
      merge_load       133  (        0 /        8 )  0.39
          decomp       133  (        0 /        0 )  0.18
        p_decomp       133  (        0 /        0 )  0.04
       gate_deco        27  (        0 /        0 )  0.38
       gcomp_tim       295  (        0 /        0 )  1.05
        levelize       133  (        0 /        1 )  0.08
        mb_split       133  (        0 /        0 )  0.00
             dup       133  (        0 /        0 )  0.14
      mux_retime       133  (        0 /        0 )  0.00
         buf2inv       133  (        0 /        0 )  0.00
             exp        48  (        1 /       48 )  2.86
       gate_deco        40  (        0 /        0 )  0.75
       gcomp_tim       264  (        0 /        0 )  0.94
  inv_pair_2_buf       134  (        0 /        1 )  0.06

 init_drc                  85768       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[6]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 85768       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[6]/CK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 rem_buf                   85743       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 rem_inv                   85720       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 merge_bi                  85693       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 merge_bi                  85689       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 io_phase                  85687       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 gate_comp                 85662       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 glob_area                 85628       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 area_down                 85544       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        0 )  0.10
         rem_buf       107  (        2 /        5 )  0.27
         rem_inv       502  (        4 /       12 )  1.17
        merge_bi       275  (       10 /       24 )  0.90
      rem_inv_qb       287  (        0 /        1 )  0.58
        io_phase       531  (        2 /       21 )  1.71
       gate_comp      4202  (        7 /       21 )  14.05
       gcomp_mog         8  (        0 /        0 )  1.34
       glob_area        62  (       24 /       62 )  3.19
       area_down       313  (       23 /       45 )  3.48
      size_n_buf         0  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 85544       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 const_prop                85540       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 simp_cc_inputs            85492       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 85492       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85492       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.48
       crit_upsz        46  (        0 /        0 )  0.07
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.14
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.17
       load_swap        46  (        0 /        0 )  0.03
            fopt        46  (        0 /        0 )  0.08
        setup_dn        46  (        0 /        0 )  0.01
       load_isol        46  (        0 /        0 )  0.22
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.06
      merge_drvr        46  (        0 /        2 )  0.06
      merge_load        46  (        0 /        2 )  0.05
          decomp        46  (        0 /        0 )  0.05
        p_decomp        46  (        0 /        0 )  0.02
       gate_deco         8  (        0 /        0 )  0.10
       gcomp_tim       169  (        0 /        0 )  0.63
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        35  (        0 /       28 )  1.46
       gate_deco        12  (        0 /        0 )  0.16
       gcomp_tim       147  (        0 /        0 )  0.48
  inv_pair_2_buf        46  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        25  (        0 /       24 )  4.81
        crr_glob        40  (        0 /        0 )  0.12
         crr_200        25  (        1 /       24 )  0.59
        crr_glob        40  (        0 /        1 )  0.10
         crr_300        17  (        1 /       16 )  0.66
        crr_glob        40  (        0 /        1 )  0.08
         crr_400        13  (        2 /       12 )  0.48
        crr_glob        40  (        0 /        2 )  0.12
         crr_111        40  (        2 /       39 )  2.53
        crr_glob        40  (        0 /        2 )  0.25
         crr_210        25  (        1 /       24 )  1.42
        crr_glob        40  (        0 /        1 )  0.11
         crr_110        40  (        2 /       39 )  1.32
        crr_glob        40  (        0 /        2 )  0.17
         crr_101        40  (        2 /       32 )  1.02
        crr_glob        40  (        0 /        2 )  0.17
         crr_201        25  (        2 /       24 )  1.13
        crr_glob        40  (        0 /        2 )  0.16
         crr_211        25  (        1 /       24 )  3.45
        crr_glob        40  (        0 /        1 )  0.16
        crit_msz        46  (        0 /        5 )  0.43
       crit_upsz        46  (        0 /        0 )  0.07
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        92  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        92  (        0 /        0 )  0.08
       crit_swap        46  (        0 /        2 )  0.12
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        67  (        0 /        1 )  0.12
       load_swap        46  (        0 /        0 )  0.03
            fopt        92  (        0 /        0 )  0.08
        setup_dn        92  (        0 /        0 )  0.01
       load_isol        92  (        0 /        0 )  0.27
       load_isol        92  (        0 /        0 )  0.27
        move_for        92  (        0 /        0 )  0.04
        move_for        92  (        0 /        0 )  0.04
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.09
      merge_drvr        46  (        0 /        2 )  0.09
      merge_load        46  (        0 /        2 )  0.08
           phase        46  (        0 /        0 )  0.00
          decomp        46  (        0 /        0 )  0.06
        p_decomp        46  (        0 /        0 )  0.01
       gate_deco        20  (        0 /        0 )  0.26
       gcomp_tim       316  (        0 /        0 )  1.07
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.91
       gate_deco        20  (        0 /        0 )  0.26
       gcomp_tim       316  (        0 /        0 )  1.07
  inv_pair_2_buf        46  (        0 /        0 )  0.00
 init_drc                  85492       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  85492       -3       -10         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_tns                  85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        50  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        50  (        2 /        8 )  0.39
       crit_upsz        48  (        0 /        0 )  0.07
   plc_laf_lo_st        48  (        0 /        0 )  0.00
       plc_lo_st        48  (        0 /        0 )  0.00
       crit_swap        48  (        0 /        2 )  0.10
       mux2_swap        48  (        0 /        0 )  0.00
       crit_dnsz        72  (        0 /        3 )  0.13
       load_swap        48  (        0 /        2 )  0.06
            fopt        48  (        0 /        0 )  0.08
        setup_dn        48  (        1 /        1 )  0.01
       load_isol        47  (        0 /        0 )  0.22
       load_isol        47  (        0 /        0 )  0.07
        move_for        47  (        0 /        0 )  0.03
        move_for        47  (        0 /        0 )  0.01
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
       merge_bit        53  (        0 /        0 )  0.01
     merge_idrvr        47  (        0 /        0 )  0.00
     merge_iload        47  (        0 /        0 )  0.00
    merge_idload        47  (        0 /        0 )  0.01
      merge_drvr        47  (        0 /        0 )  0.02
      merge_load        47  (        0 /        0 )  0.01
           phase        47  (        0 /        0 )  0.00
          decomp        47  (        0 /        0 )  0.04
        p_decomp        47  (        0 /        0 )  0.01
       gate_deco         6  (        0 /        0 )  0.08
       gcomp_tim       158  (        0 /        0 )  0.56
        levelize        47  (        0 /        0 )  0.00
        mb_split        47  (        0 /        0 )  0.00
             dup        47  (        0 /        0 )  0.04
      mux_retime        47  (        0 /        0 )  0.00
       crr_local        47  (        0 /        7 )  1.41
       crr_local        47  (        0 /        5 )  1.04
         buf2inv        47  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.38
       crit_upsz        46  (        0 /        3 )  0.18
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.14
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.18
       load_swap        46  (        0 /        0 )  0.03
            fopt        46  (        0 /        0 )  0.08
        setup_dn        46  (        0 /        0 )  0.00
       load_isol        46  (        0 /        0 )  0.22
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.09
      merge_drvr        46  (        0 /        2 )  0.10
      merge_load        46  (        0 /        2 )  0.06
          decomp        46  (        0 /        0 )  0.06
        p_decomp        46  (        0 /        0 )  0.03
       gate_deco         8  (        0 /        0 )  0.11
       gcomp_tim       169  (        0 /        0 )  0.58
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.79
       gate_deco        12  (        0 /        0 )  0.22
       gcomp_tim       147  (        0 /        0 )  0.49
  inv_pair_2_buf        46  (        0 /        0 )  0.00

 init_drc                  85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Id   |Sev |Count|                                                                                      Message Text                                                                                       |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CFM-1  |Info|    1|Wrote dofile.                                                                                                                                                                            |
|CFM-5  |Info|    1|Wrote formal verification information.                                                                                                                                                   |
|GB-6   |Info|    3|A datapath component has been ungrouped.                                                                                                                                                 |
|GLO-51 |Info|    6|Hierarchical instance automatically ungrouped.                                                                                                                                           |
|       |    |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'.   |
|       |    |     | You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                                                                     |
|PA-7   |Info|    6|Resetting power analysis results.                                                                                                                                                        |
|       |    |     |All computed switching activities are removed.                                                                                                                                           |
|SYNTH-5|Info|    1|Done mapping.                                                                                                                                                                            |
|SYNTH-7|Info|    1|Incrementally optimizing.                                                                                                                                                                |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_script_IBEX.tcl) 51: write_hdl > ibex.v
@file(genus_script_IBEX.tcl) 52: write_sdc > ibex.sdc
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
        : Check if a previous get_db or find returned an empty string.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TUI-78'.
Finished SDC export (command execution time mm:ss (real) = 00:02).
@file(genus_script_IBEX.tcl) 53: write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge  -setuphold split > ibex.sdf
@file(genus_script_IBEX.tcl) 54: write_do_lec -golden_design rtl -revised_design ibex.v -top ibex_core > lec.tcl
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ibex_core/ibexv.fv.json' for netlist 'ibex.v'.
Warning : The LEC run log will not be saved in a file. [CFM-4]
        : '-logfile' is not specified.
        : Either uncomment the 'set_log_file' command in the generated dofile or reissue 'write_do_lec' with the preferred '-logfile' value.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'lec.tcl' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
@file(genus_script_IBEX.tcl) 57: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_timing.rep"]
@file(genus_script_IBEX.tcl) 58: redirect $filename { report_timing -nets -nworst 1}
@file(genus_script_IBEX.tcl) 60: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_area.rep"]
@file(genus_script_IBEX.tcl) 61: redirect $filename { report_area}
@file(genus_script_IBEX.tcl) 63: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_qor.rep"]
@file(genus_script_IBEX.tcl) 64: redirect $filename { report_qor}
@file(genus_script_IBEX.tcl) 66: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_clocks.rep"]
@file(genus_script_IBEX.tcl) 67: redirect $filename { report_clocks}
@file(genus_script_IBEX.tcl) 69: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_timing_summary.rep"]
@file(genus_script_IBEX.tcl) 70: redirect $filename { report_timing_summary}
@file(genus_script_IBEX.tcl) 72: set filename [format "%s%s%s" "reports_ibex_2/" $my_toplevel "_power.rep"]
@file(genus_script_IBEX.tcl) 73: redirect $filename { report_power}
@file(genus_script_IBEX.tcl) 75: lec -xl -nogui
#@ End verbose source ./genus_script_IBEX.tcl
invalid command name "lec"
@genus:root: 7> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  09:38:33 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4 ps) Setup Check with Pin if_stage_i_instr_rdata_alu_id_o_reg[6]/CK->D
          Group: clk_i
     Startpoint: (R) if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK
          Clock: (R) clk_i
       Endpoint: (R) if_stage_i_instr_rdata_alu_id_o_reg[6]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     124                  
       Uncertainty:-     320                  
     Required Time:=    3556                  
      Launch Clock:-       0                  
         Data Path:-    3560                  
             Slack:=      -4                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge             Cell               Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -       -      R     (arrival)                        940    -     0     0       0    (-,-) 
  if_stage_i_instr_rdata_alu_id_o_reg[12]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfxtp_4           4 18.1    69   349     349    (-,-) 
  g78256__2802/Y                              -       A->Y   F     sky130_fd_sc_hd__nand3_2           2  8.4    84    91     440    (-,-) 
  fopt135448/Y                                -       A->Y   R     sky130_osu_sc_18T_hs__inv_1        2  7.7    44    63     502    (-,-) 
  g130776/Y                                   -       B->Y   F     sky130_fd_sc_hd__nand3_2           2  7.4    78    94     596    (-,-) 
  g139875/Y                                   -       B->Y   R     sky130_fd_sc_hd__nand3_2           2  9.9    78   100     696    (-,-) 
  fopt128347/Y                                -       A->Y   F     sky130_fd_sc_hd__inv_2             1  6.3    30    48     744    (-,-) 
  g140530/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__or2_2        5 24.3    53   158     902    (-,-) 
  g140376/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand3_2           1  5.9    58    66     968    (-,-) 
  g140375/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_1      4 13.4    72    85    1053    (-,-) 
  g140374/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  5.0    62    76    1129    (-,-) 
  g140029/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2 11.7    66    82    1212    (-,-) 
  g140028/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__inv_1        2  7.6    40    58    1270    (-,-) 
  g140808/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2  7.8    50    60    1331    (-,-) 
  g140807/Y                                   -       A->Y   R     sky130_fd_sc_hd__clkinv_2          2 10.8    45    62    1393    (-,-) 
  g78/Y                                       -       A->Y   F     sky130_osu_sc_18T_hs__nor2_1       1  4.5    31    51    1444    (-,-) 
  g77/Y                                       -       A2->Y  R     sky130_fd_sc_hd__o21ai_2           2  6.6   120   121    1565    (-,-) 
  g130988/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_l      1  5.9    61    75    1640    (-,-) 
  g139999/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      4 19.2    76    88    1728    (-,-) 
  g139996/Y                                   -       A1->Y  F     sky130_osu_sc_18T_hs__aoi21_l      2  8.6    70    88    1816    (-,-) 
  g132638/Y                                   -       B->Y   F     sky130_osu_sc_18T_hs__and2_2       8 29.1    52   127    1943    (-,-) 
  g129558/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nor2_1       2  7.7    70    88    2031    (-,-) 
  fopt140179/Y                                -       A->Y   F     sky130_fd_sc_hd__inv_2             3 11.8    39    59    2091    (-,-) 
  g1137/Y                                     -       A->Y   R     sky130_fd_sc_hd__nand3_2           1  4.9    54    57    2147    (-,-) 
  g129344/Y                                   -       B1->Y  F     sky130_fd_sc_hd__o21ai_2           3 10.7    68    84    2231    (-,-) 
  g134166/Y                                   -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       1  5.9    62    72    2304    (-,-) 
  g139956/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_1      1  6.2    43    63    2367    (-,-) 
  g139888/Y                                   -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       2  7.7    68    77    2444    (-,-) 
  g123301/Y                                   -       B->Y   F     sky130_fd_sc_hd__nor2_1            2  5.2    39    57    2501    (-,-) 
  g140115/Y                                   -       B->Y   R     sky130_fd_sc_hd__nor2_1            1  2.8    83    76    2578    (-,-) 
  g140351/Y                                   -       B->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    39    64    2642    (-,-) 
  g140350/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  6.3    72    73    2715    (-,-) 
  g140353/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_l      1  5.9    61    67    2782    (-,-) 
  g735/Y                                      -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      6 20.6    80    91    2872    (-,-) 
  g758/Y                                      -       A->Y   F     sky130_osu_sc_18T_hs__inv_1        1  6.2    33    48    2921    (-,-) 
  g723/Y                                      -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       4 17.3   133   113    3034    (-,-) 
  g126610/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__and2_2       6 17.9    49   136    3170    (-,-) 
  g130948/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2  7.6    54    62    3232    (-,-) 
  g133395/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__and2_2       6 20.2    40   108    3340    (-,-) 
  g133394/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      7 20.0    79    79    3419    (-,-) 
  g117093/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    41    58    3477    (-,-) 
  g117011/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  6.1    71    72    3549    (-,-) 
  if_stage_i_instr_rdata_alu_id_o_reg[6]/D    <<<     -      R     sky130_osu_sc_18T_hs__dff_1        1    -     -    11    3560    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 8> syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 const_prop                85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.32
       crit_upsz        46  (        0 /        0 )  0.07
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.11
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.12
       load_swap        46  (        0 /        0 )  0.03
            fopt        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.00
       load_isol        46  (        0 /        0 )  0.21
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.07
      merge_drvr        46  (        0 /        2 )  0.06
      merge_load        46  (        0 /        2 )  0.05
          decomp        46  (        0 /        0 )  0.05
        p_decomp        46  (        0 /        0 )  0.01
       gate_deco         8  (        0 /        0 )  0.10
       gcomp_tim       169  (        0 /        0 )  0.59
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        35  (        0 /       28 )  1.42
       gate_deco        12  (        0 /        0 )  0.24
       gcomp_tim       147  (        0 /        0 )  0.51
  inv_pair_2_buf        46  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        25  (        0 /       24 )  4.84
        crr_glob        40  (        0 /        0 )  0.13
         crr_200        25  (        1 /       24 )  0.55
        crr_glob        40  (        0 /        1 )  0.09
         crr_300        17  (        1 /       16 )  0.56
        crr_glob        40  (        0 /        1 )  0.08
         crr_400        13  (        2 /       12 )  0.55
        crr_glob        40  (        0 /        2 )  0.14
         crr_111        40  (        2 /       39 )  2.67
        crr_glob        40  (        0 /        2 )  0.28
         crr_210        25  (        1 /       24 )  1.53
        crr_glob        40  (        0 /        1 )  0.13
         crr_110        40  (        2 /       39 )  1.41
        crr_glob        40  (        0 /        2 )  0.19
         crr_101        40  (        2 /       32 )  1.03
        crr_glob        40  (        0 /        2 )  0.16
         crr_201        25  (        2 /       24 )  1.04
        crr_glob        40  (        0 /        2 )  0.15
         crr_211        25  (        1 /       24 )  3.30
        crr_glob        40  (        0 /        1 )  0.15
        crit_msz        46  (        0 /        5 )  0.31
       crit_upsz        46  (        0 /        0 )  0.07
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        92  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        92  (        0 /        0 )  0.08
       crit_swap        46  (        0 /        2 )  0.12
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        67  (        0 /        1 )  0.15
       load_swap        46  (        0 /        0 )  0.03
            fopt        92  (        0 /        0 )  0.08
        setup_dn        92  (        0 /        0 )  0.01
       load_isol        92  (        0 /        0 )  0.27
       load_isol        92  (        0 /        0 )  0.27
        move_for        92  (        0 /        0 )  0.03
        move_for        92  (        0 /        0 )  0.03
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.07
      merge_drvr        46  (        0 /        2 )  0.09
      merge_load        46  (        0 /        2 )  0.06
           phase        46  (        0 /        0 )  0.00
          decomp        46  (        0 /        0 )  0.06
        p_decomp        46  (        0 /        0 )  0.01
       gate_deco        20  (        0 /        0 )  0.32
       gcomp_tim       316  (        0 /        0 )  1.04
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.98
       gate_deco        20  (        0 /        0 )  0.32
       gcomp_tim       316  (        0 /        0 )  1.04
  inv_pair_2_buf        46  (        0 /        0 )  0.00
 init_drc                  85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_tns                  85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        47  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        47  (        0 /        7 )  0.35
       crit_upsz        47  (        0 /        0 )  0.07
   plc_laf_lo_st        47  (        0 /        0 )  0.00
       plc_lo_st        47  (        0 /        0 )  0.00
       crit_swap        47  (        0 /        2 )  0.10
       mux2_swap        47  (        0 /        0 )  0.00
       crit_dnsz        72  (        0 /        4 )  0.12
       load_swap        47  (        0 /        2 )  0.05
            fopt        47  (        0 /        0 )  0.07
        setup_dn        47  (        0 /        0 )  0.00
       load_isol        47  (        0 /        0 )  0.21
       load_isol        47  (        0 /        0 )  0.07
        move_for        47  (        0 /        0 )  0.03
        move_for        47  (        0 /        0 )  0.01
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
       merge_bit        53  (        0 /        0 )  0.01
     merge_idrvr        47  (        0 /        0 )  0.00
     merge_iload        47  (        0 /        0 )  0.00
    merge_idload        47  (        0 /        0 )  0.01
      merge_drvr        47  (        0 /        0 )  0.01
      merge_load        47  (        0 /        0 )  0.01
           phase        47  (        0 /        0 )  0.00
          decomp        47  (        0 /        0 )  0.04
        p_decomp        47  (        0 /        0 )  0.01
       gate_deco         7  (        0 /        0 )  0.07
       gcomp_tim       159  (        0 /        0 )  0.52
        levelize        47  (        0 /        0 )  0.00
        mb_split        47  (        0 /        0 )  0.00
             dup        47  (        0 /        0 )  0.05
      mux_retime        47  (        0 /        0 )  0.00
       crr_local        47  (        0 /        7 )  1.35
       crr_local        47  (        0 /        5 )  0.97
         buf2inv        47  (        0 /        0 )  0.00

 init_area                 85500       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 rem_inv                   85495       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 seq_res_area              85382       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 io_phase                  85381       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 gate_comp                 85377       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 glob_area                 85375       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 area_down                 85349       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        0 )  0.09
         rem_buf       105  (        0 /        4 )  0.28
         rem_inv       490  (        2 /       13 )  1.16
        merge_bi       266  (        0 /       14 )  0.80
      rem_inv_qb       281  (        0 /        1 )  0.49
    seq_res_area        16  (        1 /        1 )  5.23
        io_phase       523  (        1 /       18 )  1.67
       gate_comp      4146  (        1 /       14 )  14.01
       gcomp_mog         8  (        0 /        0 )  1.27
       glob_area        51  (        2 /       51 )  3.41
       area_down       310  (        4 /       27 )  3.08
      size_n_buf         2  (        0 /        0 )  0.09
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       105  (        0 /        4 )  0.31
         rem_inv       488  (        0 /       11 )  1.18
        merge_bi       266  (        0 /       14 )  0.81
      rem_inv_qb       281  (        0 /        1 )  0.60

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85349       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        25  (        0 /       24 )  4.80
        crr_glob        40  (        0 /        0 )  0.13
         crr_200        25  (        1 /       24 )  0.60
        crr_glob        40  (        0 /        1 )  0.11
         crr_300        17  (        1 /       16 )  0.69
        crr_glob        40  (        0 /        1 )  0.10
         crr_400        13  (        2 /       12 )  0.52
        crr_glob        40  (        0 /        2 )  0.14
         crr_111        40  (        2 /       39 )  2.52
        crr_glob        40  (        0 /        2 )  0.27
         crr_210        25  (        1 /       24 )  1.44
        crr_glob        40  (        0 /        1 )  0.11
         crr_110        40  (        2 /       39 )  1.45
        crr_glob        40  (        0 /        2 )  0.18
         crr_101        40  (        2 /       32 )  1.03
        crr_glob        40  (        0 /        2 )  0.18
         crr_201        25  (        2 /       24 )  1.13
        crr_glob        40  (        0 /        2 )  0.17
         crr_211        25  (        1 /       24 )  3.33
        crr_glob        40  (        0 /        1 )  0.16
        crit_msz        46  (        0 /        5 )  0.34
       crit_upsz        46  (        0 /        3 )  0.20
       crit_slew        46  (        0 /        0 )  0.08
        setup_dn        92  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        92  (        0 /        0 )  0.08
       crit_swap        46  (        0 /        2 )  0.12
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        67  (        0 /        1 )  0.13
       load_swap        46  (        0 /        0 )  0.03
            fopt        92  (        0 /        0 )  0.08
        setup_dn        92  (        0 /        0 )  0.01
       load_isol        92  (        0 /        0 )  0.29
       load_isol        92  (        0 /        0 )  0.29
        move_for        92  (        0 /        0 )  0.04
        move_for        92  (        0 /        0 )  0.04
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.07
      merge_drvr        46  (        0 /        2 )  0.06
      merge_load        46  (        0 /        2 )  0.06
           phase        46  (        0 /        0 )  0.00
          decomp        46  (        0 /        0 )  0.06
        p_decomp        46  (        0 /        0 )  0.01
       gate_deco        20  (        0 /        0 )  0.27
       gcomp_tim       316  (        0 /        0 )  1.19
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.06
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  1.07
       gate_deco        20  (        0 /        0 )  0.27
       gcomp_tim       316  (        0 /        0 )  1.19
  inv_pair_2_buf        46  (        0 /        0 )  0.00
 init_drc                  85349       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  85349       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 85349       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 area_down                 85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        0 )  0.10
         rem_buf       105  (        0 /        4 )  0.29
         rem_inv       488  (        0 /       11 )  1.26
        merge_bi       266  (        0 /       14 )  0.85
      rem_inv_qb       281  (        0 /        1 )  0.56
        io_phase       521  (        0 /       17 )  1.72
       gate_comp      4145  (        0 /       13 )  13.88
       gcomp_mog         8  (        0 /        0 )  1.21
       glob_area        50  (        0 /       50 )  2.90
       area_down       309  (        1 /       23 )  3.09
      size_n_buf         0  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.32
       crit_upsz        46  (        0 /        3 )  0.18
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.13
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.14
       load_swap        46  (        0 /        0 )  0.03
            fopt        46  (        0 /        0 )  0.08
        setup_dn        46  (        0 /        0 )  0.00
       load_isol        46  (        0 /        0 )  0.23
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.01
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.08
      merge_drvr        46  (        0 /        2 )  0.06
      merge_load        46  (        0 /        2 )  0.06
          decomp        46  (        0 /        0 )  0.06
        p_decomp        46  (        0 /        0 )  0.02
       gate_deco         8  (        0 /        0 )  0.10
       gcomp_tim       169  (        0 /        0 )  0.61
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.87
       gate_deco        12  (        0 /        0 )  0.20
       gcomp_tim       147  (        0 /        0 )  0.52
  inv_pair_2_buf        46  (        0 /        0 )  0.00

 init_drc                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        0 )  0.10
         rem_buf       105  (        0 /        4 )  0.36
         rem_inv       488  (        0 /       12 )  1.14
        merge_bi       266  (        0 /       14 )  0.80
      rem_inv_qb       281  (        0 /        1 )  0.52
        io_phase       521  (        0 /       17 )  1.58
       gate_comp      4145  (        0 /       13 )  13.72
       gcomp_mog         8  (        0 /        0 )  1.21
       glob_area        50  (        0 /       50 )  2.93
       area_down       309  (        0 /       22 )  2.95
      size_n_buf         0  (        0 /        0 )  0.07
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 const_prop                85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.30
       crit_upsz        46  (        0 /        0 )  0.06
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.10
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.11
       load_swap        46  (        0 /        0 )  0.02
            fopt        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.00
       load_isol        46  (        0 /        0 )  0.21
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.06
      merge_drvr        46  (        0 /        2 )  0.05
      merge_load        46  (        0 /        2 )  0.05
          decomp        46  (        0 /        0 )  0.05
        p_decomp        46  (        0 /        0 )  0.01
       gate_deco         8  (        0 /        0 )  0.10
       gcomp_tim       169  (        0 /        0 )  0.53
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        35  (        0 /       28 )  1.58
       gate_deco        12  (        0 /        0 )  0.21
       gcomp_tim       147  (        0 /        0 )  0.49
  inv_pair_2_buf        46  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        25  (        0 /       24 )  4.81
        crr_glob        40  (        0 /        0 )  0.12
         crr_200        25  (        1 /       24 )  0.52
        crr_glob        40  (        0 /        1 )  0.08
         crr_300        17  (        1 /       16 )  0.53
        crr_glob        40  (        0 /        1 )  0.08
         crr_400        13  (        2 /       12 )  0.49
        crr_glob        40  (        0 /        2 )  0.13
         crr_111        40  (        2 /       39 )  2.54
        crr_glob        40  (        0 /        2 )  0.25
         crr_210        25  (        1 /       24 )  1.38
        crr_glob        40  (        0 /        1 )  0.10
         crr_110        40  (        2 /       39 )  1.34
        crr_glob        40  (        0 /        2 )  0.17
         crr_101        40  (        2 /       32 )  1.05
        crr_glob        40  (        0 /        2 )  0.16
         crr_201        25  (        2 /       24 )  1.04
        crr_glob        40  (        0 /        2 )  0.14
         crr_211        25  (        1 /       24 )  3.43
        crr_glob        40  (        0 /        1 )  0.16
        crit_msz        46  (        0 /        5 )  0.32
       crit_upsz        46  (        0 /        0 )  0.07
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        92  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        92  (        0 /        0 )  0.13
       crit_swap        46  (        0 /        2 )  0.12
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        67  (        0 /        1 )  0.13
       load_swap        46  (        0 /        0 )  0.03
            fopt        92  (        0 /        0 )  0.13
        setup_dn        92  (        0 /        0 )  0.02
       load_isol        92  (        0 /        0 )  0.31
       load_isol        92  (        0 /        0 )  0.31
        move_for        92  (        0 /        0 )  0.03
        move_for        92  (        0 /        0 )  0.03
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.06
      merge_drvr        46  (        0 /        2 )  0.06
      merge_load        46  (        0 /        2 )  0.06
           phase        46  (        0 /        0 )  0.00
          decomp        46  (        0 /        0 )  0.05
        p_decomp        46  (        0 /        0 )  0.01
       gate_deco        20  (        0 /        0 )  0.25
       gcomp_tim       316  (        0 /        0 )  1.04
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.62
       gate_deco        20  (        0 /        0 )  0.25
       gcomp_tim       316  (        0 /        0 )  1.04
  inv_pair_2_buf        46  (        0 /        0 )  0.00
 init_drc                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_tns                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        47  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        47  (        0 /        7 )  0.34
       crit_upsz        47  (        0 /        0 )  0.07
   plc_laf_lo_st        47  (        0 /        0 )  0.00
       plc_lo_st        47  (        0 /        0 )  0.00
       crit_swap        47  (        0 /        2 )  0.10
       mux2_swap        47  (        0 /        0 )  0.00
       crit_dnsz        72  (        0 /        4 )  0.12
       load_swap        47  (        0 /        2 )  0.06
            fopt        47  (        0 /        0 )  0.07
        setup_dn        47  (        0 /        0 )  0.00
       load_isol        47  (        0 /        0 )  0.22
       load_isol        47  (        0 /        0 )  0.07
        move_for        47  (        0 /        0 )  0.03
        move_for        47  (        0 /        0 )  0.01
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
       merge_bit        53  (        0 /        0 )  0.01
     merge_idrvr        47  (        0 /        0 )  0.00
     merge_iload        47  (        0 /        0 )  0.00
    merge_idload        47  (        0 /        0 )  0.01
      merge_drvr        47  (        0 /        0 )  0.01
      merge_load        47  (        0 /        0 )  0.01
           phase        47  (        0 /        0 )  0.00
          decomp        47  (        0 /        0 )  0.04
        p_decomp        47  (        0 /        0 )  0.01
       gate_deco         7  (        0 /        0 )  0.07
       gcomp_tim       159  (        0 /        0 )  0.54
        levelize        47  (        0 /        0 )  0.00
        mb_split        47  (        0 /        0 )  0.00
             dup        47  (        0 /        0 )  0.05
      mux_retime        47  (        0 /        0 )  0.00
       crr_local        47  (        0 /        7 )  1.35
       crr_local        47  (        0 /        5 )  0.98
         buf2inv        47  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.30
       crit_upsz        46  (        0 /        3 )  0.24
       crit_slew        46  (        0 /        0 )  0.09
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.11
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.12
       load_swap        46  (        0 /        0 )  0.03
            fopt        46  (        0 /        0 )  0.08
        setup_dn        46  (        0 /        0 )  0.00
       load_isol        46  (        0 /        0 )  0.21
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.01
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.07
      merge_drvr        46  (        0 /        2 )  0.07
      merge_load        46  (        0 /        2 )  0.05
          decomp        46  (        0 /        0 )  0.05
        p_decomp        46  (        0 /        0 )  0.01
       gate_deco         8  (        0 /        0 )  0.10
       gcomp_tim       169  (        0 /        0 )  0.54
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.73
       gate_deco        12  (        0 /        0 )  0.15
       gcomp_tim       147  (        0 /        0 )  0.47
  inv_pair_2_buf        46  (        0 /        0 )  0.00

 init_drc                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Id   |  Sev  |Count|                                                           Message Text                                                           |
----------------------------------------------------------------------------------------------------------------------------------------------------------
|CFM-2  |Info   |    1|Wrote composite dofile.                                                                                                           |
|CFM-4  |Warning|    1|The LEC run log will not be saved in a file.                                                                                      |
|       |       |     |Either uncomment the 'set_log_file' command in the generated dofile or reissue 'write_do_lec' with the preferred '-logfile' value.|
|CFM-5  |Info   |    1|Wrote formal verification information.                                                                                            |
|CFM-212|Info   |    1|Forcing flat compare.                                                                                                             |
|MESG-10|Warning|    2|Unknown message ID.                                                                                                               |
|PA-7   |Info   |    4|Resetting power analysis results.                                                                                                 |
|       |       |     |All computed switching activities are removed.                                                                                    |
|RPT-16 |Info   |    1|Joules engine is used.                                                                                                            |
|SYNTH-7|Info   |    1|Incrementally optimizing.                                                                                                         |
|SYNTH-8|Info   |    1|Done incrementally optimizing.                                                                                                    |
|TUI-58 |Info   |    5|Removed object.                                                                                                                   |
|TUI-78 |Warning|  396|A required object parameter could not be found.                                                                                   |
|       |       |     |Check if a previous get_db or find returned an empty string.                                                                      |
----------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 9> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  09:45:45 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4 ps) Setup Check with Pin if_stage_i_instr_rdata_alu_id_o_reg[6]/CK->D
          Group: clk_i
     Startpoint: (R) if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK
          Clock: (R) clk_i
       Endpoint: (R) if_stage_i_instr_rdata_alu_id_o_reg[6]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     124                  
       Uncertainty:-     320                  
     Required Time:=    3556                  
      Launch Clock:-       0                  
         Data Path:-    3560                  
             Slack:=      -4                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge             Cell               Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -       -      R     (arrival)                        940    -     0     0       0    (-,-) 
  if_stage_i_instr_rdata_alu_id_o_reg[12]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfxtp_4           4 18.1    69   349     349    (-,-) 
  g78256__2802/Y                              -       A->Y   F     sky130_fd_sc_hd__nand3_2           2  8.4    84    91     440    (-,-) 
  fopt135448/Y                                -       A->Y   R     sky130_osu_sc_18T_hs__inv_1        2  7.7    44    63     502    (-,-) 
  g130776/Y                                   -       B->Y   F     sky130_fd_sc_hd__nand3_2           2  7.4    78    94     596    (-,-) 
  g139875/Y                                   -       B->Y   R     sky130_fd_sc_hd__nand3_2           2  9.9    78   100     696    (-,-) 
  fopt128347/Y                                -       A->Y   F     sky130_fd_sc_hd__inv_2             1  6.3    30    48     744    (-,-) 
  g140530/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__or2_2        5 24.3    53   158     902    (-,-) 
  g140376/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand3_2           1  5.9    58    66     968    (-,-) 
  g140375/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_1      4 13.4    72    85    1053    (-,-) 
  g140374/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  5.0    62    76    1129    (-,-) 
  g140029/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2 11.7    66    82    1212    (-,-) 
  g140028/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__inv_1        2  7.6    40    58    1270    (-,-) 
  g140808/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2  7.8    50    60    1331    (-,-) 
  g140807/Y                                   -       A->Y   R     sky130_fd_sc_hd__clkinv_2          2 10.8    45    62    1393    (-,-) 
  g78/Y                                       -       A->Y   F     sky130_osu_sc_18T_hs__nor2_1       1  4.5    31    51    1444    (-,-) 
  g77/Y                                       -       A2->Y  R     sky130_fd_sc_hd__o21ai_2           2  6.6   120   121    1565    (-,-) 
  g130988/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_l      1  5.9    61    75    1640    (-,-) 
  g139999/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      4 19.2    76    88    1728    (-,-) 
  g139996/Y                                   -       A1->Y  F     sky130_osu_sc_18T_hs__aoi21_l      2  8.6    70    88    1816    (-,-) 
  g132638/Y                                   -       B->Y   F     sky130_osu_sc_18T_hs__and2_2       8 29.1    52   127    1943    (-,-) 
  g129558/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nor2_1       2  7.7    70    88    2031    (-,-) 
  fopt140179/Y                                -       A->Y   F     sky130_fd_sc_hd__inv_2             3 11.8    39    59    2091    (-,-) 
  g1137/Y                                     -       A->Y   R     sky130_fd_sc_hd__nand3_2           1  4.9    54    57    2147    (-,-) 
  g129344/Y                                   -       B1->Y  F     sky130_fd_sc_hd__o21ai_2           3 10.7    68    84    2231    (-,-) 
  g134166/Y                                   -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       1  5.9    62    72    2304    (-,-) 
  g139956/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_1      1  6.2    43    63    2367    (-,-) 
  g139888/Y                                   -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       2  7.7    68    77    2444    (-,-) 
  g123301/Y                                   -       B->Y   F     sky130_fd_sc_hd__nor2_1            2  5.2    39    57    2501    (-,-) 
  g140115/Y                                   -       B->Y   R     sky130_fd_sc_hd__nor2_1            1  2.8    83    76    2578    (-,-) 
  g140351/Y                                   -       B->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    39    64    2642    (-,-) 
  g140350/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  6.3    72    73    2715    (-,-) 
  g140353/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_l      1  5.9    61    67    2782    (-,-) 
  g735/Y                                      -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      6 20.6    80    91    2872    (-,-) 
  g758/Y                                      -       A->Y   F     sky130_osu_sc_18T_hs__inv_1        1  6.2    33    48    2921    (-,-) 
  g723/Y                                      -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       4 17.3   133   113    3034    (-,-) 
  g126610/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__and2_2       6 17.9    49   136    3170    (-,-) 
  g130948/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2  7.6    54    62    3232    (-,-) 
  g133395/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__and2_2       6 20.2    40   108    3340    (-,-) 
  g133394/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      7 20.0    79    79    3419    (-,-) 
  g117093/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    41    58    3477    (-,-) 
  g117011/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  6.1    71    72    3549    (-,-) 
  if_stage_i_instr_rdata_alu_id_o_reg[6]/D    <<<     -      R     sky130_osu_sc_18T_hs__dff_1        1    -     -    11    3560    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 10> set_db syn_opt_effort high
  Setting attribute of root '/': 'syn_opt_effort' = high
1 high
@genus:root: 11> syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ibex_core' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                 85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 const_prop                85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
-------------------------------------------------------------------------------
 hi_fo_buf                 85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.32
       crit_upsz        46  (        0 /        0 )  0.07
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.11
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.13
       load_swap        46  (        0 /        0 )  0.03
            fopt        46  (        0 /        0 )  0.08
        setup_dn        46  (        0 /        0 )  0.00
       load_isol        46  (        0 /        0 )  0.21
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.07
      merge_drvr        46  (        0 /        2 )  0.06
      merge_load        46  (        0 /        2 )  0.05
          decomp        46  (        0 /        0 )  0.05
        p_decomp        46  (        0 /        0 )  0.01
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        35  (        0 /       28 )  1.77
       gate_deco        12  (        0 /        0 )  0.22
       gcomp_tim       147  (        0 /        0 )  0.48
  inv_pair_2_buf        46  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        25  (        0 /       24 )  4.59
        crr_glob        40  (        0 /        0 )  0.12
         crr_200        25  (        1 /       24 )  0.51
        crr_glob        40  (        0 /        1 )  0.08
         crr_300        17  (        1 /       16 )  0.53
        crr_glob        40  (        0 /        1 )  0.07
         crr_400        13  (        2 /       12 )  0.49
        crr_glob        40  (        0 /        2 )  0.13
         crr_111        40  (        2 /       39 )  2.40
        crr_glob        40  (        0 /        2 )  0.23
         crr_210        25  (        1 /       24 )  1.41
        crr_glob        40  (        0 /        1 )  0.11
         crr_110        40  (        2 /       39 )  1.35
        crr_glob        40  (        0 /        2 )  0.16
         crr_101        40  (        2 /       32 )  1.02
        crr_glob        40  (        0 /        2 )  0.15
         crr_201        25  (        2 /       24 )  1.03
        crr_glob        40  (        0 /        2 )  0.15
         crr_211        25  (        1 /       24 )  3.19
        crr_glob        40  (        0 /        1 )  0.13
        crit_msz        46  (        0 /        5 )  0.33
       crit_upsz        46  (        0 /        0 )  0.06
       crit_slew        46  (        0 /        0 )  0.07
        setup_dn        92  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        92  (        0 /        0 )  0.07
       crit_swap        46  (        0 /        2 )  0.11
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        67  (        0 /        1 )  0.11
       load_swap        46  (        0 /        0 )  0.02
            fopt        92  (        0 /        0 )  0.07
        setup_dn        92  (        0 /        0 )  0.01
       load_isol        92  (        0 /        0 )  0.26
       load_isol        92  (        0 /        0 )  0.26
        move_for        92  (        0 /        0 )  0.03
        move_for        92  (        0 /        0 )  0.03
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
          rem_bi        92  (        0 /        0 )  0.00
         offload        92  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.06
      merge_drvr        46  (        0 /        2 )  0.06
      merge_load        46  (        0 /        2 )  0.05
           phase        46  (        0 /        0 )  0.00
          decomp        46  (        0 /        0 )  0.05
        p_decomp        46  (        0 /        0 )  0.01
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.64
       gate_deco        12  (        0 /        0 )  0.15
       gcomp_tim       147  (        0 /        0 )  0.46
  inv_pair_2_buf        46  (        0 /        0 )  0.00
 init_drc                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D
 incr_tns                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        47  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        47  (        0 /        7 )  0.37
       crit_upsz        47  (        0 /        0 )  0.07
   plc_laf_lo_st        47  (        0 /        0 )  0.00
       plc_lo_st        47  (        0 /        0 )  0.00
       crit_swap        47  (        0 /        2 )  0.10
       mux2_swap        47  (        0 /        0 )  0.00
       crit_dnsz        72  (        0 /        4 )  0.14
       load_swap        47  (        0 /        2 )  0.06
            fopt        47  (        0 /        0 )  0.09
        setup_dn        47  (        0 /        0 )  0.01
       load_isol        47  (        0 /        0 )  0.24
       load_isol        47  (        0 /        0 )  0.08
        move_for        47  (        0 /        0 )  0.03
        move_for        47  (        0 /        0 )  0.01
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
          rem_bi        47  (        0 /        0 )  0.00
         offload        47  (        0 /        0 )  0.00
       merge_bit        53  (        0 /        0 )  0.01
     merge_idrvr        47  (        0 /        0 )  0.00
     merge_iload        47  (        0 /        0 )  0.00
    merge_idload        47  (        0 /        0 )  0.01
      merge_drvr        47  (        0 /        0 )  0.01
      merge_load        47  (        0 /        0 )  0.01
           phase        47  (        0 /        0 )  0.00
          decomp        47  (        0 /        0 )  0.05
        p_decomp        47  (        0 /        0 )  0.01
        levelize        47  (        0 /        0 )  0.00
        mb_split        47  (        0 /        0 )  0.00
             dup        47  (        0 /        0 )  0.04
      mux_retime        47  (        0 /        0 )  0.00
       crr_local        47  (        0 /        7 )  1.45
         buf2inv        47  (        0 /        0 )  0.00

 init_area                 85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        0 /        0 )  0.10
         rem_buf       105  (        0 /        4 )  0.30
         rem_inv       488  (        0 /       11 )  1.22
        merge_bi       266  (        0 /       14 )  0.70
      rem_inv_qb       281  (        0 /        1 )  0.49
    seq_res_area        16  (        0 /        0 )  4.79
        io_phase       521  (        0 /       17 )  1.39
       gate_comp      4145  (        0 /       13 )  12.94
       gcomp_mog         8  (        0 /        0 )  1.26
       glob_area        50  (        0 /       50 )  2.86
       area_down       309  (        0 /       22 )  2.87
      size_n_buf         2  (        0 /        0 )  0.09
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       105  (        0 /        4 )  0.35
         rem_inv       488  (        0 /       11 )  1.09
        merge_bi       266  (        0 /       14 )  0.78
      rem_inv_qb       281  (        0 /        1 )  0.52

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        46  (        0 /        5 )  0.33
       crit_upsz        46  (        0 /        3 )  0.19
       crit_slew        46  (        0 /        0 )  0.08
        setup_dn        46  (        0 /        0 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        46  (        0 /        0 )  0.00
    plc_st_fence        46  (        0 /        0 )  0.00
        plc_star        46  (        0 /        0 )  0.00
      plc_laf_st        46  (        0 /        0 )  0.00
 plc_laf_st_fence        46  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        46  (        0 /        0 )  0.00
       plc_lo_st        46  (        0 /        0 )  0.00
            fopt        46  (        0 /        0 )  0.00
       crit_swap        46  (        0 /        2 )  0.11
       mux2_swap        46  (        0 /        0 )  0.00
       crit_dnsz        74  (        0 /        1 )  0.13
       load_swap        46  (        0 /        0 )  0.03
            fopt        46  (        0 /        0 )  0.07
        setup_dn        46  (        0 /        0 )  0.00
       load_isol        46  (        0 /        0 )  0.21
       load_isol        46  (        0 /        0 )  0.06
        move_for        46  (        0 /        0 )  0.03
        move_for        46  (        0 /        0 )  0.01
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
          rem_bi        46  (        0 /        0 )  0.00
         offload        46  (        0 /        0 )  0.00
           phase        46  (        0 /        0 )  0.00
        in_phase        46  (        0 /        0 )  0.00
       merge_bit        52  (        0 /        0 )  0.01
     merge_idrvr        46  (        0 /        0 )  0.00
     merge_iload        46  (        0 /        0 )  0.00
    merge_idload        46  (        0 /        1 )  0.07
      merge_drvr        46  (        0 /        2 )  0.10
      merge_load        46  (        0 /        2 )  0.07
          decomp        46  (        0 /        0 )  0.06
        p_decomp        46  (        0 /        0 )  0.01
        levelize        46  (        0 /        0 )  0.00
        mb_split        46  (        0 /        0 )  0.00
             dup        46  (        0 /        0 )  0.05
      mux_retime        46  (        0 /        0 )  0.00
         buf2inv        46  (        0 /        0 )  0.00
             exp        16  (        0 /       16 )  0.82
       gate_deco        12  (        0 /        0 )  0.17
       gcomp_tim       147  (        0 /        0 )  0.48
  inv_pair_2_buf        46  (        0 /        0 )  0.00

 init_drc                  85344       -3        -9         0        0
            Worst cost_group: clk_i, WNS: -3.8
            Path: if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -->
                    if_stage_i_instr_rdata_alu_id_o_reg[2]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------
|  Id   |Sev |Count|                 Message Text                 |
-------------------------------------------------------------------
|PA-7   |Info|    2|Resetting power analysis results.             |
|       |    |     |All computed switching activities are removed.|
|SYNTH-7|Info|    1|Incrementally optimizing.                     |
|SYNTH-8|Info|    1|Done incrementally optimizing.                |
-------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ibex_core'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 12> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  10:00:43 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4 ps) Setup Check with Pin if_stage_i_instr_rdata_alu_id_o_reg[6]/CK->D
          Group: clk_i
     Startpoint: (R) if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK
          Clock: (R) clk_i
       Endpoint: (R) if_stage_i_instr_rdata_alu_id_o_reg[6]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     124                  
       Uncertainty:-     320                  
     Required Time:=    3556                  
      Launch Clock:-       0                  
         Data Path:-    3560                  
             Slack:=      -4                  

#-----------------------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge             Cell               Fanout Load Trans Delay Arrival Instance 
#                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------
  if_stage_i_instr_rdata_alu_id_o_reg[12]/CLK -       -      R     (arrival)                        940    -     0     0       0    (-,-) 
  if_stage_i_instr_rdata_alu_id_o_reg[12]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfxtp_4           4 18.1    69   349     349    (-,-) 
  g78256__2802/Y                              -       A->Y   F     sky130_fd_sc_hd__nand3_2           2  8.4    84    91     440    (-,-) 
  fopt135448/Y                                -       A->Y   R     sky130_osu_sc_18T_hs__inv_1        2  7.7    44    63     502    (-,-) 
  g130776/Y                                   -       B->Y   F     sky130_fd_sc_hd__nand3_2           2  7.4    78    94     596    (-,-) 
  g139875/Y                                   -       B->Y   R     sky130_fd_sc_hd__nand3_2           2  9.9    78   100     696    (-,-) 
  fopt128347/Y                                -       A->Y   F     sky130_fd_sc_hd__inv_2             1  6.3    30    48     744    (-,-) 
  g140530/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__or2_2        5 24.3    53   158     902    (-,-) 
  g140376/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand3_2           1  5.9    58    66     968    (-,-) 
  g140375/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_1      4 13.4    72    85    1053    (-,-) 
  g140374/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  5.0    62    76    1129    (-,-) 
  g140029/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2 11.7    66    82    1212    (-,-) 
  g140028/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__inv_1        2  7.6    40    58    1270    (-,-) 
  g140808/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2  7.8    50    60    1331    (-,-) 
  g140807/Y                                   -       A->Y   R     sky130_fd_sc_hd__clkinv_2          2 10.8    45    62    1393    (-,-) 
  g78/Y                                       -       A->Y   F     sky130_osu_sc_18T_hs__nor2_1       1  4.5    31    51    1444    (-,-) 
  g77/Y                                       -       A2->Y  R     sky130_fd_sc_hd__o21ai_2           2  6.6   120   121    1565    (-,-) 
  g130988/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_l      1  5.9    61    75    1640    (-,-) 
  g139999/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      4 19.2    76    88    1728    (-,-) 
  g139996/Y                                   -       A1->Y  F     sky130_osu_sc_18T_hs__aoi21_l      2  8.6    70    88    1816    (-,-) 
  g132638/Y                                   -       B->Y   F     sky130_osu_sc_18T_hs__and2_2       8 29.1    52   127    1943    (-,-) 
  g129558/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nor2_1       2  7.7    70    88    2031    (-,-) 
  fopt140179/Y                                -       A->Y   F     sky130_fd_sc_hd__inv_2             3 11.8    39    59    2091    (-,-) 
  g1137/Y                                     -       A->Y   R     sky130_fd_sc_hd__nand3_2           1  4.9    54    57    2147    (-,-) 
  g129344/Y                                   -       B1->Y  F     sky130_fd_sc_hd__o21ai_2           3 10.7    68    84    2231    (-,-) 
  g134166/Y                                   -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       1  5.9    62    72    2304    (-,-) 
  g139956/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_1      1  6.2    43    63    2367    (-,-) 
  g139888/Y                                   -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       2  7.7    68    77    2444    (-,-) 
  g123301/Y                                   -       B->Y   F     sky130_fd_sc_hd__nor2_1            2  5.2    39    57    2501    (-,-) 
  g140115/Y                                   -       B->Y   R     sky130_fd_sc_hd__nor2_1            1  2.8    83    76    2578    (-,-) 
  g140351/Y                                   -       B->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    39    64    2642    (-,-) 
  g140350/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           2  6.3    72    73    2715    (-,-) 
  g140353/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__nand2_l      1  5.9    61    67    2782    (-,-) 
  g735/Y                                      -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      6 20.6    80    91    2872    (-,-) 
  g758/Y                                      -       A->Y   F     sky130_osu_sc_18T_hs__inv_1        1  6.2    33    48    2921    (-,-) 
  g723/Y                                      -       B->Y   R     sky130_osu_sc_18T_hs__nor2_1       4 17.3   133   113    3034    (-,-) 
  g126610/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__and2_2       6 17.9    49   136    3170    (-,-) 
  g130948/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_2           2  7.6    54    62    3232    (-,-) 
  g133395/Y                                   -       A->Y   F     sky130_osu_sc_18T_hs__and2_2       6 20.2    40   108    3340    (-,-) 
  g133394/Y                                   -       A->Y   R     sky130_osu_sc_18T_hs__nand2_1      7 20.0    79    79    3419    (-,-) 
  g117093/Y                                   -       A->Y   F     sky130_fd_sc_hd__nand2_1           1  2.6    41    58    3477    (-,-) 
  g117011/Y                                   -       A->Y   R     sky130_fd_sc_hd__nand2_1           1  6.1    71    72    3549    (-,-) 
  if_stage_i_instr_rdata_alu_id_o_reg[6]/D    <<<     -      R     sky130_osu_sc_18T_hs__dff_1        1    -     -    11    3560    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------

@genus:root: 13> gvim genus_script_IBEX.tcl
@genus:root: 14> exit

Lic Summary:
[22:10:01.250712] Cdslmd servers: vm-fsemi-edu02-h4l0gt0b
[22:10:01.250739] Feature usage summary:
[22:10:01.250739] Genus_Synthesis

Normal exit.