#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 25 16:25:06 2023
# Process ID: 30848
# Current directory: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30656 C:\Users\Nicolas\Desktop\FPGA_BAP\vivado_project\fpga-bap-project.xpr
# Log file: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/vivado.log
# Journal file: C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project\vivado.jou
# Running On: LAPTOP-JIRJDU7E, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16499 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Nicolas/Desktop/FPGA_BAP/vivado_project/fpga-bap-project.xpr
git init
add_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
create_fileset -simset control_tb
set_property SOURCE_SET sources_1 [get_filesets control_tb]
create_fileset -simset integration_tbs
set_property SOURCE_SET sources_1 [get_filesets integration_tbs]
set_property SOURCE_SET sources_1 [get_filesets integration_tbs]
close [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ]
add_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd
update_compile_order -fileset integration_tbs
update_compile_order -fileset integration_tbs
git add .
git add .
git commit -m "initial"
git add .
git commit -m "initial"
update_compile_order -fileset sources_1
update_compile_order -fileset integration_tbs
git reset --hard HEAD~1
git reset --soft HEAD~1
git reset --hard origin
git push
git pull
update_compile_order -fileset sources_1
add_files {C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart_communication.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/control_module.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/my_types_pkg.vhd C:/Users/Nicolas/Desktop/FPGA_BAP/src/design/uart.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets integration_tbs]
close [ open C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd w ]
add_files -fileset integration_tbs C:/Users/Nicolas/Desktop/FPGA_BAP/src/testbench/integration_tbs/uart_control_and_siggen_tb.vhd
update_compile_order -fileset integration_tbs
update_compile_order -fileset integration_tbs
git add .
git commit -m "Adding existing files"
git push
