module module_0 (
    output logic id_1,
    input logic id_2,
    input id_3
);
endmodule
