{"vcs1":{"timestamp_begin":1740645198.477350143, "rt":3.35, "ut":3.14, "st":0.16}}
{"vcselab":{"timestamp_begin":1740645201.906855032, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740645202.236651188, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740645198.179467249}
{"VCS_COMP_START_TIME": 1740645198.179467249}
{"VCS_COMP_END_TIME": 1740645202.544071529}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287756}}
{"vcselab": {"peak_mem": 150344}}
