#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 23 12:45:27 2023
# Process ID: 31412
# Current directory: D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1
# Command line: vivado.exe -log MainBD_axi_uart16550_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainBD_axi_uart16550_0_0.tcl
# Log file: D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1/MainBD_axi_uart16550_0_0.vds
# Journal file: D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1\vivado.jou
# Running On: DESKTOP-LJ1PS58, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 68595 MB
#-----------------------------------------------------------
source MainBD_axi_uart16550_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 519.039 ; gain = 103.574
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MainBD_axi_uart16550_0_0
Command: synth_design -top MainBD_axi_uart16550_0_0 -part xcku5p-ffvb676-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32396
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1986.598 ; gain = 370.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainBD_axi_uart16550_0_0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/synth/MainBD_axi_uart16550_0_0.vhd:99]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'axi_uart16550' declared at 'd:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4662' bound to instance 'U0' of component 'axi_uart16550' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/synth/MainBD_axi_uart16550_0_0.vhd:204]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4737]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'xuart' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4264]
INFO: [Synth 8-638] synthesizing module 'uart16550' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2318]
INFO: [Synth 8-638] synthesizing module 'xuart_tx_load_sm' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-226] default block is never used [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'xuart_tx_load_sm' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-113] binding component instance 'BAUD_FF' to cell 'ODDRE1' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3443]
INFO: [Synth 8-638] synthesizing module 'rx16550' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-226] default block is never used [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1760]
INFO: [Synth 8-256] done synthesizing module 'rx16550' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'tx16550' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'tx16550' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-638] synthesizing module 'tx_fifo_block' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'tx_fifo_block' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_block' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_control' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-226] default block is never used [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_control' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_block' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-256] done synthesizing module 'uart16550' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2318]
INFO: [Synth 8-638] synthesizing module 'ipic_if' [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3939]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3939]
INFO: [Synth 8-256] done synthesizing module 'xuart' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4264]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4737]
INFO: [Synth 8-256] done synthesizing module 'MainBD_axi_uart16550_0_0' (0#1) [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/synth/MainBD_axi_uart16550_0_0.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element Character_received_reg was removed.  [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ipshared/ff7f/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1688]
WARNING: [Synth 8-7129] Port Fcr[5] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[4] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[3] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[2] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[1] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Fcr[0] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[7] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[6] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[5] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[4] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[3] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[2] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[1] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rx_fifo_data_in[0] in module rx_fifo_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lcr[7] in module tx16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lcr[7] in module rx16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lcr[6] in module rx16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[31] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[30] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[29] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[28] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[27] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[26] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[25] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[24] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[23] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[22] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[21] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[20] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[19] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[18] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[17] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[16] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[15] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[14] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[13] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[12] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[11] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[10] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[9] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2IP_Data[8] in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rclk in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Xin in module xuart is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[9] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[8] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[7] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[6] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[5] in module slave_attachment is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.789 ; gain = 480.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.789 ; gain = 480.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.789 ; gain = 480.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2096.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0_board.xdc] for cell 'U0'
Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.gen/sources_1/bd/MainBD/ip/MainBD_axi_uart16550_0_0/MainBD_axi_uart16550_0_0.xdc] for cell 'U0'
Parsing XDC File [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2168.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  ODDRE1 => OSERDESE3: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2168.762 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2168.762 ; gain = 552.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2168.762 ; gain = 552.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP = true for sin. (constraint file  auto generated constraint).
Applied set_property KEEP = true for U0/XUART_I_1/UART16550_I_1/Sout. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2168.762 ; gain = 552.664
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xuart_tx_load_sm'
INFO: [Synth 8-802] inferred FSM for state register 'receive_state_reg' in module 'rx16550'
INFO: [Synth 8-802] inferred FSM for state register 'transmit_state_reg' in module 'tx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             empty_empty |                               00 |                               00
              empty_full |                               01 |                               01
              full_empty |                               10 |                               10
               full_full |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'xuart_tx_load_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0101 |                             0000
               start_bit |                             0100 |                             0001
               data_bit1 |                             0110 |                             0010
               data_bit2 |                             0000 |                             0011
               data_bit3 |                             0001 |                             0100
               data_bit4 |                             0010 |                             0101
               data_bit5 |                             1101 |                             0110
               data_bit6 |                             1010 |                             0111
               data_bit7 |                             1011 |                             1000
               data_bit8 |                             1100 |                             1001
              parity_bit |                             1001 |                             1010
             frame_error |                             0011 |                             1101
               stop_bit1 |                             1000 |                             1011
               stop_bit2 |                             0111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_state_reg' using encoding 'sequential' in module 'rx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1000 |                             1000
               data_bit8 |                             1001 |                             1001
              parity_bit |                             1010 |                             1010
               stop_bit1 |                             1011 |                             1011
               stop_bit2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmit_state_reg' using encoding 'sequential' in module 'tx16550'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2168.762 ; gain = 552.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 122   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 36    
	  14 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 52    
	   4 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module axi_uart16550 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module axi_uart16550 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2168.762 ; gain = 552.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2548.102 ; gain = 932.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2602.781 ; gain = 986.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[15] | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     3|
|2     |LUT2   |    58|
|3     |LUT3   |    43|
|4     |LUT4   |    55|
|5     |LUT5   |    73|
|6     |LUT6   |   193|
|7     |ODDRE1 |     1|
|8     |SRL16E |    19|
|9     |FDRE   |   259|
|10    |FDSE   |    50|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2608.125 ; gain = 920.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2608.125 ; gain = 992.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2608.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2637.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  ODDRE1 => OSERDESE3: 1 instance 

Synth Design complete, checksum: c7b37e68
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 2637.688 ; gain = 2049.824
INFO: [Common 17-1381] The checkpoint 'D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1/MainBD_axi_uart16550_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MainBD_axi_uart16550_0_0, cache-ID = 2d351bf7ffaa7e3f
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Personal/FPGA/XilinxFPGA/KCU116_Test/KCU116_Test/KCU116_Test.runs/MainBD_axi_uart16550_0_0_synth_1/MainBD_axi_uart16550_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainBD_axi_uart16550_0_0_utilization_synth.rpt -pb MainBD_axi_uart16550_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 12:46:51 2023...
