# RISC-V SoC Tapeout Program 

Welcome to my documentation for the **RISC-V Reference SoC Tapeout Program** by VSD India & IIT Gandhinagar.  
This repo tracks my weekly / lab-wise progress as I go through the entire ASIC design flow: from RTL â†’ GDSII and tapeout, using open-source tools.

---

## ğŸ“† Weekly / Lab Structure

| Week / Lab | Topic | Documentation | Status |
|------------|-------|---------------|--------|
| Week 00 / Lab 0 | Setup & Tool Installation (Icarus Verilog, Yosys, GTKWave) | [Lab0 README](week-00/README.md) | âœ… |
|... | ....| .... | ...|

Each week / lab folder will contain:

- `README.md` â€” objectives, steps, results  
- `img/` â€” images of results, GUI tools, terminal output  

---

## ğŸ”§ About The Program

- **Duration:** ~20 Weeks  
- **Flow:** RTL â†’ Simulation â†’ Synthesis â†’ Floorplanning â†’ Placement & Routing â†’ Timing Closure â†’ GDSII â†’ Tapeout  
- **Tools:** Open-source EDA tools (Yosys, GTKwave, ngspice, OpenLane, Magic, ngspice, etc.)
- **Goal:** Gain practical, end-to-end experience in chip design and contribute toward advancing semiconductor self-reliance.

---

## ğŸ§­ Whatâ€™s in This Repository

- A week-by-week / lab-by-lab log of tasks and experiments I do  
- Screenshots & terminal logs to show real outputs  
- Reports on what worked, what didnâ€™t, bottlenecks, lessons learned  




---

## ğŸ™ Acknowledgments

Iâ€™m grateful for the guidance and opportunity from:  
- [VLSI System Design (VSD India)](https://vsdiat.vlsisystemdesign.com/)
- IIT Gandhinagar  
- RISC-V International, India Semiconductor Mission (ISM), VLSI Society of India (VSI), etc.

---



## âœï¸ Author


**Nikhil Karn**
- B.Tech in Electronics & Communication Engineering (ECE)
- Interests: VLSI, Embedded Systems
- Currently enrolled in **RISC-V SoC Tapeout Program (VSD India & IIT Gandhinagar)**
- GitHub: [Nikhil Karn](https://github.com/nikhilkrn)
- Linkedin: [Nikhil Karn](www.linkedin.com/in/nikhil-karn)
---
