# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name p_wideStreamIn_0_0_0_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_0 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_0_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_0_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name p_wideStreamIn_0_0_0_0_0_01 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_01 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_01_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_01_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_01_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name p_wideStreamIn_0_0_0_0_0_02 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_02 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_02_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_02_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_02_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name p_wideStreamIn_0_0_0_0_0_03 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_03 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_03_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_03_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_03_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name p_wideStreamIn_0_0_0_0_0_04 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_04 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_04_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_04_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_04_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name p_wideStreamIn_0_0_0_0_0_05 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_05 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_05_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_05_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_05_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name p_wideStreamIn_0_0_0_0_0_06 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_06 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_06_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_06_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_06_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name p_wideStreamIn_0_0_0_0_0_07 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_07 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_07_dout { I 22 vector } p_wideStreamIn_0_0_0_0_0_07_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_07_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name p_wideStreamIn_0_0_1_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_0_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name p_wideStreamIn_0_0_1_0_0_016 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_016 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_016_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_016_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_016_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name p_wideStreamIn_0_0_1_0_0_017 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_017 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_017_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_017_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_017_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name p_wideStreamIn_0_0_1_0_0_018 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_018 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_018_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_018_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_018_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name p_wideStreamIn_0_0_1_0_0_019 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_019 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_019_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_019_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_019_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name p_wideStreamIn_0_0_1_0_0_020 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_020 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_020_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_020_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_020_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name p_wideStreamIn_0_0_1_0_0_021 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_021 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_021_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_021_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_021_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name p_wideStreamIn_0_0_1_0_0_022 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_022 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_022_dout { I 22 vector } p_wideStreamIn_0_0_1_0_0_022_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_022_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name ssrWideStream4kernelIn \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_ssrWideStream4kernelIn \
    op interface \
    ports { ssrWideStream4kernelIn_din { O 256 vector } ssrWideStream4kernelIn_full_n { I 1 bit } ssrWideStream4kernelIn_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


