\subsection{rx\+\_\+path Entity Reference}
\label{classrx__path}\index{rx\+\_\+path@{rx\+\_\+path}}


Inheritance diagram for rx\+\_\+path\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d9/dbc/classrx__path__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for rx\+\_\+path\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{db/d6b/classrx__path__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf diq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{I\+N\+T\+E\+G\+ER}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf infifo\+\_\+wrsize} {\bfseries {\bfseries \textcolor{comment}{I\+N\+T\+E\+G\+ER}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf outfifo\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{I\+N\+T\+E\+G\+ER}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk\+\_\+iopll}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+iodirect}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+I\+Q2}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+I\+Q2\+\_\+\+I\+Q\+S\+E\+L2}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf drct\+\_\+clk\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+src}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fr\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+clr\+\_\+detect}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clr\+\_\+pct\+\_\+loss\+\_\+flag}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clr\+\_\+smpl\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+full}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrrxfifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf rx\+\_\+path.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rx\+\_\+path@{rx\+\_\+path}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a91cbe36eb60cd94d2e192dc892bd7f52}


Definition at line {\bf 37} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!clk@{clk}}
\index{clk@{clk}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 26} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!clk\+\_\+iodirect@{clk\+\_\+iodirect}}
\index{clk\+\_\+iodirect@{clk\+\_\+iodirect}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{clk\+\_\+iodirect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+iodirect} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a6b08d262ee0d5f41c1da1c75345c9eda}


Definition at line {\bf 25} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!clk\+\_\+iopll@{clk\+\_\+iopll}}
\index{clk\+\_\+iopll@{clk\+\_\+iopll}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{clk\+\_\+iopll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+iopll} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_acee5ec4ffa4474a43839d26dda7fd987}


Definition at line {\bf 24} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!clr\+\_\+pct\+\_\+loss\+\_\+flag@{clr\+\_\+pct\+\_\+loss\+\_\+flag}}
\index{clr\+\_\+pct\+\_\+loss\+\_\+flag@{clr\+\_\+pct\+\_\+loss\+\_\+flag}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{clr\+\_\+pct\+\_\+loss\+\_\+flag}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clr\+\_\+pct\+\_\+loss\+\_\+flag} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a9a999ddbafb9e92da28784d210c823a5}


Definition at line {\bf 41} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}}
\index{clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{clr\+\_\+smpl\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clr\+\_\+smpl\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a7dc04539ef5d77088c29f5be14be5a27}


Definition at line {\bf 42} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!data\+\_\+src@{data\+\_\+src}}
\index{data\+\_\+src@{data\+\_\+src}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{data\+\_\+src}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+src} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a38f58ae7967c4b5c8a5a4dac272b8515}


Definition at line {\bf 34} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+R\+I\+NG}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path_a96c914a5219ab65ae2ed6886cf701a09}


Definition at line {\bf 17} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!D\+I\+Q2@{D\+I\+Q2}}
\index{D\+I\+Q2@{D\+I\+Q2}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{D\+I\+Q2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+I\+Q2} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a3a74d8e35942532e5f78504d309c05ed}


Definition at line {\bf 30} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!D\+I\+Q2\+\_\+\+I\+Q\+S\+E\+L2@{D\+I\+Q2\+\_\+\+I\+Q\+S\+E\+L2}}
\index{D\+I\+Q2\+\_\+\+I\+Q\+S\+E\+L2@{D\+I\+Q2\+\_\+\+I\+Q\+S\+E\+L2}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{D\+I\+Q2\+\_\+\+I\+Q\+S\+E\+L2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+I\+Q2\+\_\+\+I\+Q\+S\+E\+L2} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a288f78c2f41173fc9bb914fe46366927}


Definition at line {\bf 31} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!diq\+\_\+width@{diq\+\_\+width}}
\index{diq\+\_\+width@{diq\+\_\+width}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{diq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{I\+N\+T\+E\+G\+ER}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path_a8f3619ae7c086284f10438374906f9a8}


Definition at line {\bf 18} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}}
\index{drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{drct\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drct\+\_\+clk\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a3937d7a368bafd161602e43be8f502dd}


Definition at line {\bf 33} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!en@{en}}
\index{en@{en}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 28} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!fr\+\_\+start@{fr\+\_\+start}}
\index{fr\+\_\+start@{fr\+\_\+start}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{fr\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fr\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a2e71bd12426c63495ee40ba7316f5c24}


Definition at line {\bf 35} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!ieee@{ieee}}
\index{ieee@{ieee}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrx__path_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!infifo\+\_\+wrsize@{infifo\+\_\+wrsize}}
\index{infifo\+\_\+wrsize@{infifo\+\_\+wrsize}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{infifo\+\_\+wrsize}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infifo\+\_\+wrsize} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{I\+N\+T\+E\+G\+ER}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path_ad8ed1f20ad8f6ab3fe96d66e2273c58b}


Definition at line {\bf 19} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 36} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__path_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!outfifo\+\_\+data@{outfifo\+\_\+data}}
\index{outfifo\+\_\+data@{outfifo\+\_\+data}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{outfifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a243c8bedad3d0c5828234465888833a5}


Definition at line {\bf 47} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!outfifo\+\_\+full@{outfifo\+\_\+full}}
\index{outfifo\+\_\+full@{outfifo\+\_\+full}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{outfifo\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+full} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a56878858fd1d43b7b1c21ffadede9609}


Definition at line {\bf 44} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!outfifo\+\_\+size@{outfifo\+\_\+size}}
\index{outfifo\+\_\+size@{outfifo\+\_\+size}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{outfifo\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{I\+N\+T\+E\+G\+ER}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path_ac64d13777527b657c12415f07daac8d8}


Definition at line {\bf 21} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!outfifo\+\_\+wr@{outfifo\+\_\+wr}}
\index{outfifo\+\_\+wr@{outfifo\+\_\+wr}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{outfifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a0c41b293e5ec9e2c01bc187521edce25}


Definition at line {\bf 46} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!outfifo\+\_\+wrusedw@{outfifo\+\_\+wrusedw}}
\index{outfifo\+\_\+wrusedw@{outfifo\+\_\+wrusedw}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{outfifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_ac482f44128ce45ae417868df13c2bc9e}


Definition at line {\bf 45} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!pct\+\_\+clr\+\_\+detect@{pct\+\_\+clr\+\_\+detect}}
\index{pct\+\_\+clr\+\_\+detect@{pct\+\_\+clr\+\_\+detect}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{pct\+\_\+clr\+\_\+detect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+clr\+\_\+detect} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a9f620580cd7670d2d6b51a64c2d61117}


Definition at line {\bf 40} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 27} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!smpl\+\_\+width@{smpl\+\_\+width}}
\index{smpl\+\_\+width@{smpl\+\_\+width}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{smpl\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a28545549401870ee0b3baafccc7735d9}


Definition at line {\bf 38} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__path_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf rx\+\_\+path.\+vhd}.

\index{rx\+\_\+path@{rx\+\_\+path}!wrrxfifo\+\_\+wr@{wrrxfifo\+\_\+wr}}
\index{wrrxfifo\+\_\+wr@{wrrxfifo\+\_\+wr}!rx\+\_\+path@{rx\+\_\+path}}
\paragraph[{wrrxfifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrrxfifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path_a09d52597513939fa82988a76cc664ff8}


Definition at line {\bf 50} of file {\bf rx\+\_\+path.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+modules/{\bf rx\+\_\+path.\+vhd}\end{DoxyCompactItemize}
