// Seed: 2745121663
module module_0 ();
  reg id_2;
  integer id_3;
  assign id_2 = 1;
  always @(id_1 or negedge 1) id_3 = id_3;
  wire id_4 = 1;
  initial begin
    id_2 <= 1'b0;
  end
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  tri id_7 = 1;
  module_0();
endmodule
