#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 18 15:07:48 2018
# Process ID: 17515
# Current directory: /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1
# Command line: vivado -log system_trace_cntrl_32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_trace_cntrl_32_0_0.tcl
# Log file: /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1/system_trace_cntrl_32_0_0.vds
# Journal file: /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_trace_cntrl_32_0_0.tcl -notrace
Command: synth_design -top system_trace_cntrl_32_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17609 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1302.805 ; gain = 87.996 ; free physical = 1106 ; free virtual = 10108
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_trace_cntrl_32_0_0' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_trace_cntrl_32_0_0/synth/system_trace_cntrl_32_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'trace_cntrl_32' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
	Parameter C_S_AXI_TRACE_CNTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TRACE_CNTRL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TRACE_CNTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32.v:106]
INFO: [Synth 8-638] synthesizing module 'trace_cntrl_32_trace_cntrl_s_axi' [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_TRIGGER_V_DATA_0 bound to: 5'b10000 
	Parameter ADDR_TRIGGER_V_CTRL bound to: 5'b10100 
	Parameter ADDR_LENGTH_R_DATA_0 bound to: 5'b11000 
	Parameter ADDR_LENGTH_R_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v:203]
INFO: [Synth 8-256] done synthesizing module 'trace_cntrl_32_trace_cntrl_s_axi' (1#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'trace_cntrl_32' (2#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_trace_cntrl_32_0_0' (3#1) [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_trace_cntrl_32_0_0/synth/system_trace_cntrl_32_0_0.v:57]
WARNING: [Synth 8-3331] design trace_cntrl_32 has unconnected port trace_32_TLAST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.336 ; gain = 129.527 ; free physical = 1047 ; free virtual = 10071
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1344.336 ; gain = 129.527 ; free physical = 1017 ; free virtual = 10045
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_trace_cntrl_32_0_0/constraints/trace_cntrl_32_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_trace_cntrl_32_0_0/constraints/trace_cntrl_32_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1697.344 ; gain = 0.000 ; free physical = 189 ; free virtual = 9269
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:41 . Memory (MB): peak = 1697.344 ; gain = 482.535 ; free physical = 687 ; free virtual = 9756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:41 . Memory (MB): peak = 1697.344 ; gain = 482.535 ; free physical = 688 ; free virtual = 9757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:41 . Memory (MB): peak = 1697.344 ; gain = 482.535 ; free physical = 690 ; free virtual = 9759
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'trace_cntrl_32_trace_cntrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32.v:1215]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element samples_fu_74_reg was removed.  [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32.v:974]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'trace_cntrl_32_trace_cntrl_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:43 . Memory (MB): peak = 1697.344 ; gain = 482.535 ; free physical = 650 ; free virtual = 9719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 62    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module trace_cntrl_32_trace_cntrl_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module trace_cntrl_32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element samples_fu_74_reg was removed.  [/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ipshared/a636/hdl/verilog/trace_cntrl_32.v:974]
WARNING: [Synth 8-3331] design trace_cntrl_32 has unconnected port trace_32_TLAST[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:47 . Memory (MB): peak = 1697.344 ; gain = 482.535 ; free physical = 428 ; free virtual = 9496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:02:08 . Memory (MB): peak = 1697.344 ; gain = 482.535 ; free physical = 226 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:11 . Memory (MB): peak = 1706.352 ; gain = 491.543 ; free physical = 153 ; free virtual = 9235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:02:11 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 148 ; free virtual = 9230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 138 ; free virtual = 9220
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 138 ; free virtual = 9220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 137 ; free virtual = 9220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 137 ; free virtual = 9220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 133 ; free virtual = 9216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 137 ; free virtual = 9219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    34|
|2     |LUT1   |    34|
|3     |LUT2   |    12|
|4     |LUT3   |   212|
|5     |LUT4   |    53|
|6     |LUT5   |    86|
|7     |LUT6   |    77|
|8     |FDRE   |   557|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------+------+
|      |Instance                               |Module                           |Cells |
+------+---------------------------------------+---------------------------------+------+
|1     |top                                    |                                 |  1068|
|2     |  inst                                 |trace_cntrl_32                   |  1068|
|3     |    trace_cntrl_32_trace_cntrl_s_axi_U |trace_cntrl_32_trace_cntrl_s_axi |   301|
+------+---------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.359 ; gain = 499.551 ; free physical = 137 ; free virtual = 9219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 1714.359 ; gain = 146.543 ; free physical = 194 ; free virtual = 9276
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:02:13 . Memory (MB): peak = 1714.367 ; gain = 499.551 ; free physical = 194 ; free virtual = 9277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:15 . Memory (MB): peak = 1714.367 ; gain = 524.387 ; free physical = 187 ; free virtual = 9271
INFO: [Common 17-1381] The checkpoint '/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1/system_trace_cntrl_32_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/ip/system_trace_cntrl_32_0_0/system_trace_cntrl_32_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/bmull/PYNQ/boards/Pynq-Z1/base/base/base.runs/system_trace_cntrl_32_0_0_synth_1/system_trace_cntrl_32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_trace_cntrl_32_0_0_utilization_synth.rpt -pb system_trace_cntrl_32_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1738.371 ; gain = 0.000 ; free physical = 150 ; free virtual = 9236
INFO: [Common 17-206] Exiting Vivado at Thu Oct 18 15:10:31 2018...
