============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:04:52 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6 ps) Setup Check with Pin out/q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in2/q_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=     292                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=       6                  

#----------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  in2/q_reg[1]/CK         -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  in2/q_reg[1]/Q          -       CK->Q  F     DFFRX2LVT         5  8.7    22    44      44    (-,-) 
  sub_103_37_g542/Y       -       A->Y   R     INVX2LVT          2  5.7    18    14      58    (-,-) 
  sub_103_37_g530__5477/Y -       B->Y   F     NAND2X2LVT        2  4.8    26    18      76    (-,-) 
  sub_103_37_g474__4319/Y -       B0->Y  R     OAI21X4LVT        3  4.5    19     9      85    (-,-) 
  g3/Y                    -       A1N->Y R     OAI2BB1X1LVT      1  1.9    19    21     106    (-,-) 
  g2/Y                    -       A1->Y  R     AO21X1LVT         2  5.7    30    34     139    (-,-) 
  sub_103_37_g461__6161/Y -       B->Y   F     NAND2X4LVT        2  4.8    19    14     154    (-,-) 
  sub_103_37_g455__7098/Y -       A1->Y  R     OAI21X4LVT        8 11.3    34    23     177    (-,-) 
  sub_103_37_g447__5526/Y -       A1->Y  F     AOI21X1LVT        1  2.2    28    22     199    (-,-) 
  sub_103_37_g437__2346/Y -       B->Y   F     XNOR2X1LVT        1  2.1    12    25     224    (-,-) 
  g1061__1666/Y           -       B1->Y  R     AOI221X1LVT       1  2.2    52    30     254    (-,-) 
  g1041__8428/Y           -       B0->Y  F     OAI211X1LVT       1  2.0    38    32     286    (-,-) 
  out/q_reg[15]/D         <<<     -      F     DFFRHQX1LVT       1    -     -     0     286    (-,-) 
#----------------------------------------------------------------------------------------------------

