git clone --depth 1 --no-tags https://github.com/yezouagh/Verilog-Image-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285947152
git clone --depth 1 --no-tags https://github.com/ranjan-yadav/TMDS-encoder-8b-10b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291525744
git clone --depth 1 --no-tags https://github.com/up-n-atom/Bandai2003.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290872566
git clone --depth 1 --no-tags https://github.com/alirezasalemi7/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284111426
git clone --depth 1 --no-tags https://github.com/111Atom111/maybe-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289194477
git clone --depth 1 --no-tags https://github.com/Sriku007/Sobel-Edge-Detection-Zedboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286241992
git clone --depth 1 --no-tags https://github.com/anonsum/DNNWeaver_Simulations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288170032
git clone --depth 1 --no-tags https://github.com/Belief997/lab-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286410909
git clone --depth 1 --no-tags https://github.com/alexey-asmodean/fpga-learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284748458
git clone --depth 1 --no-tags https://github.com/rahul0805/DDR2_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286478483
git clone --depth 1 --no-tags https://github.com/merledu/Shaheen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290739805
git clone --depth 1 --no-tags https://github.com/nfproc/TC-TERO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290450180
git clone --depth 1 --no-tags https://github.com/Be1iefLi/PLD_2019_Intelligent_roof.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283976856
git clone --depth 1 --no-tags https://github.com/Passant-Abdelgalil/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285392703
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Flopr_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285381307
git clone --depth 1 --no-tags https://github.com/Kyxie/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289968467
git clone --depth 1 --no-tags https://github.com/graphbuilder/BNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286629038
git clone --depth 1 --no-tags https://github.com/abdulwadood97/spi_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284649097
git clone --depth 1 --no-tags https://github.com/nusgart/uhdl_mister.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291888338
git clone --depth 1 --no-tags https://github.com/Null3rror/Modified-Non-Restoring-Square-Root.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286354067
git clone --depth 1 --no-tags https://github.com/mfkiwl/Pipelined-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286446641
git clone --depth 1 --no-tags https://github.com/zhuzhizhan/ufs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288696500
git clone --depth 1 --no-tags https://github.com/xiaocheng113/FPGA-FPU-on-ESP32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284419945
git clone --depth 1 --no-tags https://github.com/HartnettMatt/FPGA-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290889068
git clone --depth 1 --no-tags https://github.com/antmicro/mmcm-drp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287210973
git clone --depth 1 --no-tags https://github.com/ggrummer/Starlite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286838056
git clone --depth 1 --no-tags https://github.com/CRH380AN-0206/led-and-multiple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289914318
git clone --depth 1 --no-tags https://github.com/rjs18/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285651135
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/AFTx05_Public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284591864
git clone --depth 1 --no-tags https://github.com/wamikamalik/EE2026-Vivado-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288096125
git clone --depth 1 --no-tags https://github.com/asalik13/Content-Addressable-Parallel-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291281062
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/Basic_Digital_Design_Blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284266988
git clone --depth 1 --no-tags https://github.com/josh-macfie/VerilogDoubleDabble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286297923
git clone --depth 1 --no-tags https://github.com/ravikumar314/Image-Processing-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290434698
git clone --depth 1 --no-tags https://github.com/fm4dd/pmod-7seg9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285452017
git clone --depth 1 --no-tags https://github.com/armanhafizi/ComputerArchitecture-WashingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286877941
git clone --depth 1 --no-tags https://github.com/NZqian/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288497950
git clone --depth 1 --no-tags https://github.com/QianfengClarkShen/xilinx_fpga_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284771876
git clone --depth 1 --no-tags https://github.com/MionaSHEN/Staircase-Mapping-S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290756813
git clone --depth 1 --no-tags https://github.com/fengq1a0/MiniMIPS32s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284057881
git clone --depth 1 --no-tags https://github.com/thiemchu/dram-arty-a7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287117317
git clone --depth 1 --no-tags https://github.com/scottcs2/Pair-HMM-hardware-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286591574
git clone --depth 1 --no-tags https://github.com/liuqiang-bit/Driver-Fatigue-Monitoring-eyetrack-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284260016
git clone --depth 1 --no-tags https://github.com/sharma18b/VerilogCodes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285533518
git clone --depth 1 --no-tags https://github.com/livebinary/Image-Denoising.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287921318
git clone --depth 1 --no-tags https://github.com/nietzhuang/2017-CIC-Contest---Distance-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288968376
git clone --depth 1 --no-tags https://github.com/benreynwar/202008_cocotb_presentation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284846721
git clone --depth 1 --no-tags https://github.com/DeamonYang/M3SOC_GPIO_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283996585
git clone --depth 1 --no-tags https://github.com/CartonSta/ECE550-Tetris-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286257940
git clone --depth 1 --no-tags https://github.com/mfkiwl/phased-array-Mux-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288483413
git clone --depth 1 --no-tags https://github.com/sujoyyyy/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285829714
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2020_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287918461
git clone --depth 1 --no-tags https://github.com/azarmadr/pci-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285800409
git clone --depth 1 --no-tags https://github.com/Sparkles-Qemu/qemu_systemc_with_cnn_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290310680
git clone --depth 1 --no-tags https://github.com/Passant-Abdelgalil/Carry-Select-Adder-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285928764
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/CPU_Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285275175
git clone --depth 1 --no-tags https://github.com/TroddenSpade/mis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284427264
git clone --depth 1 --no-tags https://github.com/christopher3108/Simple-64-bit-SlidePlatform-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289486907
git clone --depth 1 --no-tags https://github.com/MoMorZ/Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291302632
git clone --depth 1 --no-tags https://github.com/bulicp/mul8s_1KR6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291345244
git clone --depth 1 --no-tags https://github.com/ashokn414/traffic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288369216
git clone --depth 1 --no-tags https://github.com/Nkyoku/phoenix-firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289704056
git clone --depth 1 --no-tags https://github.com/ShaoChiWu/Pac-Man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290515516
git clone --depth 1 --no-tags https://github.com/huangchink/CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290699676
git clone --depth 1 --no-tags https://github.com/BenjiaH/FPGA_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285472069
git clone --depth 1 --no-tags https://github.com/armanhafizi/DigitalSystemDesignLab-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286879265
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2016_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289843488
git clone --depth 1 --no-tags https://github.com/MihirShri/VLSI-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286370301
git clone --depth 1 --no-tags https://github.com/ItsRico/Sobel-Operator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284336888
git clone --depth 1 --no-tags https://github.com/apoorvsingh2000/2s-compliment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291673343
git clone --depth 1 --no-tags https://github.com/shawshank96/Simple-D-flip-flops-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290642771
git clone --depth 1 --no-tags https://github.com/menna15/Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286293699
git clone --depth 1 --no-tags https://github.com/tushartrip/MIPS32-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289319492
git clone --depth 1 --no-tags https://github.com/RohanSeam/Six-Instruction-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290075366
git clone --depth 1 --no-tags https://github.com/Sriku007/Verilog-CORDIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286678386
git clone --depth 1 --no-tags https://github.com/AlishKanani/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287994858
git clone --depth 1 --no-tags https://github.com/haha12138138/NM6001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287030096
git clone --depth 1 --no-tags https://github.com/Sai-Santosh-99/ReconfigPHY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286079246
git clone --depth 1 --no-tags https://github.com/lei-x-a/-filtering-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284442914
git clone --depth 1 --no-tags https://github.com/armanhafizi/DigitalSystemDesign-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286880194
git clone --depth 1 --no-tags https://github.com/brown9804/NexysDDR4-RISC-V_picorv32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291828322
git clone --depth 1 --no-tags https://github.com/alinanto/VerilogTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291404189
git clone --depth 1 --no-tags https://github.com/MaheenAnees/Single-Cycle-RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289331965
git clone --depth 1 --no-tags https://github.com/kritirais/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291290499
git clone --depth 1 --no-tags https://github.com/jackkoenig/verilator-fatal-issue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292123784
git clone --depth 1 --no-tags https://github.com/hanisahnoh/Pattern-Recognition-Neural-Network---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288455057
git clone --depth 1 --no-tags https://github.com/source-droid/Verilog-Code-for-free-running-binary-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288925542
git clone --depth 1 --no-tags https://github.com/KKZ20/CPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290770868
git clone --depth 1 --no-tags https://github.com/bulicp/QLM_w4q2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291345471
git clone --depth 1 --no-tags https://github.com/ChinaNuke/myrisc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288600341
git clone --depth 1 --no-tags https://github.com/sarveshvhawal007/Real-time-Digital-Image-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287492200
git clone --depth 1 --no-tags https://github.com/Jaideep1099/4in1-Modulator-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285905267
git clone --depth 1 --no-tags https://github.com/mtrbpr/basic-arm-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291447848
git clone --depth 1 --no-tags https://github.com/bulicp/MITCH_TRUNC_W5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291345152
git clone --depth 1 --no-tags https://github.com/KimWI/jtbubl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287619057
