// Seed: 3105766243
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    input wor id_5,
    input tri1 id_6,
    output supply1 id_7
);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd33,
    parameter id_5 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6
);
  output wire id_6;
  input wire _id_5;
  inout wire _id_4;
  output wire id_3;
  module_0 modCall_1 ();
  inout logic [7:0] id_2;
  inout wire id_1;
  always @(posedge id_4 or negedge 1) begin : LABEL_0
    id_2[id_5 : id_4] = -1;
  end
endmodule
