
---------- Begin Simulation Statistics ----------
final_tick                               118901723000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337048                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686304                       # Number of bytes of host memory used
host_op_rate                                   368839                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   296.69                       # Real time elapsed on the host
host_tick_rate                              400756317                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118902                       # Number of seconds simulated
sim_ticks                                118901723000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.599145                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8747761                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9986126                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155031                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16522220                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300032                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540239                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240207                       # Number of indirect misses.
system.cpu.branchPred.lookups                20629101                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050661                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1215                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.189017                       # CPI: cycles per instruction
system.cpu.discardedOps                        775777                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           50002798                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17199194                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10082055                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7116373                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.841031                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118901723                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       111785350                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        68764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        154618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       250186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          942                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       502117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            956                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68249                       # Transaction distribution
system.membus.trans_dist::CleanEvict              501                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71612                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71612                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       240486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 240486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4931744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4931744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             85868                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   85868    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               85868                       # Request fanout histogram
system.membus.respLayer1.occupancy          288479750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           291116000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            173327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       217683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101368                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            78608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           78608                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1487                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171840                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       750320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                754052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12796224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12868064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69627                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2183968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           321562                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006556                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081238                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 319468     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2080      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             321562                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          652309000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         500898997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2974000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  677                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               165388                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166065                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 677                       # number of overall hits
system.l2.overall_hits::.cpu.data              165388                       # number of overall hits
system.l2.overall_hits::total                  166065                       # number of overall hits
system.l2.demand_misses::.cpu.inst                810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              85060                       # number of demand (read+write) misses
system.l2.demand_misses::total                  85870                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               810                       # number of overall misses
system.l2.overall_misses::.cpu.data             85060                       # number of overall misses
system.l2.overall_misses::total                 85870                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8574368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8652712000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78344000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8574368000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8652712000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1487                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           250448                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               251935                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1487                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          250448                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              251935                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.544721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.339631                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.340842                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.544721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.339631                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.340842                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96720.987654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100803.762050                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100765.249796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96720.987654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100803.762050                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100765.249796                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68249                       # number of writebacks
system.l2.writebacks::total                     68249                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         85058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             85868                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        85058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            85868                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6873034000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6935178000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6873034000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6935178000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.544721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.339623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.340834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.544721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.339623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.340834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76720.987654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80804.086623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80765.570410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76720.987654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80804.086623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80765.570410                       # average overall mshr miss latency
system.l2.replacements                          69627                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       149434                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           149434                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       149434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       149434                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              756                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          756                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            79                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6996                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           71612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71612                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7150388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7150388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         78608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             78608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.911001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.911001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99849.019717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99849.019717                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5718148000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5718148000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.911001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.911001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79849.019717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79849.019717                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1487                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.544721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.544721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96720.987654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96720.987654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.544721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.544721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76720.987654                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76720.987654                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        158392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            158392                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        13448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13448                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1423980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1423980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       171840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.078259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105887.864366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105887.864366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        13446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13446                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1154886000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1154886000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.078247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85890.673806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85890.673806                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15902.701517                       # Cycle average of tags in use
system.l2.tags.total_refs                      500902                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     86011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.823697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.420734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.725950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15841.554833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970624                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11794                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1087977                       # Number of tag accesses
system.l2.tags.data_accesses                  1087977                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2721856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2747776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2183968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2183968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           85058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               85868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68249                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68249                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            217995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22891645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23109640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       217995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           217995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18367841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18367841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18367841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           217995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22891645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41477481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     85044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003121404500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2619                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2619                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              269187                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       85868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68249                       # Number of write requests accepted
system.mem_ctrls.readBursts                     85868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68249                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21573                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2962                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    915383750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  429270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2525146250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10662.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29412.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    55162                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   36140                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 85868                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                68249                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.809586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.710863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.496759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14477     35.13%     35.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17440     42.32%     77.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3943      9.57%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1654      4.01%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1771      4.30%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          397      0.96%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          381      0.92%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          414      1.00%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          728      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.777778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.174479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.665002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2613     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2619                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.813669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.795589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.785436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              363     13.86%     13.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.31%     14.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2002     76.44%     90.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              246      9.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2619                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5494656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2985856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2747776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2183968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        46.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  118900574000                       # Total gap between requests
system.mem_ctrls.avgGap                     771495.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2721408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1492928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 217995.158909513877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22887876.906544070691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12555982.893536370248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        85058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68249                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20585750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2504560500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2748076233500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25414.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29445.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40265443.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            145491780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77330715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           306070380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          122121900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9385552800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30592789200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19895913120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60525269895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.036105                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51424320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3970200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63507203000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            148719060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             79042260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           306927180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          121411980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9385552800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30199102740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20227438560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60468194580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.556084                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52292102250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3970200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62639420750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31083690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31083690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31083690                       # number of overall hits
system.cpu.icache.overall_hits::total        31083690                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1487                       # number of overall misses
system.cpu.icache.overall_misses::total          1487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    100014000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100014000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100014000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100014000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31085177                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31085177                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31085177                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31085177                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67258.910558                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67258.910558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67258.910558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67258.910558                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          758                       # number of writebacks
system.cpu.icache.writebacks::total               758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97040000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97040000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97040000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65258.910558                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65258.910558                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65258.910558                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65258.910558                       # average overall mshr miss latency
system.cpu.icache.replacements                    758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31083690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31083690                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100014000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31085177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31085177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67258.910558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67258.910558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97040000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65258.910558                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65258.910558                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           727.746128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31085177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1487                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20904.624748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   727.746128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.355345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.355345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          724                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.355957                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31086664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31086664                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35591302                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35591302                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35594588                       # number of overall hits
system.cpu.dcache.overall_hits::total        35594588                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       286195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         286195                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       286270                       # number of overall misses
system.cpu.dcache.overall_misses::total        286270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14996466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14996466000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14996466000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14996466000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35877497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35877497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35880858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35880858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007978                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007978                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52399.468894                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52399.468894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52385.740734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52385.740734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       149434                       # number of writebacks
system.cpu.dcache.writebacks::total            149434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35823                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35823                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       250372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       250372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       250447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       250447                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12836044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12836044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12839783000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12839783000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006980                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51267.889381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51267.889381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51267.465771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51267.465771                       # average overall mshr miss latency
system.cpu.dcache.replacements                 249424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21392104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21392104                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       186094                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        186094                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6058779000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6058779000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21578198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21578198                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32557.626791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32557.626791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       171778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       171778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5287040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5287040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30778.330170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30778.330170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       100101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       100101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8937687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8937687000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14299299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89286.690443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89286.690443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        21507                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        21507                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        78594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        78594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7549004000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7549004000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96050.639998                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96050.639998                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3286                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3286                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           75                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           75                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022315                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           75                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           75                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3739000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3739000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.022315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022315                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49853.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49853.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.497929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36023199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            250448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.835044                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.497929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          573                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36309470                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36309470                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118901723000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
