
---------- Begin Simulation Statistics ----------
final_tick                               2542205669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228953                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.33                       # Real time elapsed on the host
host_tick_rate                              665378486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196482                       # Number of instructions simulated
sim_ops                                       4196482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012196                       # Number of seconds simulated
sim_ticks                                 12195824500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.539108                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361693                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               794247                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2801                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            123066                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            878910                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46243                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          287490                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           241247                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1094237                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73369                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30881                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196482                       # Number of instructions committed
system.cpu.committedOps                       4196482                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.809208                       # CPI: cycles per instruction
system.cpu.discardedOps                        319929                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   623805                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1484525                       # DTB hits
system.cpu.dtb.data_misses                       9327                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   421454                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879758                       # DTB read hits
system.cpu.dtb.read_misses                       8240                       # DTB read misses
system.cpu.dtb.write_accesses                  202351                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604767                       # DTB write hits
system.cpu.dtb.write_misses                      1087                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18174                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3740135                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1193942                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693822                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17111370                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172141                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004910                       # ITB accesses
system.cpu.itb.fetch_acv                          786                       # ITB acv
system.cpu.itb.fetch_hits                      996834                       # ITB hits
system.cpu.itb.fetch_misses                      8076                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2693     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11256004500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9746500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19640000      0.16%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               914365000      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12199756000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899369                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944812                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8181697000     67.06%     67.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4018059000     32.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24378237                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85403      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541740     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839441     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592639     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104920      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196482                       # Class of committed instruction
system.cpu.quiesceCycles                        13412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7266867                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22864457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22864457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22864457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22864457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117253.625641                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117253.625641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117253.625641                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117253.625641                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13102490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13102490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13102490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13102490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67192.256410                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67192.256410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67192.256410                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67192.256410                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22514960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22514960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117265.416667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117265.416667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12902993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12902993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67203.088542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67203.088542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.282734                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539702364000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.282734                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205171                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205171                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131091                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34904                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89000                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34592                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28951                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28951                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89590                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41395                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11425664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11425664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18161785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160351                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002775                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052607                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159906     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160351                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837203036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378471250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475071500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5729664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4501824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10231488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5729664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5729664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469805383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369128303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838933686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469805383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469805383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183165640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183165640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183165640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469805383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369128303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022099326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175220750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7484                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7484                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123682                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123682                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10572                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2035                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5807                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2039876500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4839157750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13663.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32413.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105592                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123682                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.681585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.357232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.205031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35109     42.26%     42.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24728     29.77%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10345     12.45%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4580      5.51%     89.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2418      2.91%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1481      1.78%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          947      1.14%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          633      0.76%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2836      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.947755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.339734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.585554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1341     17.92%     17.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5645     75.43%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           315      4.21%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7484                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6654     88.91%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.18%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              507      6.77%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.30%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.76%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7484                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9554880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  676608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7783936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10231488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7915648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12195819500                       # Total gap between requests
system.mem_ctrls.avgGap                      43011.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5085440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7783936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416982058.080615997314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366472967.858794629574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638245983.287148833275                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89526                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123682                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583766500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255391250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299247535250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28860.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32063.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419491.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319079460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169583370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569622060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314337960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5336919690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188948640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7861017420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.566296                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438203250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11350461250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274161720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145693845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496344240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320539320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5254936020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        257987520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7712188905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.363060                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    617175500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11171489000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12188624500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704547                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704547                       # number of overall hits
system.cpu.icache.overall_hits::total         1704547                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89591                       # number of overall misses
system.cpu.icache.overall_misses::total         89591                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5513924500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5513924500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5513924500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5513924500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049935                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049935                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049935                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049935                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61545.517965                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61545.517965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61545.517965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61545.517965                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89000                       # number of writebacks
system.cpu.icache.writebacks::total             89000                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89591                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5424334500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5424334500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5424334500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5424334500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049935                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049935                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049935                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049935                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60545.529127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60545.529127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60545.529127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60545.529127                       # average overall mshr miss latency
system.cpu.icache.replacements                  89000                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704547                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89591                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5513924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5513924500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61545.517965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61545.517965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5424334500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5424334500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049935                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60545.529127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60545.529127                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.844421                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1757957                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.735030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.844421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995790                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3677866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3677866                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340470                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106044                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106044                       # number of overall misses
system.cpu.dcache.overall_misses::total        106044                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792135500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792135500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792135500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792135500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446514                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446514                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446514                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446514                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073310                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073310                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64050.163140                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64050.163140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64050.163140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64050.163140                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34728                       # number of writebacks
system.cpu.dcache.writebacks::total             34728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36567                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420115500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420115500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420115500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63619.838220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63619.838220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63619.838220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63619.838220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103853.365385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69317                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057805                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66929.904754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66929.904754                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40513                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702425500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702425500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66705.144028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66705.144028                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3468329500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3468329500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587403                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587403                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61513.745278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61513.745278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27419                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27419                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28964                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717690000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717690000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049309                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59304.308797                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59304.308797                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61813000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61813000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078759                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70162.315551                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70162.315551                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078759                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69162.315551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69162.315551                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542205669500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.225666                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.238066                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.225666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978736                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3007981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3007981                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602424478500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303503                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   303502                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   125.82                       # Real time elapsed on the host
host_tick_rate                              460382618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38186040                       # Number of instructions simulated
sim_ops                                      38186040                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057924                       # Number of seconds simulated
sim_ticks                                 57924389000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             59.859188                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2821048                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4712807                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             114247                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            430847                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4495708                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             195464                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          992271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           796807                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6377815                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1094466                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        78526                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33250311                       # Number of instructions committed
system.cpu.committedOps                      33250311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.467579                       # CPI: cycles per instruction
system.cpu.discardedOps                       2778241                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6410878                       # DTB accesses
system.cpu.dtb.data_acv                            55                       # DTB access violations
system.cpu.dtb.data_hits                      9642191                       # DTB hits
system.cpu.dtb.data_misses                      11601                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3609947                       # DTB read accesses
system.cpu.dtb.read_acv                            22                       # DTB read access violations
system.cpu.dtb.read_hits                      5436182                       # DTB read hits
system.cpu.dtb.read_misses                      10100                       # DTB read misses
system.cpu.dtb.write_accesses                 2800931                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4206009                       # DTB write hits
system.cpu.dtb.write_misses                      1501                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613680                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26366843                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7662968                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4419548                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        62270587                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288386                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10472138                       # ITB accesses
system.cpu.itb.fetch_acv                         1279                       # ITB acv
system.cpu.itb.fetch_hits                    10467498                       # ITB hits
system.cpu.itb.fetch_misses                      4640                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   321      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.59% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15674     27.90%     28.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     719      1.28%     29.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.49% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56186                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63439                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6959     39.86%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10315     59.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17458                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6588     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6588     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13360                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48917636000     84.45%     84.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235261500      0.41%     84.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                72989000      0.13%     84.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8700905000     15.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57926791500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638682                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765265                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1096                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    22                      
system.cpu.kern.mode_switch::kernel              1876                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  45                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584222                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.488889                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731886                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32881781000     56.76%     56.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24173252500     41.73%     98.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            871758000      1.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      321                       # number of times the context was actually changed
system.cpu.numCycles                        115298077                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327987      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18472108     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533655      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282152      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455030     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428289     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771519      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771810      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184242      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33250311                       # Class of committed instruction
system.cpu.quiesceCycles                       550701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53027490                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          792                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       750752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1500936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15469276383                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15469276383                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15469276383                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15469276383                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117984.306537                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117984.306537                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117984.306537                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117984.306537                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           900                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   22                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    40.909091                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8906235400                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8906235400                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8906235400                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8906235400                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67927.935445                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67927.935445                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67927.935445                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67927.935445                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35473380                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35473380                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119438.989899                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119438.989899                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20623380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20623380                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69438.989899                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69438.989899                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15433803003                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15433803003                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117981.003876                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117981.003876                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8885612020                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8885612020                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67924.504801                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67924.504801                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             510282                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267098                       # Transaction distribution
system.membus.trans_dist::WritebackClean       358092                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110673                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110673                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         358093                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150669                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1074262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1074262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       783109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       790641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2127137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45834816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45834816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25428608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25436257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79643809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              358                       # Total snoops (count)
system.membus.snoopTraffic                      19712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            754067                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001111                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033318                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  753229     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     838      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              754067                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7072000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4069055129                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1663127                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1402535500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1880410250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22916928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16706560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39624000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22916928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22916928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17094272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17094272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          358077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              619125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267098                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267098                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395635213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         288420133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           8839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684064186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395635213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395635213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      295113549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            295113549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      295113549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395635213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        288420133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          8839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            979177735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    558447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    266484.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000259269250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1524887                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             527441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      619125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     624819                       # Number of write requests accepted
system.mem_ctrls.readBursts                    619125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   624819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  93687                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66372                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30360                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7340456000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2627190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17192418500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13970.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32720.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       454                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   380423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  412499                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                619125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               624819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       290955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.413335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.807362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.595408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       120443     41.40%     41.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82912     28.50%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33523     11.52%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14662      5.04%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8543      2.94%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4734      1.63%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2944      1.01%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2244      0.77%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20950      7.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       290955                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.368149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.107577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8360     24.45%     24.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4319     12.63%     37.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18282     53.47%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1472      4.31%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           638      1.87%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           345      1.01%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           212      0.62%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           130      0.38%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           127      0.37%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            78      0.23%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            61      0.18%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            28      0.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           26      0.08%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           13      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           22      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           25      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           33      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.302429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.505197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33790     98.83%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           353      1.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            33      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34190                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33628032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5995968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35740608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39624000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39988416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       617.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    690.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57924389000                       # Total gap between requests
system.mem_ctrls.avgGap                      46565.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17054976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16572544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35740608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 294435147.170909285545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 286106496.522561490536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 8839.109204932658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 617021752.270878553391                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       358077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       624819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9036159250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8155139750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1119500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1471148429250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25235.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31240.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    139937.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2354519.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1120501620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            595545555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1979872020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1499413680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4572306960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23780647950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2217069600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35765357385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.449023                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5533509000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1934400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50456499500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            956974200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            508628670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1771755300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1415679660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4572306960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24008306520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2025357120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35259008430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.707473                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5027315500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1934400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50962693000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               810500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683027383                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5557500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              526000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     808462.500000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    305839.443668                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2598500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59927762500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    291046500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14040944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14040944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14040944                       # number of overall hits
system.cpu.icache.overall_hits::total        14040944                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       358093                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         358093                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       358093                       # number of overall misses
system.cpu.icache.overall_misses::total        358093                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20245291500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20245291500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20245291500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20245291500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14399037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14399037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14399037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14399037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024869                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024869                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024869                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024869                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56536.406743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56536.406743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56536.406743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56536.406743                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       358092                       # number of writebacks
system.cpu.icache.writebacks::total            358092                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       358093                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       358093                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       358093                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       358093                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19887198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19887198500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19887198500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19887198500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024869                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024869                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024869                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024869                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55536.406743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55536.406743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55536.406743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55536.406743                       # average overall mshr miss latency
system.cpu.icache.replacements                 358092                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14040944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14040944                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       358093                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        358093                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20245291500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20245291500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14399037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14399037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024869                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024869                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56536.406743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56536.406743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       358093                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       358093                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19887198500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19887198500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024869                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55536.406743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55536.406743                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999805                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14445005                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            358092                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.338810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999805                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29156167                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29156167                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9026211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9026211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9026211                       # number of overall hits
system.cpu.dcache.overall_hits::total         9026211                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367004                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367004                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367004                       # number of overall misses
system.cpu.dcache.overall_misses::total        367004                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23253907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23253907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23253907000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23253907000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9393215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9393215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9393215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9393215                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039071                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63361.453826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63361.453826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63361.453826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63361.453826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136282                       # number of writebacks
system.cpu.dcache.writebacks::total            136282                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107804                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259200                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16248683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16248683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16248683000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16248683000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256349500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256349500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027594                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62687.820216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62687.820216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62687.820216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62687.820216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68105.605739                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68105.605739                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260974                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5158106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5158106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151913                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10075387500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10075387500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5310019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5310019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66323.405502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66323.405502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9707569500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9707569500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256349500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256349500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65377.442166                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65377.442166                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168429.369251                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168429.369251                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13178519500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13178519500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052677                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61269.506860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61269.506860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104376                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110715                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6541113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6541113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59080.643996                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59080.643996                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106787                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106787                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146191000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146191000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017527                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017527                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76740.682415                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76740.682415                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1897                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143819000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017453                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75813.916711                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75813.916711                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108552                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108552                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108552                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108552                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60218809000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.636999                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9278020                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261043                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.542114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.636999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19481961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19481961                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3156159030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 340622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759168                       # Number of bytes of host memory used
host_op_rate                                   340622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1650.44                       # Real time elapsed on the host
host_tick_rate                              335507790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   562175751                       # Number of instructions simulated
sim_ops                                     562175751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.553735                       # Number of seconds simulated
sim_ticks                                553734552000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.240033                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                36943624                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             50441845                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              24549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7367741                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58020857                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             850442                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3308976                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2458534                       # Number of indirect misses.
system.cpu.branchPred.lookups                67497945                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3308225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       152987                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   523989711                       # Number of instructions committed
system.cpu.committedOps                     523989711                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.086155                       # CPI: cycles per instruction
system.cpu.discardedOps                      23957931                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                147748906                       # DTB accesses
system.cpu.dtb.data_acv                           120                       # DTB access violations
system.cpu.dtb.data_hits                    150506901                       # DTB hits
system.cpu.dtb.data_misses                     276871                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                104981443                       # DTB read accesses
system.cpu.dtb.read_acv                           118                       # DTB read access violations
system.cpu.dtb.read_hits                    105858009                       # DTB read hits
system.cpu.dtb.read_misses                     224734                       # DTB read misses
system.cpu.dtb.write_accesses                42767463                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    44648892                       # DTB write hits
system.cpu.dtb.write_misses                     52137                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            92202198                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          315828670                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         123584236                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         50334704                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       375772549                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.479351                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               146775386                       # ITB accesses
system.cpu.itb.fetch_acv                          815                       # ITB acv
system.cpu.itb.fetch_hits                   146763740                       # ITB hits
system.cpu.itb.fetch_misses                     11646                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   328      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21337     18.35%     18.64% # number of callpals executed
system.cpu.kern.callpal::rdps                    1347      1.16%     19.80% # number of callpals executed
system.cpu.kern.callpal::rti                     2534      2.18%     21.98% # number of callpals executed
system.cpu.kern.callpal::callsys                  584      0.50%     22.48% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.48% # number of callpals executed
system.cpu.kern.callpal::rdunique               90114     77.52%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 116247                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     249539                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8915     36.44%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.10%     36.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     567      2.32%     38.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14956     61.14%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24463                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8914     48.39%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      567      3.08%     51.61% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8914     48.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18420                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             542136927000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                49002500      0.01%     98.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               771424000      0.14%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9904067000      1.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         552861420500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999888                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.596015                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.752974                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2487                      
system.cpu.kern.mode_good::user                  2479                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2839                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2479                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.876013                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.931286                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29788223000      5.39%      5.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         515608345500     93.26%     98.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7464801000      1.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      328                       # number of times the context was actually changed
system.cpu.numCycles                       1093123618                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            37109536      7.08%      7.08% # Class of committed instruction
system.cpu.op_class_0::IntAlu               257972656     49.23%     56.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                1889544      0.36%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              52648024     10.05%     66.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11810415      2.25%     68.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2192137      0.42%     69.39% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12096287      2.31%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1147972      0.22%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               284621      0.05%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               67280425     12.84%     84.82% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38160109      7.28%     92.10% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33793057      6.45%     98.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6084746      1.16%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1520182      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                523989711                       # Class of committed instruction
system.cpu.quiesceCycles                     14345486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       717351069                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3822332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7644644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1468050593                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1468050593                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1468050593                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1468050593                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117906.239900                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117906.239900                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117906.239900                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117906.239900                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    844786013                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    844786013                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    844786013                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    844786013                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67848.848526                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67848.848526                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67848.848526                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67848.848526                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65356.600000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65356.600000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1464013112                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1464013112                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117913.427191                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117913.427191                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    842498532                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    842498532                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67855.874034                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67855.874034                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2432265                       # Transaction distribution
system.membus.trans_dist::WriteReq                953                       # Transaction distribution
system.membus.trans_dist::WriteResp               953                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1941152                       # Transaction distribution
system.membus.trans_dist::WritebackClean       567707                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1313451                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1377912                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1377912                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         567707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1864277                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1703058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1703058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9726430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9728906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11456866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     72662464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     72662464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    330935168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    330941081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               404398169                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              124                       # Total snoops (count)
system.membus.snoopTraffic                       7936                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3823548                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006899                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3823366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     182      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3823548                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2638000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18622770939                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        17222940500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2993412749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36329216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      207496064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          243825280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36329216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36329216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    124233728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       124233728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          567644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3242126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3809770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1941152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1941152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          65607638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         374721179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             440328817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     65607638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         65607638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      224356106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224356106                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      224356106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         65607638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        374721179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            664684923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2351612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    444913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2969653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011718542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9287620                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2210438                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3809770                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2508761                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3809770                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2508761                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 395204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                157149                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            244407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            156314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            210286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            261015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            293543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            224869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            223707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            169776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           227698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           189466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           282341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           175104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           187454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           224244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            193305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            114704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            164527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            212626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            193572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             99871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            115413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            162273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            102802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           168014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            87723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           111317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           132185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           170228                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40848560750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17072830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104871673250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11963.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30713.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2525925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1810522                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3809770                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2508761                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3283178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  126698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 129741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 147024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 145180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 145094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 145681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 144205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 144441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 144697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 145040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 144328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 144310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 144260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 143868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 143983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     61                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1429749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.113221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.718425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.192185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       567466     39.69%     39.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       394785     27.61%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148481     10.39%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77836      5.44%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65257      4.56%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25654      1.79%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17389      1.22%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14073      0.98%     91.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118808      8.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1429749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.759846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.398490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        143430     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          215      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           44      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143712                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143712                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.363449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.342075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.947408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        142565     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1136      0.79%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143712                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              218532224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25293056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               150503936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               243825280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            160560704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       394.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       271.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    440.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    289.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  553732823000                       # Total gap between requests
system.mem_ctrls.avgGap                      87636.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     28474432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    190057792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    150503936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51422530.700233422220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 343229064.022719681263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 271797985.977945625782                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       567644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3242126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2508761                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14772336750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  90099336500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13473410226250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26023.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27790.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5370543.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5272961400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2802653040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11993700600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5717638260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43711352880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     192250107300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50739240960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       312487654440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.327534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 129768571750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18490420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 405475560250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4935403620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2623244415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12386300640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6557839020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43711352880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     190728417060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52020664320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       312963221955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.186371                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 133085198000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18490420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 402158934000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13369                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13369                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27374                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5040                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5913                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800817                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1528000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1519000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64895593                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              870000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              151500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     107087350.746269                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    300281911.954278                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974387000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    546559699500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7174852500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    148324873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        148324873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    148324873                       # number of overall hits
system.cpu.icache.overall_hits::total       148324873                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       567706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       567706                       # number of overall misses
system.cpu.icache.overall_misses::total        567706                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  32679336500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  32679336500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  32679336500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  32679336500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    148892579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    148892579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    148892579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    148892579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003813                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003813                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003813                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003813                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57563.838501                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57563.838501                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57563.838501                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57563.838501                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       567707                       # number of writebacks
system.cpu.icache.writebacks::total            567707                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       567706                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       567706                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       567706                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       567706                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  32111629500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32111629500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  32111629500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32111629500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003813                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56563.836739                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56563.836739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56563.836739                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56563.836739                       # average overall mshr miss latency
system.cpu.icache.replacements                 567707                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    148324873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       148324873                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       567706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567706                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  32679336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  32679336500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    148892579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    148892579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003813                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003813                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57563.838501                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57563.838501                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       567706                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       567706                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  32111629500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32111629500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56563.836739                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56563.836739                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           148905128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            568219                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            262.055876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         298352865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        298352865                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    135020071                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        135020071                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    135020071                       # number of overall hits
system.cpu.dcache.overall_hits::total       135020071                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4493934                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4493934                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4493934                       # number of overall misses
system.cpu.dcache.overall_misses::total       4493934                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 271637910500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 271637910500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 271637910500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 271637910500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    139514005                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    139514005                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    139514005                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    139514005                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60445.460592                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60445.460592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60445.460592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60445.460592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1928736                       # number of writebacks
system.cpu.dcache.writebacks::total           1928736                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1255383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1255383                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1255383                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1255383                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3238551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3238551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3238551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3238551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1236                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1236                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 189967406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 189967406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 189967406000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 189967406000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49654000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49654000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023213                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023213                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58658.148660                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58658.148660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58658.148660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58658.148660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40173.139159                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40173.139159                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3242152                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     93430884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93430884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1978615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1978615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 115374513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 115374513500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     95409499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95409499                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020738                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020738                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58310.744384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58310.744384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       117831                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       117831                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1860784                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1860784                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 106633395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 106633395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49654000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49654000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57305.627897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57305.627897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175455.830389                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175455.830389                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     41589187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       41589187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2515319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2515319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 156263397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 156263397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44104506                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44104506                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62124.683589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62124.683589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1137552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1137552                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1377767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1377767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          953                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          953                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  83334010500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  83334010500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60484.835607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60484.835607                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        83893                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        83893                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3604                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3604                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    273909500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    273909500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        87497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        87497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041190                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041190                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76001.526082                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76001.526082                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3603                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3603                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    270235500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    270235500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041179                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041179                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75002.914238                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75002.914238                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        87370                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        87370                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        87370                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        87370                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 553734552000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           138689460                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3243176                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.763470                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          733                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         282619896                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        282619896                       # Number of data accesses

---------- End Simulation Statistics   ----------
