Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0xffbf786f

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0xffbf786f

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:    12/ 8640     0%
Info: 	                 IOB:    23/  274     8%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:     0/ 4320     0%
Info: 	           MUX2_LUT6:     0/ 2160     0%
Info: 	           MUX2_LUT7:     0/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 23 cells based on constraints.
Info: Creating initial analytic placement for 15 cells, random placement wirelen = 628.
Info:     at initial placer iter 0, wirelen = 293
Info:     at initial placer iter 1, wirelen = 289
Info:     at initial placer iter 2, wirelen = 292
Info:     at initial placer iter 3, wirelen = 289
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SLICE: wirelen solved = 292, spread = 297, legal = 295; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 295, spread = 295, legal = 295; time = 0.00s
Info:     at iteration #1, type GND: wirelen solved = 295, spread = 295, legal = 295; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 295, spread = 295, legal = 295; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 289, spread = 294, legal = 297; time = 0.00s
Info: HeAP Placer Time: 0.03s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 297
Info:   at iteration #4: temp = 0.000000, timing cost = 0, wirelen = 289 
Info: SA placement time 0.00s

Info: Clock 'u_module_seg.clk' has no interior paths

Info: Max delay <async>                  -> <async>                 : 11.43 ns
Info: Max delay <async>                  -> posedge u_module_seg.clk: 21.60 ns
Info: Max delay posedge u_module_seg.clk -> <async>                 : 8.06 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15437,  16455) |********* 
Info: [ 16455,  17473) |************ 
Info: [ 17473,  18491) |** 
Info: [ 18491,  19509) | 
Info: [ 19509,  20527) | 
Info: [ 20527,  21545) | 
Info: [ 21545,  22563) | 
Info: [ 22563,  23581) |**** 
Info: [ 23581,  24599) |*** 
Info: [ 24599,  25617) |* 
Info: [ 25617,  26635) |* 
Info: [ 26635,  27653) | 
Info: [ 27653,  28671) |** 
Info: [ 28671,  29689) |***** 
Info: [ 29689,  30707) |****** 
Info: [ 30707,  31725) |** 
Info: [ 31725,  32743) | 
Info: [ 32743,  33761) | 
Info: [ 33761,  34779) |* 
Info: [ 34779,  35797) |******* 
Info: Checksum: 0xd9f36e56
Info: Find global nets...
Info: Routing globals...
Info:   Route net u_module_seg.clk, use clock #0.
Info:   Net u_module_seg.clk is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 59 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         59 |        0         59 |    0    59 |         0|       0.21       0.21|
Info: Routing complete.
Info: Router1 time 0.21s
Info: Checksum: 0x4a8166c8

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source u_decoder.ab_IBUF_O$iob.O
Info:  5.1  5.1    Net ab budget 37.037037 ns (10,28) -> (5,15)
Info:                Sink u_module_leds.led_LUT3_F_LC.A
Info:                Defined in:
Info:                  ../design/module_top_2.sv:35.16-55.6
Info:                  ../design/module_seg.sv:8.17-8.18
Info:  1.0  6.1  Source u_module_leds.led_LUT3_F_LC.F
Info:  1.8  7.9    Net u_module_leds.led[1] budget 17.969519 ns (5,15) -> (0,15)
Info:                Sink led_OBUF_O_2$iob.I
Info:                Defined in:
Info:                  ../design/module_top_2.sv:29.17-32.6
Info:                  ../design/module_leds.sv:6.21-6.24
Info: 1.0 ns logic, 6.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge u_module_seg.clk':
Info: curr total
Info:  0.0  0.0  Source u_decoder.dg_IBUF_O$iob.O
Info: 13.3 13.3    Net u_decoder.dg budget 37.037037 ns (7,28) -> (45,13)
Info:                Sink u_module_seg.fu_DFF_Q_D_LUT4_F_LC.C
Info:                Defined in:
Info:                  ../design/module_top_2.sv:14.13-23.6
Info:                  ../design/module_decoder.sv:4.29-4.31
Info:  0.0 13.3  Setup u_module_seg.fu_DFF_Q_D_LUT4_F_LC.C
Info: 0.0 ns logic, 13.3 ns routing

Info: Critical path report for cross-domain path 'posedge u_module_seg.clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_module_seg.ad_DFF_Q_D_LUT3_F_LC.Q
Info:  4.8  5.2    Net u_module_seg.ad budget 36.579037 ns (43,13) -> (38,0)
Info:                Sink fd_OBUF_O$iob.I
Info:                Defined in:
Info:                  ../design/module_top_2.sv:35.16-55.6
Info:                  ../design/module_seg.sv:12.38-12.40
Info: 0.5 ns logic, 4.8 ns routing

Info: Clock 'u_module_seg.clk' has no interior paths

Info: Max delay <async>                  -> <async>                 : 7.91 ns
Info: Max delay <async>                  -> posedge u_module_seg.clk: 13.26 ns
Info: Max delay posedge u_module_seg.clk -> <async>                 : 5.25 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 23778,  24398) |****** 
Info: [ 24398,  25018) |******* 
Info: [ 25018,  25638) |********** 
Info: [ 25638,  26258) | 
Info: [ 26258,  26878) | 
Info: [ 26878,  27498) | 
Info: [ 27498,  28118) |*** 
Info: [ 28118,  28738) |* 
Info: [ 28738,  29358) |* 
Info: [ 29358,  29978) |*** 
Info: [ 29978,  30598) |** 
Info: [ 30598,  31218) | 
Info: [ 31218,  31838) |** 
Info: [ 31838,  32458) |**** 
Info: [ 32458,  33078) |***** 
Info: [ 33078,  33698) |*** 
Info: [ 33698,  34318) | 
Info: [ 34318,  34938) | 
Info: [ 34938,  35558) |* 
Info: [ 35558,  36178) |******* 

Info: Program finished normally.
