{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669282719736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669282719737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 15:08:39 2022 " "Processing started: Thu Nov 24 15:08:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669282719737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282719737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_file -c dut_instance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_file -c dut_instance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282719737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669282720155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669282720155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-regf " "Found design unit 1: register_file-regf" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669282730559 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669282730559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_file " "Elaborating entity \"Register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669282730598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 Register_file.vhd(80) " "VHDL Process Statement warning at Register_file.vhd(80): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730624 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 Register_file.vhd(83) " "VHDL Process Statement warning at Register_file.vhd(83): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730624 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 Register_file.vhd(86) " "VHDL Process Statement warning at Register_file.vhd(86): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730624 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 Register_file.vhd(89) " "VHDL Process Statement warning at Register_file.vhd(89): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730625 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 Register_file.vhd(92) " "VHDL Process Statement warning at Register_file.vhd(92): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730625 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 Register_file.vhd(95) " "VHDL Process Statement warning at Register_file.vhd(95): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730625 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 Register_file.vhd(98) " "VHDL Process Statement warning at Register_file.vhd(98): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730625 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 Register_file.vhd(101) " "VHDL Process Statement warning at Register_file.vhd(101): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730625 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 Register_file.vhd(105) " "VHDL Process Statement warning at Register_file.vhd(105): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730625 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 Register_file.vhd(108) " "VHDL Process Statement warning at Register_file.vhd(108): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730626 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 Register_file.vhd(111) " "VHDL Process Statement warning at Register_file.vhd(111): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730626 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 Register_file.vhd(114) " "VHDL Process Statement warning at Register_file.vhd(114): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730626 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 Register_file.vhd(117) " "VHDL Process Statement warning at Register_file.vhd(117): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730626 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 Register_file.vhd(120) " "VHDL Process Statement warning at Register_file.vhd(120): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730626 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 Register_file.vhd(123) " "VHDL Process Statement warning at Register_file.vhd(123): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730627 "|Register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 Register_file.vhd(126) " "VHDL Process Statement warning at Register_file.vhd(126): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669282730627 "|Register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1_temp Register_file.vhd(74) " "VHDL Process Statement warning at Register_file.vhd(74): inferring latch(es) for signal or variable \"D1_temp\", which holds its previous value in one or more paths through the process" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669282730627 "|Register_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2_temp Register_file.vhd(74) " "VHDL Process Statement warning at Register_file.vhd(74): inferring latch(es) for signal or variable \"D2_temp\", which holds its previous value in one or more paths through the process" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669282730627 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[0\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[0\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730634 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[1\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[1\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730634 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[2\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[2\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730634 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[3\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[3\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730634 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[4\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[4\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730634 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[5\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[5\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730635 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[6\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[6\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730635 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[7\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[7\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730635 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[8\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[8\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730635 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[9\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[9\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730635 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[10\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[10\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730635 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[11\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[11\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730636 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[12\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[12\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730636 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[13\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[13\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730636 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[14\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[14\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730636 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[15\] Register_file.vhd(74) " "Inferred latch for \"D2_temp\[15\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730637 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[0\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[0\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730637 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[1\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[1\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730637 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[2\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[2\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730638 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[3\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[3\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730638 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[4\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[4\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730638 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[5\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[5\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730638 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[6\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[6\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730638 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[7\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[7\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730639 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[8\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[8\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730639 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[9\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[9\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730639 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[10\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[10\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730639 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[11\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[11\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730639 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[12\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[12\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730639 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[13\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[13\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730640 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[14\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[14\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730640 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[15\] Register_file.vhd(74) " "Inferred latch for \"D1_temp\[15\]\" at Register_file.vhd(74)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730640 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[0\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[0\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730640 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[1\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[1\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730640 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[2\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[2\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730640 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[3\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[3\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730640 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[4\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[4\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[5\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[5\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[6\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[6\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[7\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[7\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[8\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[8\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[9\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[9\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[10\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[10\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[11\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[11\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730641 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[12\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[12\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730642 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[13\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[13\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730642 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[14\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[14\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730642 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[15\] Register_file.vhd(71) " "Inferred latch for \"RF_D2\[15\]\" at Register_file.vhd(71)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730642 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[0\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[0\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730642 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[1\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[1\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730642 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[2\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[2\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[3\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[3\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[4\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[4\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[5\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[5\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[6\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[6\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[7\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[7\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[8\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[8\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[9\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[9\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[10\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[10\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[11\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[11\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[12\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[12\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[13\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[13\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730643 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[14\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[14\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730644 "|Register_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[15\] Register_file.vhd(70) " "Inferred latch for \"RF_D1\[15\]\" at Register_file.vhd(70)" {  } { { "Register_file.vhd" "" { Text "D:/EE@IITB/EE 224/IITB_CPU_Project/Register_File/Register_file.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282730644 "|Register_file"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669282731771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669282732662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669282732662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "437 " "Implemented 437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669282732884 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669282732884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "360 " "Implemented 360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669282732884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669282732884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669282732907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 15:08:52 2022 " "Processing ended: Thu Nov 24 15:08:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669282732907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669282732907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669282732907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669282732907 ""}
