##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. ADC_SAR_Seq_IntClock:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: ADC_SAR_Seq_IntClock          | Frequency: 30.33 MHz  | Target: 1.20 MHz   | 
Clock: ADC_SAR_Seq_IntClock(routed)  | N/A                   | Target: 1.20 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 61.77 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock               | Frequency: 58.65 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_IntClock  ADC_SAR_Seq_IntClock  833333           800362      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_IntClock  CyBUS_CLK             41666.7          33150       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             ADC_SAR_Seq_IntClock  41666.7          34622       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             CyBUS_CLK             41666.7          34614       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_1_IntClock       41666.7          25478       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock       UART_1_IntClock       1.08333e+006     1066284     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
Tx_1(0)_PAD  31422         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_IntClock
**************************************************
Clock: ADC_SAR_Seq_IntClock
Frequency: 30.33 MHz | Target: 1.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 800362p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29461
-------------------------------------   ----- 
End-of-path arrival time (ps)           29461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell52  12145  29461  800362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  25478  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell7      5129   7138  25478  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  10488  25478  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 58.65 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell13     1250   1250  1066284  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell3      3970   5220  1066284  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8570  1066284  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  10859  1066284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell99   1250   1250  34614  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell99   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_17/main_0
Capture Clock  : Net_17/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SAR_Seq_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99   1250   1250  34622  RISE       1
Net_17/main_0                             macrocell98   2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell98         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  25478  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell7      5129   7138  25478  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  10488  25478  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. CyBUS_CLK:R)
**********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33150p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell98         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_17/q                                       macrocell98   1250   1250  33150  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell99   3756   5006  33150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1


5.5::Critical Path Report for (ADC_SAR_Seq_IntClock:R vs. ADC_SAR_Seq_IntClock:R)
*********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 800362p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29461
-------------------------------------   ----- 
End-of-path arrival time (ps)           29461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell52  12145  29461  800362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell13     1250   1250  1066284  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell3      3970   5220  1066284  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8570  1066284  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  10859  1066284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell1         2009   2009  25478  RISE       1
\UART_1:BUART:rx_postpoll\/main_1         macrocell7      5129   7138  25478  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  10488  25478  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 30137p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  25478  RISE       1
\UART_1:BUART:rx_state_2\/main_7  macrocell21   6011   8020  30137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30137p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  25478  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell26   6011   8020  30137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30137p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell1       2009   2009  25478  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell27   6011   8020  30137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 30991p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell1       2009   2009  25478  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell18   5157   7166  30991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  25478  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell24   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell1       2009   2009  25478  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell25   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33150p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell98         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_17/q                                       macrocell98   1250   1250  33150  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell99   3756   5006  33150  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell99   1250   1250  34614  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell99   2292   3542  34614  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_17/main_0
Capture Clock  : Net_17/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SAR_Seq_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99   1250   1250  34622  RISE       1
Net_17/main_0                             macrocell98   2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell98         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#20 vs. ADC_SAR_Seq_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell99    1250   1250  34622  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0     macrocell100   2284   3534  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3358
-------------------------------------   ---- 
End-of-path arrival time (ps)           3358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34798  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell99   2338   3358  34798  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell99         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 800362p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29461
-------------------------------------   ----- 
End-of-path arrival time (ps)           29461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell52  12145  29461  800362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 800362p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29461
-------------------------------------   ----- 
End-of-path arrival time (ps)           29461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell65  12145  29461  800362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell65         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 801283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28540
-------------------------------------   ----- 
End-of-path arrival time (ps)           28540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell42  11224  28540  801283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell42         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 801283p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28540
-------------------------------------   ----- 
End-of-path arrival time (ps)           28540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell90  11224  28540  801283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell90         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 802291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27532
-------------------------------------   ----- 
End-of-path arrival time (ps)           27532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell49  10216  27532  802291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell49         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 802291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27532
-------------------------------------   ----- 
End-of-path arrival time (ps)           27532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell59  10216  27532  802291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell59         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 802291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27532
-------------------------------------   ----- 
End-of-path arrival time (ps)           27532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell84  10216  27532  802291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell84         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 802291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27532
-------------------------------------   ----- 
End-of-path arrival time (ps)           27532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell86  10216  27532  802291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell86         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 802344p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27479
-------------------------------------   ----- 
End-of-path arrival time (ps)           27479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell39  10163  27479  802344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell39         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 802344p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27479
-------------------------------------   ----- 
End-of-path arrival time (ps)           27479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell70  10163  27479  802344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell70         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 802344p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27479
-------------------------------------   ----- 
End-of-path arrival time (ps)           27479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell74  10163  27479  802344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell74         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 802344p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27479
-------------------------------------   ----- 
End-of-path arrival time (ps)           27479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell81  10163  27479  802344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell81         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 803605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26218
-------------------------------------   ----- 
End-of-path arrival time (ps)           26218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell35   8902  26218  803605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell35         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 803605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26218
-------------------------------------   ----- 
End-of-path arrival time (ps)           26218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell73   8902  26218  803605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell73         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 803605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26218
-------------------------------------   ----- 
End-of-path arrival time (ps)           26218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell91   8902  26218  803605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell91         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 803605p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26218
-------------------------------------   ----- 
End-of-path arrival time (ps)           26218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell95   8902  26218  803605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell95         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 803621p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26202
-------------------------------------   ----- 
End-of-path arrival time (ps)           26202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell34   8886  26202  803621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell34         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 803621p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26202
-------------------------------------   ----- 
End-of-path arrival time (ps)           26202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell38   8886  26202  803621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell38         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 803621p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26202
-------------------------------------   ----- 
End-of-path arrival time (ps)           26202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell45   8886  26202  803621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell45         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 803621p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26202
-------------------------------------   ----- 
End-of-path arrival time (ps)           26202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell71   8886  26202  803621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell71         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 803898p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25925
-------------------------------------   ----- 
End-of-path arrival time (ps)           25925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell36   8609  25925  803898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell36         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 803898p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25925
-------------------------------------   ----- 
End-of-path arrival time (ps)           25925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell46   8609  25925  803898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell46         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 803898p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25925
-------------------------------------   ----- 
End-of-path arrival time (ps)           25925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell69   8609  25925  803898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell69         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 803898p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25925
-------------------------------------   ----- 
End-of-path arrival time (ps)           25925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell87   8609  25925  803898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell87         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 803909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25914
-------------------------------------   ----- 
End-of-path arrival time (ps)           25914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell53   8598  25914  803909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell53         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 803909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25914
-------------------------------------   ----- 
End-of-path arrival time (ps)           25914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell63   8598  25914  803909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell63         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 803909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25914
-------------------------------------   ----- 
End-of-path arrival time (ps)           25914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell79   8598  25914  803909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell79         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 804058p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25765
-------------------------------------   ----- 
End-of-path arrival time (ps)           25765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell56   8449  25765  804058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell56         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 804058p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25765
-------------------------------------   ----- 
End-of-path arrival time (ps)           25765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell80   8449  25765  804058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell80         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 804058p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25765
-------------------------------------   ----- 
End-of-path arrival time (ps)           25765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell82   8449  25765  804058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell82         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 804312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25511
-------------------------------------   ----- 
End-of-path arrival time (ps)           25511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell43   8195  25511  804312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell43         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 804312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25511
-------------------------------------   ----- 
End-of-path arrival time (ps)           25511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell58   8195  25511  804312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell58         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 804312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25511
-------------------------------------   ----- 
End-of-path arrival time (ps)           25511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell75   8195  25511  804312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell75         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 804312p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25511
-------------------------------------   ----- 
End-of-path arrival time (ps)           25511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell89   8195  25511  804312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell89         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 804858p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24965
-------------------------------------   ----- 
End-of-path arrival time (ps)           24965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell44   7649  24965  804858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell44         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 804858p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24965
-------------------------------------   ----- 
End-of-path arrival time (ps)           24965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell61   7649  24965  804858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell61         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 806581p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23242
-------------------------------------   ----- 
End-of-path arrival time (ps)           23242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell50   5926  23242  806581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell50         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 806581p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23242
-------------------------------------   ----- 
End-of-path arrival time (ps)           23242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell83   5926  23242  806581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell83         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 806581p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23242
-------------------------------------   ----- 
End-of-path arrival time (ps)           23242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell94   5926  23242  806581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell94         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 806585p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23238
-------------------------------------   ----- 
End-of-path arrival time (ps)           23238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell57   5922  23238  806585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell57         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 806585p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23238
-------------------------------------   ----- 
End-of-path arrival time (ps)           23238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell78   5922  23238  806585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell78         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 806585p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23238
-------------------------------------   ----- 
End-of-path arrival time (ps)           23238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell97   5922  23238  806585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell97         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 806599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23225
-------------------------------------   ----- 
End-of-path arrival time (ps)           23225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell47   5909  23225  806599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell47         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 806599p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23225
-------------------------------------   ----- 
End-of-path arrival time (ps)           23225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell85   5909  23225  806599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell85         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 806607p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23217
-------------------------------------   ----- 
End-of-path arrival time (ps)           23217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell41   5901  23217  806607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell41         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 806607p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23217
-------------------------------------   ----- 
End-of-path arrival time (ps)           23217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell66   5901  23217  806607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell66         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 806610p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23213
-------------------------------------   ----- 
End-of-path arrival time (ps)           23213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell51   5897  23213  806610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell51         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 806610p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23213
-------------------------------------   ----- 
End-of-path arrival time (ps)           23213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell88   5897  23213  806610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell88         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 806612p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23212
-------------------------------------   ----- 
End-of-path arrival time (ps)           23212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell48   5896  23212  806612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell48         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 806612p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23212
-------------------------------------   ----- 
End-of-path arrival time (ps)           23212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell67   5896  23212  806612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell67         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 806612p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23212
-------------------------------------   ----- 
End-of-path arrival time (ps)           23212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell68   5896  23212  806612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell68         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 806612p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23212
-------------------------------------   ----- 
End-of-path arrival time (ps)           23212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell96   5896  23212  806612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell96         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 806862p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22962
-------------------------------------   ----- 
End-of-path arrival time (ps)           22962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell76   5646  22962  806862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell76         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 806862p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22962
-------------------------------------   ----- 
End-of-path arrival time (ps)           22962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell92   5646  22962  806862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell92         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 806862p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22962
-------------------------------------   ----- 
End-of-path arrival time (ps)           22962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell93   5646  22962  806862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell93         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 806985p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22838
-------------------------------------   ----- 
End-of-path arrival time (ps)           22838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell60   5522  22838  806985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell60         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 807004p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22819
-------------------------------------   ----- 
End-of-path arrival time (ps)           22819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell54   5503  22819  807004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell54         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 807004p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22819
-------------------------------------   ----- 
End-of-path arrival time (ps)           22819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell72   5503  22819  807004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell72         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 807004p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22819
-------------------------------------   ----- 
End-of-path arrival time (ps)           22819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell77   5503  22819  807004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell77         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 807419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22404
-------------------------------------   ----- 
End-of-path arrival time (ps)           22404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell62   5088  22404  807419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell62         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 807419p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22404
-------------------------------------   ----- 
End-of-path arrival time (ps)           22404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell64   5088  22404  807419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell64         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 808268p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21556
-------------------------------------   ----- 
End-of-path arrival time (ps)           21556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell37   4240  21556  808268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 808268p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21556
-------------------------------------   ----- 
End-of-path arrival time (ps)           21556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell40   4240  21556  808268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell40         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 808268p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21556
-------------------------------------   ----- 
End-of-path arrival time (ps)           21556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q              macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1    7057   8307  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  11657  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell10   2309  13966  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell10   3350  17316  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell55   4240  21556  808268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell55         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 811344p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -4060
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17929
-------------------------------------   ----- 
End-of-path arrival time (ps)           17929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  811344  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/main_1      macrocell11    7162   8372  811344  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/q           macrocell11    3350  11722  811344  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable  count7cell     6207  17929  811344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 811549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18275
-------------------------------------   ----- 
End-of-path arrival time (ps)           18275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell42  17025  18275  811549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell42         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 811549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18275
-------------------------------------   ----- 
End-of-path arrival time (ps)           18275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell90  17025  18275  811549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell90         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 812104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17719
-------------------------------------   ----- 
End-of-path arrival time (ps)           17719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell49  16469  17719  812104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell49         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 812104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17719
-------------------------------------   ----- 
End-of-path arrival time (ps)           17719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell59  16469  17719  812104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell59         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 812104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17719
-------------------------------------   ----- 
End-of-path arrival time (ps)           17719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell84  16469  17719  812104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell84         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 812104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17719
-------------------------------------   ----- 
End-of-path arrival time (ps)           17719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell86  16469  17719  812104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell86         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 812542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17281
-------------------------------------   ----- 
End-of-path arrival time (ps)           17281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell39  16031  17281  812542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 812542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17281
-------------------------------------   ----- 
End-of-path arrival time (ps)           17281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell70  16031  17281  812542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell70         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 812542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17281
-------------------------------------   ----- 
End-of-path arrival time (ps)           17281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell74  16031  17281  812542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell74         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 812542p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17281
-------------------------------------   ----- 
End-of-path arrival time (ps)           17281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell81  16031  17281  812542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell81         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 813376p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16447
-------------------------------------   ----- 
End-of-path arrival time (ps)           16447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell42  15197  16447  813376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell42         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 813376p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16447
-------------------------------------   ----- 
End-of-path arrival time (ps)           16447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell90  15197  16447  813376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell90         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 813378p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16446
-------------------------------------   ----- 
End-of-path arrival time (ps)           16446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell49  15196  16446  813378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell49         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 813378p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16446
-------------------------------------   ----- 
End-of-path arrival time (ps)           16446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell59  15196  16446  813378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell59         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 813378p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16446
-------------------------------------   ----- 
End-of-path arrival time (ps)           16446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell84  15196  16446  813378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell84         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 813378p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16446
-------------------------------------   ----- 
End-of-path arrival time (ps)           16446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell86  15196  16446  813378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell86         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 813400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16423
-------------------------------------   ----- 
End-of-path arrival time (ps)           16423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell39  15173  16423  813400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell39         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 813400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16423
-------------------------------------   ----- 
End-of-path arrival time (ps)           16423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell70  15173  16423  813400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell70         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 813400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16423
-------------------------------------   ----- 
End-of-path arrival time (ps)           16423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell74  15173  16423  813400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell74         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 813400p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16423
-------------------------------------   ----- 
End-of-path arrival time (ps)           16423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell81  15173  16423  813400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell81         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 814095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15728
-------------------------------------   ----- 
End-of-path arrival time (ps)           15728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell52  14478  15728  814095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 814095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15728
-------------------------------------   ----- 
End-of-path arrival time (ps)           15728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell65  14478  15728  814095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell65         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 814111p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15713
-------------------------------------   ----- 
End-of-path arrival time (ps)           15713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell56  14463  15713  814111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell56         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 814111p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15713
-------------------------------------   ----- 
End-of-path arrival time (ps)           15713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell80  14463  15713  814111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell80         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 814111p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15713
-------------------------------------   ----- 
End-of-path arrival time (ps)           15713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell82  14463  15713  814111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell82         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 814620p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15204
-------------------------------------   ----- 
End-of-path arrival time (ps)           15204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell52  13954  15204  814620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 814620p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15204
-------------------------------------   ----- 
End-of-path arrival time (ps)           15204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell65  13954  15204  814620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell65         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 814636p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell56  13938  15188  814636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell56         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 814636p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell80  13938  15188  814636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell80         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 814636p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15188
-------------------------------------   ----- 
End-of-path arrival time (ps)           15188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell82  13938  15188  814636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell82         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 814932p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell49  13641  14891  814932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell49         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 814932p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell59  13641  14891  814932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell59         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 814932p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell84  13641  14891  814932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell84         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 814932p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell86  13641  14891  814932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell86         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 814949p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14874
-------------------------------------   ----- 
End-of-path arrival time (ps)           14874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell39  13624  14874  814949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell39         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 814949p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14874
-------------------------------------   ----- 
End-of-path arrival time (ps)           14874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell70  13624  14874  814949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell70         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 814949p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14874
-------------------------------------   ----- 
End-of-path arrival time (ps)           14874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell74  13624  14874  814949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell74         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 814949p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14874
-------------------------------------   ----- 
End-of-path arrival time (ps)           14874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell81  13624  14874  814949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell81         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 815250p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14574
-------------------------------------   ----- 
End-of-path arrival time (ps)           14574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell42  13324  14574  815250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell42         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 815250p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14574
-------------------------------------   ----- 
End-of-path arrival time (ps)           14574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell90  13324  14574  815250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell90         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 815867p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13956
-------------------------------------   ----- 
End-of-path arrival time (ps)           13956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell36  12706  13956  815867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell36         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 815867p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13956
-------------------------------------   ----- 
End-of-path arrival time (ps)           13956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell46  12706  13956  815867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell46         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 815867p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13956
-------------------------------------   ----- 
End-of-path arrival time (ps)           13956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell69  12706  13956  815867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell69         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 815867p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13956
-------------------------------------   ----- 
End-of-path arrival time (ps)           13956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell87  12706  13956  815867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell87         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 815885p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell53  12688  13938  815885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell53         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 815885p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell63  12688  13938  815885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 815885p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell79  12688  13938  815885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell79         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 815903p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell42  12671  13921  815903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell42         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 815903p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13921
-------------------------------------   ----- 
End-of-path arrival time (ps)           13921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell90  12671  13921  815903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell90         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 816010p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13814
-------------------------------------   ----- 
End-of-path arrival time (ps)           13814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell52  12564  13814  816010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 816010p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13814
-------------------------------------   ----- 
End-of-path arrival time (ps)           13814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell65  12564  13814  816010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell65         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 816079p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13745
-------------------------------------   ----- 
End-of-path arrival time (ps)           13745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell49  12495  13745  816079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell49         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 816079p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13745
-------------------------------------   ----- 
End-of-path arrival time (ps)           13745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell59  12495  13745  816079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell59         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 816079p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13745
-------------------------------------   ----- 
End-of-path arrival time (ps)           13745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell84  12495  13745  816079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell84         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 816079p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13745
-------------------------------------   ----- 
End-of-path arrival time (ps)           13745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell86  12495  13745  816079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell86         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 816117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13706
-------------------------------------   ----- 
End-of-path arrival time (ps)           13706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell36  12456  13706  816117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell36         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 816117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13706
-------------------------------------   ----- 
End-of-path arrival time (ps)           13706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell46  12456  13706  816117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell46         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 816117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13706
-------------------------------------   ----- 
End-of-path arrival time (ps)           13706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell69  12456  13706  816117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell69         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 816117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13706
-------------------------------------   ----- 
End-of-path arrival time (ps)           13706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell87  12456  13706  816117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell87         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 816127p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell53  12447  13697  816127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 816127p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell63  12447  13697  816127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell63         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 816127p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell79  12447  13697  816127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell79         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 816138p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13685
-------------------------------------   ----- 
End-of-path arrival time (ps)           13685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell42  12435  13685  816138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell42         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 816138p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13685
-------------------------------------   ----- 
End-of-path arrival time (ps)           13685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell90  12435  13685  816138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell90         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 816449p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell49  12124  13374  816449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell49         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 816449p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell59  12124  13374  816449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell59         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 816449p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell84  12124  13374  816449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell84         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 816449p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13374
-------------------------------------   ----- 
End-of-path arrival time (ps)           13374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell86  12124  13374  816449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell86         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 816570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13253
-------------------------------------   ----- 
End-of-path arrival time (ps)           13253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell56  12003  13253  816570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell56         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 816570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13253
-------------------------------------   ----- 
End-of-path arrival time (ps)           13253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell80  12003  13253  816570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell80         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 816570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13253
-------------------------------------   ----- 
End-of-path arrival time (ps)           13253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell82  12003  13253  816570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell82         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 816585p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell54  11989  13239  816585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell54         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 816585p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell72  11989  13239  816585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell72         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 816585p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell77  11989  13239  816585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell77         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 816629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13194
-------------------------------------   ----- 
End-of-path arrival time (ps)           13194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell42  11944  13194  816629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell42         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 816629p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13194
-------------------------------------   ----- 
End-of-path arrival time (ps)           13194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell90  11944  13194  816629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell90         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 816701p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell39  11873  13123  816701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell39         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 816701p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell70  11873  13123  816701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell70         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 816701p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell74  11873  13123  816701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell74         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 816701p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell81  11873  13123  816701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell81         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 816916p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell39  11657  12907  816916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell39         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 816916p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell70  11657  12907  816916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell70         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 816916p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell74  11657  12907  816916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell74         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 816916p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12907
-------------------------------------   ----- 
End-of-path arrival time (ps)           12907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell81  11657  12907  816916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell81         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 817074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12750
-------------------------------------   ----- 
End-of-path arrival time (ps)           12750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell39  11500  12750  817074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell39         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 817074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12750
-------------------------------------   ----- 
End-of-path arrival time (ps)           12750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell70  11500  12750  817074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell70         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 817074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12750
-------------------------------------   ----- 
End-of-path arrival time (ps)           12750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell74  11500  12750  817074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell74         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 817074p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12750
-------------------------------------   ----- 
End-of-path arrival time (ps)           12750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell81  11500  12750  817074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell81         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 817095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12728
-------------------------------------   ----- 
End-of-path arrival time (ps)           12728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell49  11478  12728  817095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell49         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 817095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12728
-------------------------------------   ----- 
End-of-path arrival time (ps)           12728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell59  11478  12728  817095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell59         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 817095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12728
-------------------------------------   ----- 
End-of-path arrival time (ps)           12728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell84  11478  12728  817095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell84         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 817095p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12728
-------------------------------------   ----- 
End-of-path arrival time (ps)           12728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell86  11478  12728  817095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell86         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 817130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell41  11444  12694  817130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell41         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 817130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell66  11444  12694  817130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell66         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 817303p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell43  11270  12520  817303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell43         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 817303p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell58  11270  12520  817303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell58         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 817303p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell75  11270  12520  817303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell75         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 817303p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12520
-------------------------------------   ----- 
End-of-path arrival time (ps)           12520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell89  11270  12520  817303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell89         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 817329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell34  11244  12494  817329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 817329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell38  11244  12494  817329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell38         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 817329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell45  11244  12494  817329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell45         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 817329p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12494
-------------------------------------   ----- 
End-of-path arrival time (ps)           12494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell71  11244  12494  817329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell71         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 817563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell50  11010  12260  817563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell50         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 817563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell83  11010  12260  817563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell83         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 817563p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell94  11010  12260  817563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell94         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 817674p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell52  10899  12149  817674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 817674p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12149
-------------------------------------   ----- 
End-of-path arrival time (ps)           12149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell65  10899  12149  817674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell65         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 817775p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell36  10798  12048  817775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell36         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 817775p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell46  10798  12048  817775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell46         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 817775p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell69  10798  12048  817775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell69         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 817775p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12048
-------------------------------------   ----- 
End-of-path arrival time (ps)           12048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell87  10798  12048  817775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell87         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 817877p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell35  10696  11946  817877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell35         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 817877p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell73  10696  11946  817877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell73         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 817877p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell91  10696  11946  817877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell91         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 817877p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell95  10696  11946  817877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell95         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 817878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell44  10695  11945  817878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 817878p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell61  10695  11945  817878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell61         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 818154p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell47  10420  11670  818154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell47         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 818154p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11670
-------------------------------------   ----- 
End-of-path arrival time (ps)           11670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell85  10420  11670  818154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell85         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 818161p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell51  10412  11662  818161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell51         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 818161p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell88  10412  11662  818161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell88         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 818234p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell56  10339  11589  818234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell56         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 818234p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell80  10339  11589  818234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell80         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 818234p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11589
-------------------------------------   ----- 
End-of-path arrival time (ps)           11589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell82  10339  11589  818234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell82         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 818254p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell43  10320  11570  818254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell43         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 818254p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell58  10320  11570  818254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell58         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 818254p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell75  10320  11570  818254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell75         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 818254p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11570
-------------------------------------   ----- 
End-of-path arrival time (ps)           11570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell89  10320  11570  818254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell89         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 818289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell48  10284  11534  818289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell48         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 818289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell67  10284  11534  818289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell67         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 818289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell68  10284  11534  818289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell68         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 818289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell96  10284  11534  818289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell96         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 818302p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell53  10272  11522  818302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell53         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818302p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell63  10272  11522  818302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell63         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 818302p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell79  10272  11522  818302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell79         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 818460p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11364
-------------------------------------   ----- 
End-of-path arrival time (ps)           11364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell52  10114  11364  818460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818460p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11364
-------------------------------------   ----- 
End-of-path arrival time (ps)           11364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell65  10114  11364  818460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell65         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 818482p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell56  10091  11341  818482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell56         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 818482p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell80  10091  11341  818482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell80         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 818482p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell82  10091  11341  818482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell82         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 818487p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell36  10086  11336  818487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell36         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 818487p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell46  10086  11336  818487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell46         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 818487p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell69  10086  11336  818487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell69         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 818487p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell87  10086  11336  818487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell87         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 818495p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11329
-------------------------------------   ----- 
End-of-path arrival time (ps)           11329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell53  10079  11329  818495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell53         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818495p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11329
-------------------------------------   ----- 
End-of-path arrival time (ps)           11329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell63  10079  11329  818495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell63         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 818495p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11329
-------------------------------------   ----- 
End-of-path arrival time (ps)           11329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell79  10079  11329  818495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell79         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 818529p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell35  10044  11294  818529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell35         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 818529p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell73  10044  11294  818529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell73         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 818529p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell91  10044  11294  818529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell91         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 818529p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11294
-------------------------------------   ----- 
End-of-path arrival time (ps)           11294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell95  10044  11294  818529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell95         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 818533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell44  10040  11290  818533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell44         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 818533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell61  10040  11290  818533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell61         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 818546p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell43  10027  11277  818546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell43         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 818546p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell58  10027  11277  818546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell58         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 818546p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell75  10027  11277  818546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell75         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 818546p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell89  10027  11277  818546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell89         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 818549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell34  10024  11274  818549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell34         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 818549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell38  10024  11274  818549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell38         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 818549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell45  10024  11274  818549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell45         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 818549p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell71  10024  11274  818549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell71         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 818647p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11176
-------------------------------------   ----- 
End-of-path arrival time (ps)           11176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell36   9926  11176  818647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell36         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 818647p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11176
-------------------------------------   ----- 
End-of-path arrival time (ps)           11176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell46   9926  11176  818647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell46         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 818647p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11176
-------------------------------------   ----- 
End-of-path arrival time (ps)           11176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell69   9926  11176  818647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell69         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 818647p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11176
-------------------------------------   ----- 
End-of-path arrival time (ps)           11176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell87   9926  11176  818647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell87         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 818653p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11170
-------------------------------------   ----- 
End-of-path arrival time (ps)           11170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell57   9920  11170  818653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell57         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 818653p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11170
-------------------------------------   ----- 
End-of-path arrival time (ps)           11170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell78   9920  11170  818653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell78         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 818653p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11170
-------------------------------------   ----- 
End-of-path arrival time (ps)           11170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell97   9920  11170  818653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell97         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 818657p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell53   9916  11166  818657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell53         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 818657p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell63   9916  11166  818657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell63         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 818657p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11166
-------------------------------------   ----- 
End-of-path arrival time (ps)           11166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell79   9916  11166  818657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell79         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 818665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell52   9908  11158  818665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell52         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 818665p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell65   9908  11158  818665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell65         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 818679p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11144
-------------------------------------   ----- 
End-of-path arrival time (ps)           11144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell56   9894  11144  818679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell56         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 818679p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11144
-------------------------------------   ----- 
End-of-path arrival time (ps)           11144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell80   9894  11144  818679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell80         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 818679p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11144
-------------------------------------   ----- 
End-of-path arrival time (ps)           11144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell82   9894  11144  818679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell82         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 818804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell44   9770  11020  818804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell44         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 818804p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell61   9770  11020  818804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell61         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 819006p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10817
-------------------------------------   ----- 
End-of-path arrival time (ps)           10817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell50   9567  10817  819006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell50         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 819006p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10817
-------------------------------------   ----- 
End-of-path arrival time (ps)           10817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell83   9567  10817  819006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell83         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 819006p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10817
-------------------------------------   ----- 
End-of-path arrival time (ps)           10817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell94   9567  10817  819006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell94         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 819014p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell41   9560  10810  819014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell41         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 819014p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10810
-------------------------------------   ----- 
End-of-path arrival time (ps)           10810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell66   9560  10810  819014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell66         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 819191p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10632
-------------------------------------   ----- 
End-of-path arrival time (ps)           10632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell60   9382  10632  819191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell60         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 819195p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell51   9378  10628  819195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell51         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 819195p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell88   9378  10628  819195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell88         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 819208p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell35   9365  10615  819208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell35         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 819208p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell73   9365  10615  819208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell73         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 819208p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell91   9365  10615  819208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell91         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 819208p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell95   9365  10615  819208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell95         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 819244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell34   9329  10579  819244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell34         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 819244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell38   9329  10579  819244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell38         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 819244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell45   9329  10579  819244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell45         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 819244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10579
-------------------------------------   ----- 
End-of-path arrival time (ps)           10579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell71   9329  10579  819244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell71         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 819352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell47   9221  10471  819352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell47         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 819352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell85   9221  10471  819352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell85         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 819361p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell48   9212  10462  819361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell48         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 819361p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell67   9212  10462  819361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell67         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 819361p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell68   9212  10462  819361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell68         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 819361p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell96   9212  10462  819361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell96         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 819575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell57   8998  10248  819575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell57         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 819575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell78   8998  10248  819575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell78         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 819575p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10248
-------------------------------------   ----- 
End-of-path arrival time (ps)           10248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell97   8998  10248  819575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell97         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 819938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell57   8636   9886  819938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell57         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 819938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell78   8636   9886  819938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell78         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 819938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell97   8636   9886  819938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell97         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 819938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9885
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell50   8635   9885  819938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell50         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 819938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9885
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell83   8635   9885  819938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell83         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 819938p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9885
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell94   8635   9885  819938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell94         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 819956p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell41   8617   9867  819956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell41         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 819956p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9867
-------------------------------------   ---- 
End-of-path arrival time (ps)           9867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell66   8617   9867  819956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell66         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 819958p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell54   8615   9865  819958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell54         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 819958p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell72   8615   9865  819958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell72         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 819958p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9865
-------------------------------------   ---- 
End-of-path arrival time (ps)           9865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell77   8615   9865  819958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell77         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 820061p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell47   8512   9762  820061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell47         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 820061p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9762
-------------------------------------   ---- 
End-of-path arrival time (ps)           9762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell85   8512   9762  820061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell85         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 820121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell60   8452   9702  820121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell60         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 820123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell36   8450   9700  820123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell36         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 820123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell46   8450   9700  820123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell46         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 820123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell69   8450   9700  820123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell69         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 820123p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9700
-------------------------------------   ---- 
End-of-path arrival time (ps)           9700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell87   8450   9700  820123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell87         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 820253p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell37   8320   9570  820253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 820253p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell40   8320   9570  820253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell40         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 820253p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell55   8320   9570  820253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell55         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 820361p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell41   8212   9462  820361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell41         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 820361p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell66   8212   9462  820361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell66         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 820391p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell53   8182   9432  820391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell53         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 820391p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell63   8182   9432  820391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell63         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 820391p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell79   8182   9432  820391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell79         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 820461p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell54   8112   9362  820461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell54         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820461p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell72   8112   9362  820461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell72         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 820461p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9362
-------------------------------------   ---- 
End-of-path arrival time (ps)           9362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell77   8112   9362  820461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell77         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 820598p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell50   7976   9226  820598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell50         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 820598p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell83   7976   9226  820598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell83         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820598p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell94   7976   9226  820598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell94         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 820796p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell76   7777   9027  820796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell76         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 820796p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell92   7777   9027  820796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell92         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 820796p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9027
-------------------------------------   ---- 
End-of-path arrival time (ps)           9027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell93   7777   9027  820796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell93         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 820935p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell37   7639   8889  820935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 820935p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell40   7639   8889  820935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell40         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 820935p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell55   7639   8889  820935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell55         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 820950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8873
-------------------------------------   ---- 
End-of-path arrival time (ps)           8873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell76   7623   8873  820950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell76         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 820950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8873
-------------------------------------   ---- 
End-of-path arrival time (ps)           8873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell92   7623   8873  820950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell92         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 820950p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8873
-------------------------------------   ---- 
End-of-path arrival time (ps)           8873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell93   7623   8873  820950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell93         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 820961p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell57   7613   8863  820961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell57         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 820961p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell78   7613   8863  820961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell78         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 820961p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell97   7613   8863  820961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell97         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 820967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell50   7607   8857  820967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell50         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 820967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell83   7607   8857  820967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell83         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 820967p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell94   7607   8857  820967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell94         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 820984p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell54   7590   8840  820984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell54         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 820984p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell72   7590   8840  820984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell72         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 820984p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell77   7590   8840  820984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell77         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821012p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell76   7561   8811  821012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell76         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 821012p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell92   7561   8811  821012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell92         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821012p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell93   7561   8811  821012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell93         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821015p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell62   7558   8808  821015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell62         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821015p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8808
-------------------------------------   ---- 
End-of-path arrival time (ps)           8808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell64   7558   8808  821015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell64         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 821049p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8774
-------------------------------------   ---- 
End-of-path arrival time (ps)           8774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell60   7524   8774  821049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell60         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 821062p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell48   7512   8762  821062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell48         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 821062p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell67   7512   8762  821062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell67         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 821062p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell68   7512   8762  821062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell68         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 821062p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell96   7512   8762  821062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell96         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 821064p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell51   7510   8760  821064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell51         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 821064p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell88   7510   8760  821064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell88         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell76   7402   8652  821172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell76         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 821172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell92   7402   8652  821172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell92         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8652
-------------------------------------   ---- 
End-of-path arrival time (ps)           8652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell93   7402   8652  821172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell93         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 821182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell37   7391   8641  821182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 821182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell40   7391   8641  821182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell40         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 821182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell55   7391   8641  821182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell55         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell62   7329   8579  821244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell62         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell64   7329   8579  821244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell64         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821252p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell76   7322   8572  821252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell76         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 821252p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell92   7322   8572  821252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell92         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821252p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8572
-------------------------------------   ---- 
End-of-path arrival time (ps)           8572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell93   7322   8572  821252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell93         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell34   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell34         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell38   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell38         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell45   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell45         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 821517p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8306
-------------------------------------   ---- 
End-of-path arrival time (ps)           8306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell71   7056   8306  821517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell71         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 821519p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell43   7054   8304  821519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell43         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 821519p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell58   7054   8304  821519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell58         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 821519p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell75   7054   8304  821519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell75         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 821519p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell89   7054   8304  821519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell89         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 821662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell35   6911   8161  821662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell35         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 821662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell73   6911   8161  821662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell73         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 821662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell91   6911   8161  821662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell91         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 821662p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell95   6911   8161  821662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell95         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821741p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8082
-------------------------------------   ---- 
End-of-path arrival time (ps)           8082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell62   6832   8082  821741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell62         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821741p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8082
-------------------------------------   ---- 
End-of-path arrival time (ps)           8082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell64   6832   8082  821741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell64         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 821752p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8072
-------------------------------------   ---- 
End-of-path arrival time (ps)           8072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell62   6822   8072  821752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell62         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 821752p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8072
-------------------------------------   ---- 
End-of-path arrival time (ps)           8072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell64   6822   8072  821752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell64         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 821762p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell76   6811   8061  821762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell76         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 821762p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell92   6811   8061  821762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell92         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 821762p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell93   6811   8061  821762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell93         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_17/clk_en
Capture Clock  : Net_17/clock_0
Path slack     : 822175p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  822175  RISE       1
Net_17/clk_en                             macrocell98    7848   9058  822175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell98         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 822175p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  822175  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en     macrocell100   7848   9058  822175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell100        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 822208p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell62   6366   7616  822208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell62         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 822208p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7616
-------------------------------------   ---- 
End-of-path arrival time (ps)           7616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell64   6366   7616  822208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell64         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 822233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell44   6341   7591  822233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell44         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 822233p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell61   6341   7591  822233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell61         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell37   6330   7580  822244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell40   6330   7580  822244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell40         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822244p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell55   6330   7580  822244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell55         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822300p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell37   6273   7523  822300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822300p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell40   6273   7523  822300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell40         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822300p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7523
-------------------------------------   ---- 
End-of-path arrival time (ps)           7523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell55   6273   7523  822300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell55         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell43   6243   7493  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell43         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell58   6243   7493  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell58         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell75   6243   7493  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell75         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell89   6243   7493  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell89         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell34   6242   7492  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell34         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell38   6242   7492  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell38         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell45   6242   7492  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell45         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 822331p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell71   6242   7492  822331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell71         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 822351p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell62   6223   7473  822351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell62         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 822351p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell64   6223   7473  822351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell64         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 822447p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell37   6126   7376  822447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 822447p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell40   6126   7376  822447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell40         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 822447p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell55   6126   7376  822447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell55         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 822732p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           827973

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  811344  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load  count7cell     4031   5241  822732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 823031p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell44   5542   6792  823031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell44         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 823031p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell61   5542   6792  823031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell61         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 823569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell35   5004   6254  823569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell35         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 823569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell73   5004   6254  823569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell73         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 823569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell91   5004   6254  823569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell91         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 823569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell95   5004   6254  823569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell95         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 823862p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  803612  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell30   4021   5961  823862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 823899p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  803635  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell31   3985   5925  823899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 824043p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell51   4530   5780  824043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell51         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 824043p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell88   4530   5780  824043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell88         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 824066p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  803805  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell32   3817   5757  824066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 824499p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell48   4075   5325  824499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell48         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 824499p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell67   4075   5325  824499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell67         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 824499p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell68   4075   5325  824499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell68         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 824499p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell96   4075   5325  824499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell96         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 824505p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell60   4068   5318  824505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell60         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 824508p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell47   4065   5315  824508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell47         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 824508p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell30   1250   1250  800651  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell85   4065   5315  824508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell85         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 824988p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  803813  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell33   2896   4836  824988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 825009p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7824
-------------------------------------   ---- 
End-of-path arrival time (ps)           7824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell98         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
Net_17/q                                macrocell98   1250   1250  825009  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0  statuscell1   6574   7824  825009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 825022p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell43   3551   4801  825022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell43         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 825022p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell58   3551   4801  825022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell58         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 825022p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell75   3551   4801  825022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell75         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 825022p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell89   3551   4801  825022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell89         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 825025p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell44   3549   4799  825025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell44         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 825025p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell61   3549   4799  825025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell61         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 825026p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell34   3547   4797  825026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell34         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 825026p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell38   3547   4797  825026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell38         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 825026p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell45   3547   4797  825026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell45         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 825026p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell71   3547   4797  825026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell71         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 825028p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell35   3545   4795  825028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell35         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 825028p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell73   3545   4795  825028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell73         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 825028p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell91   3545   4795  825028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell91         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 825028p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell33   1250   1250  801184  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell95   3545   4795  825028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell95         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 825106p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6127
-------------------------------------   ---- 
End-of-path arrival time (ps)           6127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  822175  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4917   6127  825106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 825141p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell41   3432   4682  825141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell41         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 825141p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell66   3432   4682  825141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell66         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 825141p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell57   3432   4682  825141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell57         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 825141p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell78   3432   4682  825141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell78         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 825141p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell97   3432   4682  825141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell97         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 825232p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  802394  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell29   2652   4592  825232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 825269p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell48   3304   4554  825269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell48         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 825269p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell67   3304   4554  825269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell67         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 825269p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell68   3304   4554  825269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell68         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 825269p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell96   3304   4554  825269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell96         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 825275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell47   3298   4548  825275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell47         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 825275p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell85   3298   4548  825275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell85         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 825276p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell60   3297   4547  825276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell60         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 825286p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell60   3288   4538  825286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell60         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 825287p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell47   3287   4537  825287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell47         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 825287p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell85   3287   4537  825287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell85         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 825291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell51   3283   4533  825291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell51         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 825291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell88   3283   4533  825291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell88         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 825301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell54   3272   4522  825301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell54         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 825301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell72   3272   4522  825301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell72         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 825301p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell28   1250   1250  801178  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell77   3272   4522  825301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell77         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 825322p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell41   3251   4501  825322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell41         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 825322p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell66   3251   4501  825322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell66         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 825324p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell54   3249   4499  825324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell54         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 825324p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell72   3249   4499  825324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell72         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 825324p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell77   3249   4499  825324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell77         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 825330p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell57   3244   4494  825330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell57         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 825330p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell78   3244   4494  825330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell78         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 825330p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell97   3244   4494  825330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell97         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 825335p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell50   3238   4488  825335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell50         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 825335p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell83   3238   4488  825335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell83         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 825335p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell29   1250   1250  800362  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell94   3238   4488  825335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell94         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 825533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4290
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell51   3040   4290  825533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell51         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 825533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4290
-------------------------------------   ---- 
End-of-path arrival time (ps)           4290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell32   1250   1250  801445  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell88   3040   4290  825533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell88         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 825553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell48   3021   4271  825553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell48         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 825553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell67   3021   4271  825553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell67         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 825553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell68   3021   4271  825553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell68         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 825553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell31         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell31   1250   1250  800411  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell96   3021   4271  825553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell96         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 825567p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  802554  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell28   2316   4256  825567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell28         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 826014p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -2100
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           831233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  822175  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     4009   5219  826014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q
Path End       : Net_17/main_1
Capture Clock  : Net_17/clock_0
Path slack     : 826286p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (ADC_SAR_Seq_IntClock:R#1 vs. ADC_SAR_Seq_IntClock:R#2)   833333
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q  macrocell100   1250   1250  826286  RISE       1
Net_17/main_1                     macrocell98    2287   3537  826286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell98         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell13     1250   1250  1066284  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell3      3970   5220  1066284  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8570  1066284  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2289  10859  1066284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1066666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16167
-------------------------------------   ----- 
End-of-path arrival time (ps)           16167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1066666  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2260   5840  1066666  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9190  1066666  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    6977  16167  1066666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067323p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q            macrocell18   1250   1250  1067323  RISE       1
\UART_1:BUART:rx_counter_load\/main_1  macrocell6    3738   4988  1067323  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   8338  1067323  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2312  10650  1067323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1069302p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13532
-------------------------------------   ----- 
End-of-path arrival time (ps)           13532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069302  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      4290   7870  1069302  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  11220  1069302  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2312  13532  1069302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067700  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6177   6367  1070956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell22     1250   1250  1072232  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3841   5091  1072232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072247p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell17     1250   1250  1068290  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3826   5076  1072247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1072871p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6952
-------------------------------------   ---- 
End-of-path arrival time (ps)           6952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072871  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell20   5012   6952  1072871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1072876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067700  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell16     6757   6947  1072876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1073131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073131  RISE       1
\UART_1:BUART:txn\/main_3                macrocell12     2323   6693  1073131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073180p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell13     1250   1250  1066284  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2893   4143  1073180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073193p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell14     1250   1250  1066300  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2881   4131  1073193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1073350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell15   1250   1250  1067491  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell13   5223   6473  1073350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1073350p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell15   1250   1250  1067491  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell14   5223   6473  1073350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell18     1250   1250  1067323  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2692   3942  1073382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1073515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072871  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell18   4369   6309  1073515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1073515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072871  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell19   4369   6309  1073515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1073606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell20   1250   1250  1067391  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell18   4967   6217  1073606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1073606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell20   1250   1250  1067391  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell19   4967   6217  1073606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073606p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell20   1250   1250  1067391  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell23   4967   6217  1073606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1073616p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069302  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell14     2627   6207  1073616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1073857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067700  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell13     5776   5966  1073857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1073857p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067700  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell14     5776   5966  1073857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1073913p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell15   1250   1250  1067491  RISE       1
\UART_1:BUART:txn\/main_4    macrocell12   4661   5911  1073913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1073913p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell15   1250   1250  1067491  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell16   4661   5911  1073913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1073952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell25   1250   1250  1069704  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell26   4621   5871  1073952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074171  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell18   3713   5653  1074171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074171p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074171  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell19   3713   5653  1074171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1072871  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell21   3589   5529  1074294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1074513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074513  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell24   3370   5310  1074513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 1074513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074513  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell25   3370   5310  1074513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074619p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell13   1250   1250  1066284  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell15   3955   5205  1074619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell14   1250   1250  1066300  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell15   3934   5184  1074640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1074684p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074684  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell24   3200   5140  1074684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 1074684p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074684  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell25   3200   5140  1074684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1072232  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell18   3855   5105  1074719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074719p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell22   1250   1250  1072232  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell19   3855   5105  1074719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1068290  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell18   3843   5093  1074730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1068290  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell19   3843   5093  1074730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell17   1250   1250  1068290  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell23   3843   5093  1074730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1074815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell18   1250   1250  1067323  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell21   3758   5008  1074815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1074815p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell18   1250   1250  1067323  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell26   3758   5008  1074815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074835p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell18   1250   1250  1067323  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell20   3738   4988  1074835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell21   1250   1250  1068255  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell18   3696   4946  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell21   1250   1250  1068255  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell19   3696   4946  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074877p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell21   1250   1250  1068255  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell23   3696   4946  1074877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074884p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell16   1250   1250  1074884  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell15   3690   4940  1074884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell20   1250   1250  1067391  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell20   3671   4921  1074903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074171  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell20   2825   4765  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell24   1250   1250  1070474  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell26   3475   4725  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074171  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell21   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell25   1250   1250  1069704  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell24   3328   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 1075245p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell25   1250   1250  1069704  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell25   3328   4578  1075245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075246p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074513  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell22   2637   4577  1075246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067700  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell15     4178   4368  1075456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell20   1250   1250  1067391  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell21   3114   4364  1075459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell20   1250   1250  1067391  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell26   3114   4364  1075459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075501p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell25   1250   1250  1069704  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell18   3072   4322  1075501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074684  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell22   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075576  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell22   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell13   1250   1250  1066284  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell13   2888   4138  1075685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell13   1250   1250  1066284  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell14   2888   4138  1075685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell13   1250   1250  1066284  RISE       1
\UART_1:BUART:txn\/main_1    macrocell12   2882   4132  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell13   1250   1250  1066284  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell16   2882   4132  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell14   1250   1250  1066300  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell13   2875   4125  1075698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell14   1250   1250  1066300  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell14   2875   4125  1075698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell14   1250   1250  1066300  RISE       1
\UART_1:BUART:txn\/main_2    macrocell12   2872   4122  1075702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075702p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell14   1250   1250  1066300  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell16   2872   4122  1075702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1072232  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell21   2810   4060  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1072232  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell26   2810   4060  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell21   1250   1250  1068255  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell20   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell21   1250   1250  1068255  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell21   2806   4056  1075767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell21   1250   1250  1068255  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell26   2806   4056  1075767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell16   1250   1250  1074884  RISE       1
\UART_1:BUART:txn\/main_6   macrocell12   2794   4044  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell22   1250   1250  1072232  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell20   2794   4044  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell16   1250   1250  1074884  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell13   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell16   1250   1250  1074884  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell14   2789   4039  1075785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1068290  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell21   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1068290  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell26   2787   4037  1075786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell15   1250   1250  1067491  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell15   2777   4027  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075802p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell17   1250   1250  1068290  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell20   2772   4022  1075802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell18   1250   1250  1067323  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell18   2683   3933  1075891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell18   1250   1250  1067323  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell19   2683   3933  1075891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075891p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell18   1250   1250  1067323  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell23   2683   3933  1075891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell12   1250   1250  1075985  RISE       1
\UART_1:BUART:txn\/main_0  macrocell12   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 1076015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell24   1250   1250  1070474  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell24   2558   3808  1076015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1076015p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3808
-------------------------------------   ---- 
End-of-path arrival time (ps)           3808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell24   1250   1250  1070474  RISE       1
\UART_1:BUART:rx_state_0\/main_7  macrocell18   2558   3808  1076015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1076058p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076058  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell12     3576   3766  1076058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell12         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1076071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076058  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell13     3562   3752  1076071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell13         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076248p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell19     1250   1250  1068561  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2706   3956  1076248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell27   1250   1250  1076266  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell21   2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1077001p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2822
-------------------------------------   ---- 
End-of-path arrival time (ps)           2822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076058  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell15     2632   2822  1077001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1078652p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell26    1250   1250  1078652  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2932   4182  1078652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

