Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "22_0.ll"
chess-clang --chess-verbose -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/22_0.ll -o../Release/chesswork/22_0.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.70 s  /     0.69 s 	22_0
chess-clang system time =    0.00 s  /     0.00 s 	22_0
chess-clang real time   =    0.70 s  /     0.69 s 	22_0

noodle -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/22_0.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/22_0.sfg

Translating ...

        unsigned main()
        void _GLOBAL__sub_I_entropy_vect___cpp()
        void log_kernel_function(unsigned, unsigned)
        void entropy_vec_kernel_function(unsigned, unsigned)
        void entropy_vec_pass_kernel_function(unsigned, unsigned, unsigned)
        void marginal_entropy_kernel_function(unsigned, unsigned)

Finishing ...


noodle user time   =    2.92 s  /     2.83 s 	22_0
noodle system time =    0.34 s  /     0.31 s 	22_0
noodle real time   =    3.29 s  /     3.17 s 	22_0

chess-backend 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L
chess-backend 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L
chess-backend 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L
chess-backend 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 22_0-F_main_.sfg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
**** Bundling `F_main' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_.sfg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
**** Bundling `F_GLOBAL__sub_I_entropy_vect___cpp' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.sfg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg
Collecting static variable register operations...


**** Bundling `F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****

   macro #51 (93 opn)
      matching... Applying long jump data
Collecting static variable register operations...


**** Bundling `F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data

   macro #192 (4 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #447 (7 opn)
      matching... (7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #188 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #3085 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #3044 (17 opn)
      matching... 
   macro #138 (4 opn)
      matching... 
   macro #153 (16 opn)
      matching... (4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #1842 (288 opn)
      matching... (11 p) (24 P)
      covering... (8 its) (cost 5950.154)

   macro #2798 (338 opn)
      matching... (63 p) (343 P)
      covering... (38 its) (cost 33954.254)


Total cost = 33954.254

cosel user time   =    0.21 s  /     0.14 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel system time =    0.04 s  /     0.00 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
cosel real time   =    0.27 s  /     0.15 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_GLOBAL__sub_I_entropy_vect___cpp' ****
(10 p) (23 P)
      covering... (8 its) (cost 5850.054)

   macro #2354 (338 opn)
      matching... analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (51)

sync/offset hazards solving


time (after hazard solving) =   0.140 s

routing control inputs

routing

1 of 1 ( 51 )
# uses: 99 +1 +1 +1 +1 +1 +1 +2 +1 +2 +1 +2 +1 +1 +2 (VCH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +2 +1 +1 +2 (VCH0)(VRH0)+1 +2 +1 +1 +2 (VDH0)(VRH0)+1 +4 +5 +3 +4 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +1 +1 +1 +3 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 8 complex patterns (8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.20 s  /     0.19 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia system time =    0.01 s  /     0.00 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
amnesia real time   =    0.21 s  /     0.20 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist1 -v -k110 --common 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 35 

Total number of cycles = 35

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.12 s  /     0.12 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 system time =    0.00 s  /     0.00 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist1 real time   =    0.13 s  /     0.13 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--showcolor -v -b --common 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __ct_26329088.672 to CLH
collect coupled operands: ................................................
  35 couplings found
collect RMW pairs: C LR M P R SP W
register: C {CL CH}
	rmw pairs: 1
	coalescing      : .
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1]
	postbalancing   : none
	rematerialising : + 1 dr_move

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 7
	coalescing      : .......
                          0 rmw fanout splits
	assigning fields: 10 11 8 9 12 13 4 0
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 0
	assigning fields: VL[0] VL[6] VL[4]
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CH CL M P R {VH VL}
	updating reassigned offsets in sfg

collect coupled operands: ................................................
  21 couplings found
solving cycles: none

solving cycles: none

1 dr_move rematerialised

Writing LIB (with interprocedural optimisation data) to: 22_0-F_GLOBAL__sub_I_entropy_vect___cpp__ra.lib

showcolor user time   =    0.10 s  /     0.10 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor system time =    0.00 s  /     0.00 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
showcolor real time   =    0.11 s  /     0.11 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 2

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #51     	-> # cycles: 30 

Total number of cycles = 30

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``22_0-F_GLOBAL__sub_I_entropy_vect___cpp_.mic'' ...

mist2 user time   =    0.50 s  /     0.50 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 system time =    0.00 s  /     0.00 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
mist2 real time   =    0.78 s  /     0.78 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L --common 22_0-F_GLOBAL__sub_I_entropy_vect___cpp_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 22_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '22_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.01 s  /     0.01 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
tale system time =    0.00 s  /     0.00 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_
tale real time   =    0.07 s  /     0.02 s 	22_0-F_GLOBAL__sub_I_entropy_vect___cpp_

(203 p) (1080 P)
      covering... 1 2 3 chess-backend 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L
4 5 6 7 NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
8 (8284 its) (cost 102746.551)

   macro #1691 (58 opn)
      matching... Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
(250 p) (1340 P)
      covering... 1 2 (62 p) (160 P)
      covering... (35 its) (cost 28076.450)
3 Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib


Total cost = 134332.953

cosel user time   =    1.81 s  /     1.71 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel system time =    0.05 s  /     0.02 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
cosel real time   =    1.89 s  /     1.77 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
4 
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
5 Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.sfg
6 Collecting static variable register operations...


7 **** Bundling `F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
Applying long jump data
8 9 10 (10003 its) (cost 135718.897)
analysing connectivity in ISG

   macro #2596 (45 opn)
      matching... 
   macro #165 (29 opn)
      matching... (33 p) (155 P)
      covering... (19 its) (cost 13088.398)

   macro #2599 (7 opn)
      matching... (4 p) (11 P)
      covering... (4 its) (cost 3573.065)

   macro #3025 (5 opn)
      matching... (5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #2616 (46 opn)
      matching... (42 p) (53 P)
      covering... (23 its) (cost 22230.281)


Total cost = 192330.927

cosel user time   =    2.10 s  /     2.05 s 	22_0-F_main_
cosel system time =    0.10 s  /     0.04 s 	22_0-F_main_
cosel real time   =    2.27 s  /     2.16 s 	22_0-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_main_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
analysing connectivity in ISG
initial DSFG transformations
(18 p) (66 P)
      covering... (13 its) (cost 11706.143)

   macro #2475 (334 opn)
      matching... initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.500 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 +/ +/ +/ +/ +(250 p) (1340 P)
      covering... 288 initial DSFG transformations
1 initial timing
initialise routing
2 dependency hazard solving

1 of 5: (28 2798 19)

2 of 5: (35 2596 3044 2599 2600 14)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
3 of 5: (36 9 10 3085 3086)
(fanout-hzds) (splits:1) 
4 of 5: (3025 4 447 185 44 189 184 188)

5 of 5: (2616 192)

sync/offset hazards solving


time (after hazard solving) =   0.620 s

routing control inputs

routing

1 of 5 ( 19 2798 28 )
# uses: 281 +12 +1 +1 +2 ++1 +1 +1 +3 64 4 +1 +1 +2 +32 / +5 +1 +1 +2 +16 +1 +1 +2 +8 6 +1 +4 +2 +4 +1 +2 +2 +2 +1 +1 +4 +1 +1 +2 +678 / +7 258 / +102 8 / ++1 +1 +1 +9 10 (10003 its) (cost 133458.897)
/ +857 / +
   macro #2166 (71 opn)
      matching... 307 / +113 / ++4 +1 +1 +1 +729 / +243 / +288 +1 +1 +2 ++4 +1 +1 +1 +243 / +/ +243 (57 p) (174 P)
      covering... (31 its) (cost 24571.517)

   macro #2169 (18 opn)
      matching... (14 p) (26 P)
      covering... (12 its) (cost 11702.162)


Total cost = 175582.630

cosel user time   =    2.19 s  /     2.08 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.02 s  /     0.01 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    3.75 s  /     3.63 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
/ +
application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
/ +32 +1 +1 +2 ++4 +1 +1 +1 +81 analysing connectivity in ISG
/ ++4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ +/ +/ +32 / ++1 +1 +2 +576 / +/ +576 / +/ +288 576 / +576 / +8 +1 +1 +2 +152 +1 +1 +2 +/ +/ ++1 +1 +2 +40 initial DSFG transformations
+1 +1 +2 +10 / ++1 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 initial timing
+initialise routing
1 +1 +1 dependency hazard solving

1 of 2: (4 13 2354)
+1 +2 
2 of 2: (2166 2169 2170 153)
(fanout-hzds) (splits:1) (250 p) (1342 P)
      covering... 
sync/offset hazards solving
+1 

time (after hazard solving) =   0.560 s

routing control inputs

routing
+1 
1 of 2 ( 4 2354 13 )
# uses: 281 ++1 +1 1024 +/ +2 12 +1 64 +1 +1 1 +1 +1 ++1 +1 +1 +4 2 +2 +1 +6 +3 +1 +1 +3 +1 +1 +2 +4 5 6 / +7 8 9 10 (10003 its) (cost 133462.897)
/ +/ +
   macro #2287 (71 opn)
      matching... / +/ +1024 / +678 / +64 678 / ++1 +1 +2 +258 / +102 (57 p) (174 P)
      covering... (31 its) (cost 24571.517)
256 
   macro #2290 (17 opn)
      matching... 258 / +102 (15 p) (28 P)
      covering... (12 its) (cost 11702.162)


Total cost = 181442.719

cosel user time   =    2.29 s  /     2.19 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel system time =    0.06 s  /     0.03 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
cosel real time   =    3.17 s  /     2.97 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
++1 1 +1 +1 +1 +1 ++analysing connectivity in ISG
+1 +1 +2 +64 857 / ++1 +1 +2 +16 +1 857 / ++2 +2 +4 307 / ++1 +1 +4 +1 +1 +2 +113 307 / +113 / +/ ++4 +1 +1 +1 +4 ++1 +1 +1 +729 / +729 / +/ +243 243 / +288 +1 +1 +2 +/ +initial DSFG transformations
initial timing
/ +initialise routing
+4 +1 dependency hazard solving

1 of 2: (4 13 2475)
+1 +1 +
2 of 2: (2290 2291 165 2287)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.660 s

routing control inputs

routing
+4 
1 of 2 ( 4 2475 13 )
# uses: 281 ++1 +1 +12 1 ++1 +1 +1 +243 / +/ +32 243 486 / ++1 +1 +2 +243 / +/ +/ +678 / +258 / +102 / +32 +1 +1 +2 ++1 +1 +1 ++4 +1 +1 +1 +81 857 / ++4 +1 +1 +1 +27 +4 +1 +1 +1 ++2 307 / ++1 +1 +1 +9 +4 +1 +1 +1 +3 +2 162 +1 +1 +1 +1 +2 +4 +1 +1 +2 +113 576 / +576 / ++4 +/ +1 +1 +1 +576 / +729 / +243 / +576 / +8 +1 +1 +2 +152 / ++4 +1 +1 +1 ++4 54 +1 +1 +1 +/ +243 / +288 +1 +1 +2 +243 40 +1 +1 +2 +10 +4 +1 +1 +1 +1 ++2 18 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +1 +1 ++1 1 +6 +1 +1 +1 +2 +4 +1 +1 +1 +1 +2 (RS)+1 +1 (VDH0)(VDH)+(VCH)1 (RS)+1 +1 (R)+1 +1 +1 ++1 2 +8 +4 +2 +2 +1 +1 ++1 +1 +2 ++++36 +++++++++++2 (RS)(R)++1 +2 +++++++++1 (R)++++++++1 ++++++++1 (R)+++++++++1 108 ++++++1 ++1 ++1 +1 +1 +1 +1 +1 (VBH)-1 1 1 +1 (VCH)-1 1 1 / +2 (VDH)+2 +4 (VDH)-+2 1 1 +2 1 +1 2 +(VDH)-2 1 2 2 81 (VCH)-1 1 1 2 (VCH)(VRH)+2 +(VBH)6 -2 1 +1 2 +1 1 +(VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 / +2 1 (VBH)+1 +4 (check) +1 +1 +1 +(VDH)27 (VRH)+2 +1 +1 +1 +9 +4 +1 +1 +1 +3 

+2 
2 of 2 ( 1691 138 )
# uses: 45 +1 +1 ++1 1 ++1 1 +1 +1 +1 +1 +1 +1 +2 +1 ++1 4 ++1 +1 +2 +/ +/ +/ +/ +1024 / +64 / ++1 +1 +2 +/ +128 / +/ +678 / ++1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 +/ +/ +288 258 / +102 / +/ ++1 +1 +2 +1024 / +64 +1 +1 +2 +/ +/ +256 / +576 / +96 / +++1 +1 +1 +1024 / +64 +1 +1 +2 +857 / +/ +/ ++1 +1 +2 +64 307 / +113 / +/ ++1 +1 +2 +16 +1 +2 / ++2 +4 1024 / ++1 +64 1 +4 +1 +1 +2 ++4 +1 +1 ++1 1 ++1 +2 +864 / +256 96 729 / +/ ++243 / +/ +/ ++1 +1 +2 +64 +1 +1 +2 +16 +1 +2 / ++2 +4 +1 +1 +4 +1 +1 +2 +144 / +/ ++216 / +/ +288 / ++4 +1 +1 +1 ++36 +6 +3 +3 +3 ++3 1 +3 +3 +1 ++4 2 +(VRH)+1 +1 +1 +4 +2 +8 +1 +4 +4 +3 +4 +1 +3 +1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns .../ +expanding 9 complex patterns (1 load 1 store 7 constants )
Creating 'dr_move' opns ...486 / +288 
number of 'reduced cluster size' : 12

amnesia user time   =    5.87 s  /     5.86 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.03 s  /     0.03 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    6.17 s  /     6.16 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

/ +--mist1 -v -k110 --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
243 
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

Compiling all mappings: 0%../ ++1 +1 +2 +/ +/ +32 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +/ +10%../ +20%..30%..40%..50%../ +32 / ++1 +1 +2 +/ +32 576 / ++4 +6 +6 +1 +1 ++1 1 +2 ++162 576 / +60%..70%..80%..576 / +90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
576 / +
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
scheduling HW do-loop #1842     	-> # cycles: 576 / +576 / +8 +1 +1 +2 +576 / +152 576 / +8 +1 +1 +2 +152 100 
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
scheduling macro #1691     	-> # cycles: +1 +1 +2 +40 +1 +1 +2 +10 +1 +1 +2 +40 +1 +26 
2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 scheduling macro #138     	-> # cycles: +1 8 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
+1 +1 +1 +2 
mist1 user time   =    0.63 s  /     0.63 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.80 s  /     0.80 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
+1 ++1 1 +2 ++10 1 +1 +1 initialisation
+2 +1 +1 +1 +1 ++1 2 +2 ++1 +1 +1 +2 upgraded carrier of signal _cst.3292 to CLH
upgraded carrier of signal _cst.3294 to CLH
upgraded carrier of signal __ct_9437184.3296 to CLH
upgraded carrier of signal __ct_11534336.3298 to CLH
upgraded carrier of signal __ct_1687552.3300 to CLH
collect coupled operands: ..+1 +1 4 .+1 +1 +2 .....+.2 ..+1 +1 +...+1 +1 +1 +36 2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 ++1 108 +1 +1 +1 +2 +4 +2 +1 +36 +108 +6 +1 +1 ++6 +1 +1 ++4 +1 +1 +1 +54 / +/ +678 / ++4 +258 / +1 +1 678 / ++1 +18 102 258 / +102 +4 +1 +1 +1 +6 +4 (RS)+1 +1 +1 ++1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +1 +1 ++1 2 +(VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 857 / +++++++++++++++++1 (R)++1 (RS)(R)307 / +857 / +113 +1 +2 ++++++++++1 +++307 / ++++++1 (R)113 ++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 +4 (VCH)+1 +1 +1 +1 +1 ++1 +1 +1 +1 (VBH)-1 1 +4 +1 +1 +1 +1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-729 / +6 6 243 4 729 1 / +2 4 243 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 .1 ....(VBH).....+.1 .....(VBH).-..1 .1 .1 .1 .1 .1 .1 ......(VBH)..+1 ..(check) ................(VDH).........(WR).....(VRH).(VRL)....


2 of 5 ( 14 2599 2596 3044 35 )
# uses: 65 +.1 +1 +3 .+1 +1 +1 +1 +1 +.................................+4 +1 +1 +1 +......................................+4 / +...
  38 couplings found
+1 +1 +1 collect RMW pairs: BM C+ LC LE LR LS M MD0 P486 / + R243 486 / +243 / +/ +288 / +48 ++4 +6 +6 +1 +1 +162 / ++4 +6 +6 +1 +1 +162 / +288  S SP W+4 +1 +1 +1 +54 ++4 +1 +1 +1 +54 +4 +1 +1 +1 +/ +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +4 +2 +1 +1 +(VCH)1 ++1 18 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+4 / ++1 +1 +1 ++1 2 +6 ++++++++++1 ++++++++1 +4 (R)++++++++1 (RS)+1 +1 (R)(VDH0)(VDH)(VCH)(RS)++++++++1 (R)+1 +++2 1 +1 +1 (VRH)(VRL)(WR)+-2 2 2 1 432 / +2 (VCH)3 +1 9 (VBH)4 48 +1 +1 +(VCH)1 +1 +1 +1 +++++++++++++++++++1 1 ++1 ++++++++++++++++1 +1 (R)+1 ++1 (VBH)-1 1 1 (RS)1 2 1 (R)(VBH)216 -1 1 2 1 +1 (VBH)(VDH)-+2 6 ++++++++++6 1 ++++++++1 4 (R)1 2 ++++++++1 4 (R)2 +(VDH)+++++++1 (VCH)(WR)++2 +1 (VRH)(VCH)(VRL)-1 1 (WR)1 -2 1 2 1 2 1 2 3 (VCH)9 -1 1 1 4 2 (VCH)+1 (VBH)+1 -1 1 1 1 +1 1 1 2 +1 (VBH)-1 +1 1 1 1 +1 (VBH)(VCH)-+1 1 1 1 1 1 (VBH)-2 1 1 1 1 2 (VCH)1 (VBH)+1 -1 1 2 (VBH)1 -1 1 1 1 1 (VBH)1 (VDH)2 -6 (VBH)-1 1 1 1 6 (VBH)(VCH)-1 1 1 1 1 2 4 (VCH)1 (VBH)+2 +36 1 (VBH)4 -1 1 1 1 1 1 1 2 (VBH)+-6 (VDH)1 1 +1 +3 1 (VCH)+3 1 (WR)+3 +3 (VDH)+1 ++1 2 +(VBH)2 (VCH)(VCH)(VDH)-+3 1 (VCH)1 +3 1 -+1 1 1 1 +3 1 1 2 (VRH)1 +1 2 4 (VCH)+2 (VCH)(VBH)+1 (R:t)-1 1 -1 1 1 +(R:t)-1 1 1 1 2 1 (R:t)-1 1 1 (VBH)-(rlx +1)1 1 1 1 1 1 1 1 1 +1 1 +1 +1 +1 +1 (VBH)+1 (VBH)-(VDH)-1 +1 1 2 1 1 1 1 1 1 1 ++1 2 (VBH)(CL:t)-(VCH)1 1 -(VBH)1 1 -1 1 1 1 1 1 1 +1 1 (CH:t)-1 1 (VBH)1 (VCH)-1 1 1 1 1 1 1 +1 2 1 1 2 +2 (VCH)(VCH)(WR)(VRL)+++1 +1 ++1 1 (VBH)+-1 1 1 (VBH)-1 1 1 1 1 +1 1 1 1 1 +1 1 1 2 +1 (mdMS:t)-1 (VBH)5 (VBH)-1 1 +1 1 +1 +1 (mdSS:t)-1 4 (VBH)-1 (VBH)+1 (VCH)1 1 -1 +1 1 1 1 1 (S2:t)-1 1 1 1 1 1 2 +(VBH)1 (RS:t)-4 (VCH)+1 (VBH)(check) +8 1 (VBH)-1 1 1 1 1 1 1 1 1 (R:t)-(VDH)1 1 1 1 (VBH)-1 (WR)1 1 +1 1 +1 (VRH)(CH:t)-1 (VRL)1 (VBH)(VCH)+-1 1 1 +1 (CL:t)1 -1 1 1 1 2 +1 (CL:t)-1 1 (VCH)(VBH)+1 (CL:t)-1 +1 1 +1 (VBH)(R:t)--1 2 1 1 1 1 6 1 1 


2 of 2 ( 2169 2166 153 )
# uses: 70 +1 (VBH)+1 1 2 -1 1 1 +1 +1 1 1 +1 1 1 +1 +1 1 +1 +1 +1 (S2:t)-1 (VBH)+1 1 (S0:t)-(VCH)1 1 1 +-1 1 ++1 1 1 +(S:t)1 (R:t)--1 1 1 1 1 1 1 1 +1 +(CH:t)-1 1 (R:t)-1 1 1 1 2 1 1 +1 1 1 (CL:t)-1 1 1 +1 (R:t)-1 1 +1 1 1 1 (CL:t)-1 2 1 1 1 1 2 1 1 (check) +1 +1 +1 (rlx +1)(VCH)1 +(WR)(VRL)12 +1 

+1 +1 
3 of 5 ( 4 3025 9 3086 3085 36 184 188 447 44 )
# uses: 25 ++1 (VBH)+1 -4 +1 1 6 1 1 +1 1 1 ++1 1 +1 +1 +2 +(VBH)1 +1 +1 +1 +1 +1 ++1 1 +1 +1 +1 +1 +1 (VBH)+-1 1 1 +1 1 +1 (P:t)-1 1 1 1 1 1 1 1 +1 +1 +1 +4 (VBH)(check) 
# floating moves to bind: 1


+1 
4 of 5 ( 10 )
# uses: 17 +1 +1 +1 +1 +1 +1 (check) +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


5 of 5 ( 2616 192 )
# uses: 39 +2 +1 +1 +(VDH)1 +1 +1 +1 +1 +1 +(WR)1 +6 (VRH)+4 (VRL)+1 +1 +1 +1 +1 +1 +1 +1 +2 +2 +2 +2 +1 +2 +2 +1 +4 +1 +4 +4 

+
2 of 2 ( 2290 2287 165 )
# uses: 85 +3 1 +2 +1 +4 +1 +1 ++1 1 +1 ++1 1 ++3 3 +4 (mdSS:t)-1 1 +4 1 (check) +1 +1 (S2:t)-1 1 1 +1 (R)+1 +1 (R:t)-1 

1 
final flow graph transformations
1 1 1 2 1 1 +1 (R:t)-1 1 Removing dead operations ...1 Expanding complex patterns ...1 1 expanding 10 complex patterns (1 load 1 store 8 constants )
2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 Creating 'dr_move' opns ...+1 +6 +/ +
number of 'reduced cluster size' : 18

amnesia user time   =    7.60 s  /     7.59 s 	22_0-F_main_
amnesia system time =    0.07 s  /     0.05 s 	22_0-F_main_
amnesia real time   =    8.80 s  /     8.77 s 	22_0-F_main_

--mist1 -v -k110 --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
/ +
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
/ +576 / +
Compiling all mappings: 0%..144 10%../ ++576 / +144 +/ +/ +/ +864 / +96 + mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
/ +	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 5
	coalescing      : .....
                          0 rmw fanout splits
/ +	assigning fields: CL[0] CH[0]864 / + CH[1] CL[1]96  CH[2] CL[2] CL[3] CH[3] CH[4]/ + CL[4] CH[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
+	assigning fields:
	rematerialising : 0 moves

20%..register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
30%..	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 640%.. 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: 10/ +144 / +/ ++216 / +144 +36 +6 +3 +3 +3 +3 +(VDH)+3 (VCH)+3 (VDH)50%..+3 (VCH)+1 +1 +2 +2 (VDH)(VCH)216 +4 (VCH0)(VCH)60%..+70%..16 80%..90%..100%

adding manifest flow nodes ...
+
Constructing flow graphs ...
8 Scheduling basic blocks ...
+1 (LR:t)-1 1 +4 +10 +3 +15 +1 +1 +2 +2 +1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 
HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #18) :
critical cycle of length 91 : b693 -> b649 -> b183 -> b184 -> b185 -> b202 -> b203 -> b205 -> b194 -> b195 -> b196 -> b197 -> b198 -> b199 -> b200 -> b201 -> b213 -> b229 -> b245 -> b246 -> b247 -> b248 -> b249 -> b250 -> b251 -> b252 -> b643 -> b736 -> b253 -> b644 -> b254 -> b727 -> b255 -> b719 -> b256 -> b711 -> b257 -> b703 -> b258 -> b259 -> b260 -> b693
minimum length due to resources: 42
2 scheduling HW do-loop #2798     	-> # cycles: 1 1 1 +1 +1 +1 +4 +1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20  114 20  8+36 1  91 2 1 1 1 (R:t)-4  12 1320  14+6  15+3  7+3 +3 +3 4  6(VDH)+3 (VCH)+3 20 (VDH) 4+3 (VCH)+ 01 +1 +2 +2  11 (VDH)1  22 (VCH)1 121+ 
4 1   -> HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #18) : 121 cycles
 3(VCH0)1  5(VCH)
	postbalancing   : +++1 (mdSS:t)-4 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
8 16 	rematerialising : 0 moves
(R:t)
-1 register: S
	rmw pairs: 0
1 1 1 	assigning fields:1 4  11 
2 	postbalancing   : none
1 1 	rematerialising : 1 16 (R:t)0 moves

-1 register: SP
1 scheduling macro #2599     	-> # cycles: 	assigning fields:1 
71  	rematerialising : 
1 0 moves

register: W {VL VH}
	rmw pairs: 22
1 2 1 1 1 (R:t)-1 +1 1 1 1 1 +1 1 +2 3 1 scheduling macro #2596     	-> # cycles: 1 +1 1 (R:t)-+4 1 1 1 (rlx +1)1 +1 4 1 +4 +8 +1 ++3 4 (check) +1 +1 +1 +1 +1 +1 +1 +1 +

8 	coalescing      : .
final flow graph transformations
.......Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
(R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 Creating 'dr_move' opns ...1 1 1 1 2 1 1 1 ..............24 
scheduling macro #3044     	-> # cycles: +10 
scheduling macro #3025     	-> # cycles: 8 14 
scheduling macro #3085     	-> # cycles: 6 
scheduling macro #188     	-> # cycles: 9 
scheduling macro #447     	-> # cycles: +20 2 
+2 +1 +1 (LR:t)-1 1 
                          0 rmw fanout splits
+4 +10 +3 +15 +1 +1 +2 scheduling macro #2616     	-> # cycles: +4 
number of 'reduced cluster size' : 18

amnesia user time   =    7.20 s  /     7.20 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.12 s  /     0.12 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    8.12 s  /     8.11 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

+++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 --mist1 -v -k110 --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
1 1 1 1 1 1 2 1 +1 +Using nop instruction classes specified in me_chess.lib
1 +1 +1 	assigning fields:+1  VL[7]+3 +1 +4  VH[7]+4  VL[6]+4 +1 +27 
3 (check)  VL[1]


final flow graph transformations
 VH[1]Removing dead operations ...Expanding complex patterns ... VL[4]expanding 10 complex patterns (1 load 1 store 8 constants )
 VH[4] VL[5]Creating 'dr_move' opns ... VL[0] VH[0] VL[2] VH[2] VL[3]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 
number of 'reduced cluster size' : 18
0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none

amnesia user time   =    6.85 s  /     6.84 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.04 s  /     0.04 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    7.04 s  /     7.03 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
--mist1 -v -k110 --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves
Using nop instruction classes specified in me_chess.lib

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!) CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)
scheduling macro #192     	-> # cycles: 	updating reassigned offsets in sfg

collect coupled operands: ...14 
.
Total number of cycles = 252

.Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
.........
mist1 user time   =    0.79 s  /     0.79 s 	22_0-F_main_
mist1 system time =    0.01 s  /     0.01 s 	22_0-F_main_
mist1 real time   =    0.91 s  /     0.91 s 	22_0-F_main_

--showcolor -v -b --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __tmp.3296,__tmp.5677 to R
upgraded carrier of signal img_size.4960,b.5670 to R

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
upgraded carrier of signal _cst.5167,_cst.5168,_cst.5170,_cst.5169,_cst.5341,_cst.5342,_cst.5490,_cst.5343,_cst.5772,a.5669 to R

Compiling all mappings: 0%..
Compiling all mappings: 0%..upgraded carrier of signal __ct_1.5641 to R
10%..upgraded carrier of signal _cst.5665,__rt.5667 to R
upgraded carrier of signal _cst.5773 to R
collect coupled operands: ..............10%.......20%................................30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b384 -> b340 -> b92 -> b93 -> b94 -> b111 -> b112 -> b114 -> b103 -> b104 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b122 -> b138 -> b154 -> b155 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b334 -> b427 -> b162 -> b335 -> b163 -> b418 -> b164 -> b410 -> b165 -> b402 -> b166 -> b394 -> b167 -> b168 -> b169 -> b384
minimum length due to resources: 42
scheduling HW do-loop #2475     	-> # cycles: 20%..30%..40%..50%..121 
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles
scheduling macro #2290     	-> # cycles: 17 
scheduling macro #2287     	-> # cycles: 60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
29 

HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b372 -> b328 -> b86 -> b87 -> b88 -> b105 -> b106 -> b108 -> b97 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b116 -> b132 -> b148 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b322 -> b415 -> b156 -> b323 -> b157 -> b406 -> b158 -> b398 -> b159 -> b390 -> b160 -> b382 -> b161 -> b162 -> b163 -> b372
minimum length due to resources: 42
scheduling HW do-loop #2354     	-> # cycles: 121 
  -> HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
scheduling macro #165     	-> # cycles: 23 

Total number of cycles = 190

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.66 s  /     0.66 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.68 s  /     0.68 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.432,__arg1.4377 to R
upgraded carrier of signal __tmp.2812,__tmp.4379 to R
upgraded carrier of signal img_size.4180,b.4369 to R
scheduling macro #2169     	-> # cycles: 15 
scheduling macro #2166     	-> # cycles: ................................................................29 
..upgraded carrier of signal _cst.4333,a.4368 to R
.upgraded carrier of signal _cst.4479 to CLH
upgraded carrier of signal _cst.4481 to CLH
upgraded carrier of signal __ct_9437184.4483 to CLH
upgraded carrier of signal __ct_11534336.4485 to CLH
upgraded carrier of signal __ct_26329088.4487 to CLH
upgraded carrier of signal __ct_1687552.4489 to CLH
collect coupled operands: .......................scheduling macro #153     	-> # cycles: .....10. 
..
Total number of cycles = 175

.Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
..................................
mist1 user time   =    0.80 s  /     0.80 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.02 s  /     0.02 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.89 s  /     0.88 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
.Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
.................initialisation
upgraded carrier of signal __arg0.419 to R
upgraded carrier of signal __arg1.421 to R
upgraded carrier of signal __tmp.2700,__tmp.4197 to R
upgraded carrier of signal img_size.4036,b.4188 to R
upgraded carrier of signal _cst.4137,a.4187 to R
..............................upgraded carrier of signal _cst.4297 to CLH
....upgraded carrier of signal _cst.4299 to CLH
....upgraded carrier of signal __ct_9437184.4301 to CLH
...
  3 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    3.35 s  /     3.35 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.03 s  /     0.03 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    3.95 s  /     3.95 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

upgraded carrier of signal __ct_11534336.4303 to CLH
--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

upgraded carrier of signal __ct_26329088.4305 to CLH
upgraded carrier of signal __ct_1687552.4307 to CLH
collect coupled operands: ..................Reading interprocedural optimisation data from: 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.flc
.Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
....................
application DSFG routing:

**** Routing 'F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' ****
........................................................................................................................analysing connectivity in ISG
...........................................................................................
  53 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P Rinitial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 1842)

2 of 2: (138 1691)

sync/offset hazards solving


time (after hazard solving) =   0.540 s

routing control inputs

routing

1 of 2 ( 4 1842 13 )
# uses: 217 +12 +1 +4 +1 +1 +2 + S SP W/ +..................................................................................................../ +.....................................................................................................
  49 couplings found
....collect RMW pairs:. BM C.. LC LE LR. LS M MD0. P..... R................................................./ +.............................................................................................
  50 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R/ +288 +1 +1 +2 +64 +1 +1 +2 +32 +1 +1 +2 +16 +1 +1 +2 +8 +1 +4 +2 +4 +1 +2 +2 +2 +1 +1 +4 +1 +1 +2 + S SP W/ +/ + S SP W/ +/ +288  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 10
	coalescing      : ..........
                          0 rmw fanout splits
	assigning fields: 6 7x 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
+1 +1 	coalescing      : ..+
2                           0 rmw fanout splits
+	solving hazards : +
	  -> 3 splits
	assigning fields: 12/ + 13/ +/ +32 +1 +1 +2 +/ + mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
/ +	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CH[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +/ +
	  -> 1 splits
	assigning fields: 12 1332 +1 +1 +2 +576 / +576 / + 14 15(limit 1)  10 14 15 11 mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
 8 9	assigning fields: AML[0] 6
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
 7 5	coalescing      : ... 4 10..x. 0 1
                          0 rmw fanout splits
 2 3 11
	extra splits during assignment: 1
	postbalancing   : 
           #2354 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
 8	assigning fields: 9 CL[0] 6	rematerialising :  CH[0]0 moves

register: S
 7	rmw pairs: 0
	assigning fields: 1 CH[1] 5 2
	postbalancing   : none
 CL[1] 4	rematerialising : 0 moves

register: SP
	assigning fields:
 0	rematerialising : 0 moves
576 / +
 CH[2]register: W {VL VH}
	rmw pairs: 29
 1 2 3
	postbalancing   :  CL[2]
           #2798 (#18)	: moved 21   mean max sdev 0.29 0.35 0.08 -> 0.28 0.32 0.04
 CL[3] CH[3]        recycled splits: 1 ra, 0 dr
 CL[4]	rematerialising : 0 moves


	postbalancing   : none
register: S
	rmw pairs: 0
	rematerialising : 0 moves

register: LC
	assigning fields: 1	assigning fields:
	rematerialising :  30 moves

register: LE

	postbalancing   : none
	assigning fields:
	rematerialising : 	rematerialising : 0 moves

register: LR
0 moves

	assigning fields:register: SP

	postbalancing   : none
	rematerialising : 0 moves

	assigning fields:
register: LS
	rematerialising : 	assigning fields:
0 moves

	rematerialising : 0 moves
register: W {VL VH}

	rmw pairs: 29
register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 	coalescing      : 0 moves

register: R
..	rmw pairs: 2
.....................	coalescing      : .......
                          0 rmw fanout splits
.	solving hazards : ++
	  -> 2 splits
	assigning fields: 12
                          0 rmw fanout splits
 13	coalescing      : .............................576 / +8 
                          0 rmw fanout splits
+1 +1 +2 +152 	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0]	assigning fields: VL[1] VL[7] VH[1] VL[6] 14 VH[7] VL[2] VL[4] VH[2] VH[4] VL[3] VH[3] VL[5]
	postbalancing   : 
           #2354 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
 VL[0]	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
 VH[0]	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: VL[1] 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
 VH[1]	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves
 VL[6]
align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ............ VL[2]............................ VH[2]. VL[3] VH[3]
	postbalancing   : 
           #2798 (#18)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P R [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: .................+.1 ....+.1 ..+..2 ..+..............40 ......+1 +1 +2 +10 +1 (limit 1) +1  15+1 +1 +1 +2  10+1  11+x1 +1  8+1 +2  9 6+1  7+1 +1 + 51 +2  4x 0 1+1  2 3
	extra splits during assignment: 2
	postbalancing   : +1 +1 
           #2475 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
+1 +2 +1 	rematerialising : +1 0 moves
+
1 register: S
	rmw pairs: 0
+1 +2 	assigning fields: 1 2
	postbalancing   : none
	rematerialising : +0 moves

1 register: SP
	assigning fields:
	rematerialising : 0 moves
+
1 register: W {VL VH}
	rmw pairs: 30
+1 +1 +1 +4 +2 +1 +6 	coalescing      : .+.............................3 +1 +1 +
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4]/ + VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2475 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R(!) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............................................678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 ....................................................................+4 .+1 +1 +1 +.............................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    3.06 s  /     3.06 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.02 s  /     0.01 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    3.12 s  /     3.12 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

729 / +Reading interprocedural optimisation data from: 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' ****
243 analysing connectivity in ISG
....................................................................................................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    4.01 s  /     4.01 s 	22_0-F_main_
showcolor system time =    0.02 s  /     0.02 s 	22_0-F_main_
showcolor real time   =    4.15 s  /     4.14 s 	22_0-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_main_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
analysing connectivity in ISG
+4 +1 +1 +1 +...............................486 / +.......................243 .................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    3.48 s  /     3.48 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.11 s  /     0.11 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    3.75 s  /     3.74 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' ****
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2354)

2 of 2: (2166 2169 2170 153)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.580 s

routing control inputs

routing

1 of 2 ( 4 2354 13 )
# uses: 281 +12 +1 +1 +1 ++4 +1 +1 +1 +162 analysing connectivity in ISG
/ +678 / +initial DSFG transformations
258 / +102 initial timing
initialise routing
dependency hazard solving

1 of 5: (28 2798 19)

2 of 5: (35 2596 3044 2599 2600 14)
(fanout-hzds) (splits:1) (fanout-hzds) (splits:1) 
3 of 5: (36 9 10 3085 3086)
(fanout-hzds) (splits:1) 
4 of 5: (3025 4 447 185 44 189 184 188)

5 of 5: (2616 192)

sync/offset hazards solving


time (after hazard solving) =   0.680 s

routing control inputs

routing

1 of 5 ( 19 2798 28 )
# uses: 281 +12 +1 +1 +1 ++4 +1 +1 +1 +54 +1 +1 +1 +/ ++4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +8 +2 +2 ++++++++++++++2 (RS)(R)++2 +2 +++++++++1 857 / +(R)++++++++1 ++++++++1 (R)678 / +++++++++1 ++++++1 ++1 ++1 +1 +1 +1 +1 +1 (VBH)307 -/ +1 1 1 +1 (VCH)-1 1 1 2 113 (VDH)+2 (VDH)-2 1 2 2 (VDH)-2 1 2 2 (VCH)-1 1 1 2 (VCH)(VRH)258 / ++2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 102 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+2 (VBH)-2 1 2 1 (VBH)+1 (check) (VDH)(VRH)


2 of 2 ( 1691 138 )
# uses: 45 +1 +1 +1 +1 +1 +1 +1 ++4 +1 +1 +1 ++1 +1 +1 +/ +729 / +243 / +128 857 / +307 / +113 initial DSFG transformations
+1 +1 +1 +1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 +1 +1 +initial timing
initialise routing
dependency hazard solving

1 of 2: (4 13 2475)

2 of 2: (2290 2291 165 2287)
(fanout-hzds) (splits:1) 
sync/offset hazards solving
+4 +1 

time (after hazard solving) =   0.760 s
+
routing control inputs

routing
1 +1 +
1 of 2 ( 4 2475 13 )
# uses: 281 +12 / ++1 +1 +1 +729 / +/ +243 576 / ++4 +96 1 +1 +1 +/ +243 / ++243 / +678 / +258 / +102 / +864 / +96 +4 +1 +1 +1 +++243 / +1 +1 +1 +243 +4 +1 +1 +1 / ++81 / +857 / ++4 +307 / +1 +1 +1 +27 / +113 144 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 ++216 / ++4 +1 +1 +1 ++4 81 +1 +1 +1 +/ ++4 ++1 36 +1 +1 +27 +6 +3 +3 +3 +3 +2 +3 +3 ++1 4 +1 +1 (VRH)+9 729 / ++1 +1 ++1 4 +4 +1 ++1 2 +1 +8 +3 +2 +1 +4 +1 +1 +1 +4 +1 +2 ++3 4 +4 +1 +1 +1 +2 +3 ++1 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 9 complex patterns (1 load 1 store 7 constants )
Creating 'dr_move' opns ...243 
number of 'reduced cluster size' : 12

amnesia user time   =    5.25 s  /     5.22 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia system time =    0.02 s  /     0.02 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
amnesia real time   =    5.33 s  /     5.32 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist1 -v -k110 --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

/ +looking up standalone NOP instruction
/ +
Compiling all mappings: 0%../ +/ +288 / +/ +288 +1 +1 +2 ++4 10%..20%..+1 +1 30%..+1 40%..+50%..243 / +/ ++1 +1 +2 +243 / +/ +/ +/ +60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
/ +
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 8 : b40 -> b41 -> b40
minimum length due to resources: 32
scheduling HW do-loop #1842     	-> # cycles: 1024 / +64 100 
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 100 cycles
scheduling macro #1691     	-> # cycles: 1024 / +64 +1 +1 +2 +26 
scheduling macro #138     	-> # cycles: +1 8 

Total number of cycles = 134

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
+1 +2 +
mist1 user time   =    0.55 s  /     0.55 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist1 real time   =    0.60 s  /     0.60 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
+4 upgraded carrier of signal _cst.3299 to CLH
+upgraded carrier of signal _cst.3301 to CLH
upgraded carrier of signal __ct_9437184.3303 to CLH
upgraded carrier of signal __ct_11534336.3305 to CLH
1 upgraded carrier of signal __ct_1687552.3307 to CLH
Reading operand couplings: 1 coupling
+collect coupled operands: 1 ..+1 +............81 / +/ +/ ++4 +1 +1 +1 +27 / ++2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 / ++1 +1 +1 +1 +2 +4 +1 +1 +2 +1024 / +/ +64 / ++1 +1 +2 +256 / +1024 / +64 +1 +1 +2 +256 / ++1 +1 +2 +64 / +288 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ ++1 +1 +2 ++1 +1 +2 +64 / +/ ++1 +1 +2 +/ +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +288 ................................................................../ +.1024 / +..64 ....................................+1 +1 +2 ++1 +1 .+.2 ..+.....................................
  38 couplings found
/ +collect RMW pairs: BM C LC LE LR LS M MD0 P R/ +/ +/ +/ +/ +/ +/ +1024 / +64 32 +1 +1 +2 ++/ +1 +1 +2 +256 288 / +/ +/ ++1 +1 +2 32 ++1 +1 +2 +576 / ++1 +1 +2 +64 / +576 / ++1  S SP W+1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +576 / +/ +576 / +/ +8 +1 +1 +2 +152 / +/ +32 +1 +1 +2 +/ ++1 +1 +2 +40 / ++1 +1 +2 +10 +1 +2 +1 +1 +1 +2 / ++1 +1 +1 +1 +2 +1 +1 +1 +1 +2 288 +1 +1 +1 +1 +2 +1 / ++1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 / +32 +1 +1 +2 ++1 +1 +2 ++108 / ++6 576 / ++1 +1 +/ +576 / +/ +/ +32 576 / ++1 +1 +2 +678 / +576 / +8 +1 +1 258 / +/ ++2 +102 152 / + mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 5
/ +	coalescing      : .32 .+1 +1 +1 +...+1 +1 +2 +
                          0 rmw fanout splits
	assigning fields: CH[5] CH[1] CH[2] CL[1] CL[2]
	postbalancing   : none
576 / +	rematerialising : +1 857 / ++1 +2 +40 307 / +113 576 / ++1 +1 +2 +10 +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
576 	assigning fields:/ + 6 7 0
+	postbalancing   : none
1 	rematerialising : 0 moves

register: R
	rmw pairs: 2
+	coalescing      : ..2 
                          0 rmw fanout splits
	assigning fields: 10+1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 576 / ++1 +1 +2 8 +1 ++1 1 +2 ++1 +1 +1 +2 +4 152 +1 ++1 1 +1 ++1 +1 +1 +2 +4 +2 +1 +36 729 / +243  11 8 9 12 13 14 15 7 6+1  4+1 + 02 + 1 2 340  5
	postbalancing   : 
           #1842 (#3)	: moved 23   mean max sdev 0.51 0.77 0.22 -> 0.39 0.71 0.21
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 22
+108 	coalescing      : ......................
                          0 rmw fanout splits
+1 +1 +2 +10 +1 +2 	assigning fields: VL[7]+1 +1 + VH[7]1 +2  VL[6]+1  VL[1]+1 +1 +1 +2  VH[1] VL[4]+1  VH[4]+6  VL[5]+1 +1 +1 +1 ++2 1  VL[0]+ VH[0] VL[2]+1  VH[2]+1 +1  VL[3]+1 +2 
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
+	assigning fields:
	postbalancing   : none
	rematerialising : 1 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
+	assigning fields: 01 
	postbalancing   : none
+1 	rematerialising : 0 moves

+register: mdSS
	rmw pairs: 0
1 	assigning fields:+ 02 
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AML(!) CH(!) CL(!) M(!) P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS(!) mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: .+.1 ........+.1 ...+1 +1 +2 +4 +2 +1 +36 / ++4 +1 +1 +1 ++108 486 / ++6 678 / ++1 +1 +243 258 / +102 / +678 / +258 / +102 +1 +1 +1 +857 / ++4 +6 +6 +1 +1 ++1 +1 +1 +307 / +162 113 857 / +307 / +113 +4 +1 +1 +1 ++4 ..+..1 .+1 ..+..1 ...+........................................................729 / +........................729 .../ +........243 ..243 .........................................
  3 couplings found
solving cycles: none
+
memory: __spill_DM_stack
4 	assigning field:  0 32 64 96 128+ 1601  192+1  224
+1 +
solving cycles: 54 none

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE__ra.lib

showcolor user time   =    3.36 s  /     3.36 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
showcolor real time   =    3.45 s  /     3.44 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

Compiling all mappings: 0%..+4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 ++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 +(VCH)4 +1 +1 ++1 1 +1 ++1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 486 / +(VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-243 1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 +(VCH)4 +1 (VBH)-+1 1 +1 1 1 +1 1 1 1 +2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)10%..+1 (VBH)-1 1 20%..1 1 1 1 30%..1 (VBH)-1 1 1 40%..1 (VBH)(VCH)50%..-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 486 / +(VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) 243 (VDH)(WR)(VRH)(VRL)


2 of 5 ( 14 2599 2596 3044 35 )
# uses: 66 +1 +1 +3 +1 +1 +1 +1 +1 +/ +60%../ +70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
+4 +6 +6 +1 +1 / ++162 288 / +48 +/ +
HW do-loop #1842 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 9: (loop #3) :
critical cycle of length 73 : b258 -> b50 -> b51 -> b52 -> b110 -> b95 -> b72 -> b96 -> b112 -> b97 -> b74 -> b98 -> b114 -> b99 -> b76 -> b100 -> b116 -> b252 -> b117 -> b118 -> b253 -> b119 -> b254 -> b120 -> b255 -> b121 -> b256 -> b122 -> b257 -> b123 -> b93 -> b82 -> b90 -> b106 -> b107 -> b108 -> b109 -> b259 -> b124 -> b125 -> b126 -> b258
minimum length due to resources: 32
scheduling HW do-loop #1842
(algo 2)	-> # cycles: +4 +6 +6 +1 +1 +162 / +288 +4 +1 +1 +1 +54 ++4 +1 +1 +1 +18 / ++4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 / +++2 ++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)432 / +(R)48 +2 +2 +++++++++++1 ++++++++1 216 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +4 +1 (VBH)-1 1 +1 1 1 +2 1 +1 1 +(VBH)-1 1 2 1 54 (VBH)(VDH)-6 6 4 82 1 +2 36 
(modulo)	-> # cycles:4 +6 2 +1 +3 +3 +3 +3 (VDH)+1 +(VDH)2 (VCH)(WR)++1 2 (VCH)-1 (VCH)1 (VDH)+3 1 +1 3 1 +1 2 +3 (VRH)+4 (VCH)+2 +-1 1 (R:t)-1 1 1 1 1 2 (R:t)-1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +1 +1 +1 +1 +1 +1 (VBH)(VDH)+-1 1 1 1 1 1 2 2 (VBH)-1 1 1 1 ++(VBH)2 (VCH)-1 1 1 1 (CL0:t)-1 1 2 1 1 +(VCH)2 +1 (CH0:t)-1 (VBH)1 -1 1 1 1  73+1 1 1 2 2 (VBH)-+1 1 2 1 1 i 74(VBH)+(VCH)++1 -1 1 +1 1 1 1 +2 1 +1 +1 (VCH)+1 (mdMS:t)-(VBH)1 5 i 75+1 ++1 (mdSS:t)-1 4 +(VBH)1 -1 +1 1 1 (S2:t)-1 1 1 1 1 1 +1 (RS:t)-4 (VBH)-1 1 +1 4 1 8 (VBH)(VCH)+-1 1 1 +1 1 1 (R:t)-1 +1 1 1 1 1 1 +1 2 +18 1 +1 (VCH)(CH2:t)-1 1 (VBH)+1 +1 +1 (CL:t)-1 1 (VBH)-+1 1 1 (CL1:t)-1 1 1 1 1 1 1 +1 (CL2:t)-1 1 (VBH)+1 -1 (CL:t)-1 1 1 1 1 +1 (R:t)-2 (VBH)6 (VCH)-1 1 1 1 1 1 1 1 1 1 1 1 +1 (S0:t)-1 1 1 1 1 +1 (S:t)-2 1 1 +1 (CH1:t)-1 1 +(VCH)4 +1 (CL2:t)(WR)-1 1 (VRL)(CL2)++1 1 (CL:t)-1 1 +1 (check) +1 (VBH)+-1 1 1 1 +1 6 1 1 1 


3 of 5 ( 4 3025 9 3086 3085 36 184 188 447 44 )
# uses: 25 +(VBH)4 +1 ++1 1 +1 +1 +2 +(VBH)+1 -4 +1 1 +1 1 +1 1 +1 1 +1 1 +1 +1 1 +1 1 +1 +1 +1 +1 +1 +1 (P:t)(VBH)-1 1 1 1 +1 +1 +1 +1 +4 (RS)(check) +1 +1 (check) 
# floating moves to bind: 1



4 of 5 ( 10 )
# uses: 17 +1 +1 +1 +1 +1 +1 (VDH0)+1 +1 +1 (VDH)+1 +1 +1 +1 (VCH)+1 +1 +1 +1 (check) 

(RS)
5 of 5 ( 2616 192 )
# uses: 39 +2 (VDH)+1 +1 +1 +(R)1 +1 ++1 +1 1 (WR)+1 +1 ++1 6 +1 (VRH)++4 1 (VRL)+1 +1 +1 +1 +1 +1 ++1 2 +1 +2 +2 +2 +2 (VCH)+1 ++2 1 +2 +1 +(VBH)4 + ok (required budget ratio: 1) 1 + 1 
(resume algo)	+4 +1   -> after folding: 75  (folded over 1 iterations)
  -> HW do-loop #1842 in "/home/xilinx/software/Vitis/2022.2/aietools/include/adf/stream/me/stream_utils.h", line 213: (loop #3) : 75 cycles
+4 +1 +3 NOTICE: postamble created
+4 +1 +1 ++1 3 

+4 
2 of 2 ( 2290 2287 165 )
# uses: 86 +1 ++4 ++2 (check) +2 +2 1 +1 +1 (R)+3 

(mdSS:t)
final flow graph transformations
-1 1 1 +1 +2 +++++++++++++++++1 1 (S2:t)-Removing dead operations ...1 Expanding complex patterns ...1 expanding 10 complex patterns (1 load 1 store 8 constants )
1 +++++++++++++++++1 1 +1 +1 +1 +1 (R:t)-1 (R)1 1 1 1 ++2 1 1 1 Creating 'dr_move' opns ...+1 (R:t)-1 1 1 1 1 2 1 1 (RS)+1 (R:t)-1 1 1 1 1 2 1 1 (R)+1 +1 +1 +3 +1 ++1 +1 +1 2 +1 +1 +6 
number of 'reduced cluster size' : 18
++
amnesia user time   =    7.40 s  /     7.39 s 	22_0-F_main_
amnesia system time =    0.01 s  /     0.01 s 	22_0-F_main_
amnesia real time   =    7.59 s  /     7.58 s 	22_0-F_main_

2 ++++++++++1 --mist1 -v -k110 --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

++++++++Mist1 : side effect checking is disabled
1 Using nop instruction classes specified in me_chess.lib
(R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

2 2 looking up standalone NOP instruction
1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 
Compiling all mappings: 0%..1 1 2 1 (VBH)-1 1 10%..2 1 (VBH)(VDH)-6 6 4 1 / +2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-/ +1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)576 / +(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 144 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 20%..(VBH)30%..+1 40%..(VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)+(VRH)(VRL)


2 of 2 ( 2169 2166 153 )
# uses: 71 +1 +2 +2 +1 +1 +1 +1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 (R:t)-1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 +1 (R:t)-1 1 1 2 1 1 1 1 +1 +1 +1 (rlx +1)1 +12 +1 +1 +1 +1 +6 +/ +50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #18) :
critical cycle of length 91 : b695 -> b649 -> b183 -> b184 -> b185 -> b202 -> b203 -> b205 -> b194 -> b195 -> b196 -> b197 -> b198 -> b199 -> b200 -> b201 -> b213 -> b229 -> b245 -> b246 -> b247 -> b248 -> b249 -> b250 -> b251 -> b252 -> b643 -> b738 -> b253 -> b644 -> b254 -> b729 -> b255 -> b721 -> b256 -> b713 -> b257 -> b705 -> b258 -> b259 -> b260 -> b695
minimum length due to resources: 42
scheduling HW do-loop #2798     	-> # cycles: / +121 
  -> HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #18) : 121 cycles
scheduling macro #2599     	-> # cycles: 7 
scheduling macro #2596     	-> # cycles: / +24 
scheduling macro #3044     	-> # cycles: 10 
scheduling macro #3025     	-> # cycles: 14 
scheduling macro #3085     	-> # cycles: 6 
scheduling macro #188     	-> # cycles: 9 
scheduling macro #447     	-> # cycles: / +20 
scheduling macro #2616     	-> # cycles: 27 
576 / +scheduling macro #192     	-> # cycles: 14 

Total number of cycles = 252

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.50 s  /     0.50 s 	22_0-F_main_
mist1 system time =    0.01 s  /     0.01 s 	22_0-F_main_
mist1 real time   =    0.53 s  /     0.53 s 	22_0-F_main_

--showcolor -v -b --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
144 864 / +initialisation
96 upgraded carrier of signal __tmp.3296,__tmp.5699 to R
upgraded carrier of signal img_size.4963,b.5682 to R
upgraded carrier of signal _cst.5170,_cst.5171,_cst.5173,_cst.5172,_cst.5353,_cst.5354,_cst.5502,_cst.5355,_cst.5794,a.5681 to R
upgraded carrier of signal __ct_26329088.5225,__ct_26329088.5692 to CL
upgraded carrier of signal __ct_1.5653 to R
upgraded carrier of signal _cst.5677,__rt.5679 to R
upgraded carrier of signal _cst.5795 to R
+Reading operand couplings: 2 couplings
collect coupled operands: .................................................+removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +/ +/ +Scheduling basic blocks ...
/ +144 scheduling macro #1844     	-> # cycles: / ++216 864 / +96 ++36 / ++6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 / +/ ++6 +6 (CL1)144 (VDH)(VCH)+4 (VCH0)(VCH)+8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 (rlx +1)1 1 1 +8 +4 +1 +1 +1 +2 +1 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 ++216 190 .........................................................................+36 .......+6 .+3 +3 +3 ..+3 ..(VDH)+3 (VCH)+3 (VDH).+3 ....(VCH)..+.1 .+......................................120 ..............................................................................
  53 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R++6 +6 (CL1)(VDH)(VCH)+4 45 (VCH0)(VCH)+16 +8 +1 (LR:t)-1 1 ++4 +90 +190 6 +6 +6 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    8.59 s  /     8.57 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia system time =    0.15 s  /     0.11 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
amnesia real time   =    9.02 s  /     8.96 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist1 -v -k110 --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
93 

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..scheduling macro #138     	-> # cycles: +10%..45 20%.. S SP W+90 +6 +6 +6 +2 +1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 (R:t)-3 12 1 1 2 1 1 1 +1 +1 +1 +4 7+1 (R:t)-4  
20 
Total number of cycles = 175

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 (R:t)-4 20 4 20 1 1 2 1 1 1 ++1 (mdSS:t)-4 16 4 16 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...30%..40%..
number of 'reduced cluster size' : 18

amnesia user time   =    9.47 s  /     9.46 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.05 s  /     0.05 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    9.86 s  /     9.84 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib
50%..
NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 91 : b386 -> b340 -> b92 -> b93 -> b94 -> b111 -> b112 -> b114 -> b103 -> b104 -> b105 -> b106 -> b107 -> b108 -> b109 -> b110 -> b122 -> b138 -> b154 -> b155 -> b156 -> b157 -> b158 -> b159 -> b160 -> b161 -> b334 -> b429 -> b162 -> b335 -> b163 -> b420 -> b164 -> b412 -> b165 -> b404 -> b166 -> b396 -> b167 -> b168 -> b169 -> b386
minimum length due to resources: 42
scheduling HW do-loop #2475     	-> # cycles: 121 
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 121 cycles
20%..30%..40%..50%..scheduling macro #2290     	-> # cycles: 17 
scheduling macro #2287     	-> # cycles: Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.mic'' ...
60%..70%..
mist2 user time   =    3.82 s  /     3.82 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
mist2 real time   =    3.91 s  /     3.90 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L --common 22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
80%..Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
29 
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Scheduling basic blocks ...

HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 91 : b374 -> b328 -> b86 -> b87 -> b88 -> b105 -> b106 -> b108 -> b97 -> b98 -> b99 -> b100 -> b101 -> b102 -> b103 -> b104 -> b116 -> b132 -> b148 -> b149 -> b150 -> b151 -> b152 -> b153 -> b154 -> b155 -> b322 -> b417 -> b156 -> b323 -> b157 -> b408 -> b158 -> b400 -> b159 -> b392 -> b160 -> b384 -> b161 -> b162 -> b163 -> b374
minimum length due to resources: 42
scheduling HW do-loop #2354     	-> # cycles: Reading DSFG from: 22_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
scheduling macro #165     	-> # cycles: 23 

Total number of cycles = 190

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.70 s  /     0.70 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 system time =    0.02 s  /     0.02 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist1 real time   =    0.75 s  /     0.75 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.432,__arg1.4392 to R
upgraded carrier of signal __tmp.2812,__tmp.4394 to R

tale user time   =    0.07 s  /     0.06 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_
tale real time   =    0.08 s  /     0.06 s 	22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_

upgraded carrier of signal img_size.4184,b.4374 to R
121 
  -> HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 121 cycles
chess-backend 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L
scheduling macro #2169     	-> # cycles: NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
15 
scheduling macro #2166     	-> # cycles: upgraded carrier of signal _cst.4337,a.4373 to R
upgraded carrier of signal __ct_65536.4346,__ct_65536.4384 to CH
upgraded carrier of signal __ct_26329088.4381,__ct_26329088.4501 to CL
upgraded carrier of signal _cst.4494 to CLH
upgraded carrier of signal _cst.4496 to CLH
upgraded carrier of signal __ct_9437184.4498 to CLH
upgraded carrier of signal __ct_11534336.4500 to CLH
upgraded carrier of signal __ct_26329088.4502 to CLH
upgraded carrier of signal __ct_1687552.4504 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ....Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
..........................................29 
 mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
scheduling macro #153     	-> # cycles: 	assigning fields: AML[0]10 
	postbalancing   : none


Total number of cycles = 175

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6

mist1 user time   =    0.56 s  /     0.56 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.60 s  /     0.59 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
	coalescing      : ......upgraded carrier of signal __arg0.419 to R
upgraded carrier of signal __arg1.421 to R
upgraded carrier of signal __tmp.2700,__tmp.4212 to R
upgraded carrier of signal img_size.4040,b.4193 to R

                          0 rmw fanout splits
upgraded carrier of signal _cst.4141,a.4192 to R
upgraded carrier of signal __ct_65536.4165,__ct_65536.4203 to CH
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
upgraded carrier of signal __ct_26329088.4200,__ct_26329088.4319 to CL
upgraded carrier of signal _cst.4312 to CLH
upgraded carrier of signal _cst.4314 to CLH
upgraded carrier of signal __ct_9437184.4316 to CLH
upgraded carrier of signal __ct_11534336.4318 to CLH
upgraded carrier of signal __ct_26329088.4320 to CLH
upgraded carrier of signal __ct_1687552.4322 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: .............	assigning fields: CH[3]...Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
..... CH[4].. CH[5]... CH[6].. CH[7].Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
. CH[0]........ CL[3]..Reading DSFG from: 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.sfg
. CL[4] CL[5]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : Collecting static variable register operations...


0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 10
	coalescing      : ..........
                          0 rmw fanout splits
	assigning fields:**** Bundling `F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
Applying long jump data
 6 7x 0
	extra splits during assignment: 1
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +
	  -> 3 splits
	assigning fields: 12
   macro #155 (23 opn)
      matching...  13(13 p) (44 P)
      covering... (11 its) (cost 9368.127)

   macro #2424 (334 opn)
      matching... (limit 1)  14 15 10...... 11.... 8.. 9.. 6...... 7........ 5... 4. 0.. 1. 2 3
.	postbalancing   : .....
           #2798 (#18)	: moved 21   mean max sdev 0.29 0.35 0.08 -> 0.28 0.32 0.04.
............        recycled splits: 1 ra, 0 dr
.	rematerialising : ....0 moves

register: S
	rmw pairs: 0
	assigning fields: 1.. 3
.	postbalancing   : .none
...	rematerialising : ..0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
...................	coalescing      : .......................................................
                          0 rmw fanout splits
......................................................................
  50 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2798 (#18)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields:. 0.
	postbalancing   : none
....	rematerialising : ..0 moves

register: mdSS
	rmw pairs: 0
..	assigning fields:. 0
.	postbalancing   : none
.	rematerialising : ..0 moves

.register: mcCarry
...	assigning fields:
.	postbalancing   : .none
..	rematerialising : ..0 moves

.align offsets:
	computing ideal alignment on mergeable borders: ..
..	handle assignment constraints
.	reassign aligned offsets: AMH. AML(!) CH(!) CL(!) M P R. [no free offset left] (failed) S(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg
.
collect coupled operands: ...................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W S SP W.....................................................................................................................................................................................................................
  6 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352 356 360 364 368 372 376 380 384 388 392 396 400 404 408 412 416

solving cycles: none

3 ra_moves inserted
1 dr_move recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 22_0-F_main__ra.lib

showcolor user time   =    3.71 s  /     3.69 s 	22_0-F_main_
showcolor system time =    0.01 s  /     0.01 s 	22_0-F_main_
showcolor real time   =    3.85 s  /     3.81 s 	22_0-F_main_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..(250 p) (1342 P)
      covering... 1 2 3 4 5 6 7 8 9 10 (10003 its) (cost 133462.897)

   macro #2236 (71 opn)
      matching...  mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : .....(57 p) (174 P)
      covering... (31 its) (cost 24571.517)
.
   macro #2239 (17 opn)
      matching... 
                          0 rmw fanout splits
 mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : .	assigning fields: CH[2].(15 p) (28 P)
 CL[2]      covering... (12 its) (cost 11702.162)
 CL[3]

Total cost = 179104.703
.
cosel user time   =    2.04 s  /     1.94 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel system time =    0.04 s  /     0.02 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
cosel real time   =    2.27 s  /     2.11 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

 CL[5]
	postbalancing   : none
	rematerialising : --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
..+0 moves


application DSFG routing:
register: LC

**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
	assigning fields:
.	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0

	assigning fields:                          0 rmw fanout splits
 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12	assigning fields: CH[2] 13 CL[2] CL[3] CL[5]
	postbalancing   : none
	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

20%..register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
30%..	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : +40%..
	  -> 1 splits
	assigning fields: 12 13 14analysing connectivity in ISG
 14(limit 1)  15 10 11 8 9 6 7 5 4x 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2354 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

50%..register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
60%..70%..(limit 1)  15 10 11x 8 9 680%.. 7	coalescing      : ............................. 5 4x 0 1 2 3
	extra splits during assignment: 2
	postbalancing   : 
           #2475 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
90%..
                          0 rmw fanout splits
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2100%


	postbalancing   : none
	rematerialising : review chess_separator_scheduler(offset > 0)
0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 30
removing chess_separator blocks up to strength 2in foldable loops
	coalescing      : ..............................	assigning fields: VL[7] VH[7]
                          0 rmw fanout splits
 VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2354 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	assigning fields:	rematerialising : 0 moves

 VL[7]register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..... VH[7]............. VL[4]....................... VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2475 (#3)	: moved 5   mean max sdev 0.71 0.98 0.25 -> 0.72 0.93 0.16
        recycled splits: 0 ra, 2 dr
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R(!) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..............................................
HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #18) :
critical cycle of length 90 : b148 -> b149 -> b150 -> b158 -> b151 -> b159 -> b152 -> b160 -> b153 -> b161 -> b154 -> b162 -> b155 -> b163 -> b171 -> b172 -> b173 -> b174 -> b649 -> b183 -> b184 -> b185 -> b194 -> b195 -> b196 -> b197 -> b213 -> b229 -> b245 -> b230 -> b215 -> b231 -> b216 -> b232 -> b217 -> b233 -> b218 -> b234 -> b219 -> b235 -> b220 -> b236 -> b252 -> b643 -> b738 -> b253 -> b644 -> b254 -> b729 -> b255 -> b721 -> b256 -> b713 -> b257 -> b705 -> b258 -> b259 -> b148
minimum length due to resources: 42
scheduling HW do-loop #2798
(algo 2)	-> # cycles: initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 2424 13)

2 of 2: (2240 155 2236 2239)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.620 s

routing control inputs

routing

1 of 2 ( 4 2424 13 )
# uses: 281 +12 +1 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +............857 / +.............................................................307 / +.........................113 ..................................................................................
  6 couplings found
solving cycles: none
...............
memory: __spill_DM_stack
....	assigning field: .. 0..... 4.... 8.... 12....... 16...... 20...... 24...... 28 32 36 40 44.. 48.. 52.. 56.. 60. 64 68 72 76 80 84 88 92 96 100 104 108. 112 116 120 124 128 132 136+. 140 144 1484  152 156 160. 164 168 172+ 176 180 1841  188 192.+1 + 1961  200 204+ 208 212 216. 220 224 228 232 236 240 244. 248 252 256 260 264 268 272 276 280. 284 288 292 296 300 304 308 312 316. 320.. 324... 328. 332. 336 340 344 348 352
...................
........solving cycles: none
.....................................
..2 ra_moves inserted
....
...showcolor iterated 1 time to RA1
.
.........Writing LIB.. (with interprocedural optimisation data). to: 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib
................
  6 couplings found
solving cycles: none

showcolor user time   =    3.31 s  /     3.28 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.02 s  /     0.02 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    3.47 s  /     3.44 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
729 / +
memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64243  68 72 76 80 84 88 92 96 100 104 108
NOTE : maximum range of occupy-stages for transitories = 8

 112 116 120looking up standalone NOP instruction
 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

Compiling all mappings: 0%..
solving cycles: none
10%..
4 ra_moves inserted
2 dr_moves recycled

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE__ra.lib

showcolor user time   =    3.41 s  /     3.40 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor system time =    0.02 s  /     0.02 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
showcolor real time   =    3.77 s  /     3.74 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..+4 +1 +1 +1 +243 / +243 20%..30%..40%..+4 +1 +1 +1 +81 50%..+4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +60%../ +70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
/ +30%..40%..50%../ +/ +
HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 27: (loop #3) :
critical cycle of length 90 : b51 -> b52 -> b53 -> b61 -> b69 -> b70 -> b71 -> b72 -> b73 -> b74 -> b75 -> b76 -> b77 -> b328 -> b86 -> b87 -> b88 -> b97 -> b98 -> b99 -> b100 -> b116 -> b132 -> b148 -> b133 -> b118 -> b134 -> b119 -> b135 -> b120 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b155 -> b322 -> b417 -> b156 -> b323 -> b157 -> b408 -> b158 -> b400 -> b159 -> b392 -> b160 -> b384 -> b161 -> b162 -> b51
minimum length due to resources: 42
scheduling HW do-loop #2354
(algo 2)	-> # cycles: 60%..70%..108 80%..288 
(modulo)	-> # cycles:90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
 90i 91i 92i 93i 94+1 +1 +2 +/ +i 95/ +
HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 46: (loop #3) :
critical cycle of length 89 : b57 -> b58 -> b59 -> b67 -> b75 -> b76 -> b77 -> b78 -> b79 -> b80 -> b81 -> b82 -> b83 -> b84 -> b95 -> b85 -> b96 -> b86 -> b97 -> b87 -> b98 -> b88 -> b99 -> b89 -> b100 -> b90 -> b101 -> b91 -> b93 -> b94 -> b103 -> b104 -> b105 -> b106 -> b122 -> b138 -> b154 -> b139 -> b124 -> b140 -> b125 -> b141 -> b126 -> b142 -> b127 -> b143 -> b128 -> b144 -> b129 -> b145 -> b161 -> b334 -> b429 -> b162 -> b335 -> b163 -> b420 -> b164 -> b412 -> b165 -> b404 -> b166 -> b396 -> b167 -> b168 -> b57
minimum length due to resources: 42
scheduling HW do-loop #2475
(algo 2)	-> # cycles: / +1024 / +64 +1 +1 +2 +i 96/ +./ + ok (required budget ratio: 1)  
(resume algo)	  -> after folding: 96  (folded over 1 iterations)
  -> HW do-loop #2798 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #18) : 96 cycles
NOTICE: loop #2798 contains folded negative data-flow edges
NOTICE: postamble created
/ +.1024 / +64 +1 +1 +2 +256 ..+1 +1 +2 +64 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +Scheduling basic blocks ...
./ +scheduling macro #2599     	-> # cycles: 6 
/ +scheduling macro #3092     	-> # cycles: 288 +1 +1 +2 .+/ +.108 
(modulo)	-> # cycles:./ + 90i 91i 92i 93/ +32 i 94+1 +1 +2 +./ +107 
(modulo)	-> # cycles:i 95/ + 89i 90i 91/ +32 i 92+1 +1 +2 +i 93576 / + ok (required budget ratio: 66)  
(resume algo)	  -> after folding: 95  (folded over 1 iterations)
  -> HW do-loop #2354 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 32: (loop #3) : 95 cycles
NOTICE: loop #2354 contains folded negative data-flow edges
NOTICE: postamble created
576 / +i 94576 / +576 / +8 +1 +1 +2 +152 +1 +1 +2 +40  ok (required budget ratio: 67)  
(resume algo)	  -> after folding: 94  (folded over 1 iterations)
  -> HW do-loop #2475 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 51: (loop #3) : 94 cycles
NOTICE: loop #2475 contains folded negative data-flow edges
NOTICE: postamble created
+1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +6 +1 +1 +removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
/ +678 / +Scheduling basic blocks ...
258 / +102 scheduling macro #2169     	-> # cycles: +1 +1 +1 +105 
scheduling macro #3044     	-> # cycles: 10 
18 
scheduling macro #3025     	-> # cycles: 857 / +14 
scheduling macro #3088     	-> # cycles: 8 
scheduling macro #188     	-> # cycles: 1 
scheduling macro #3090     	-> # cycles: 5 
scheduling macro #447     	-> # cycles: 307 / +scheduling macro #2356     	-> # cycles: removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
113 15 
scheduling macro #2616     	-> # cycles: +4 Scheduling basic blocks ...
+1 +1 +1 +729 / +243 scheduling macro #2290     	-> # cycles: 15 
scheduling macro #2477     	-> # cycles: +4 +1 +1 +1 +27 
486 / +243 scheduling macro #192     	-> # cycles: 20 

Total number of cycles = 315

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
109 
scheduling macro #153     	-> # cycles: +4 +6 +6 +1 +1 +162 18 

Total number of cycles = 232

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
+4 +1 +1 +1 +54 Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
+4 Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
+1 Writing micro-code to ``22_0-F_main_.mic'' ...
+1 +1 +18 .
mist2 user time   =    7.18 s  /     7.18 s 	22_0-F_main_
mist2 system time =    0.02 s  /     0.02 s 	22_0-F_main_
mist2 real time   =    7.30 s  /     7.30 s 	22_0-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L --common 22_0-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 22_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...
+4 
Dumping object file '22_0-F_main_.o' in ELF format with DWARF debug information (1)
+1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+1 +2 ++++++++++1 ++++++++Filling in loop counts in instruction enabling ...
1 Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...
(R)++++++++1 (R)
mist2 user time   =    5.38 s  /     5.38 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    5.67 s  /     5.67 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L --common 22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
++++++++1 ++2 Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
(VRH)
tale user time   =    0.12 s  /     0.11 s 	22_0-F_main_
tale system time =    0.00 s  /     0.00 s 	22_0-F_main_
tale real time   =    0.13 s  /     0.11 s 	22_0-F_main_

(VRL)(WR)-2 2 Reading DSFG from: 22_0.gvt
1 Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
2 Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...
3 9 
Dumping object file '22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 chess-backend --gvt me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L
(VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena
1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 
tale user time   =    0.11 s  /     0.10 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.12 s  /     0.10 s 	22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_

(VBH)-1 1 1 Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH).(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) Reading LIB/ISG from: 22_0.lib
Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
(VDH)Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
(WR)(VRH)(VRL)Reading DSFG from: 22_0.gvt
Reading initial values from: 22_0.ini
Reading initial values from: 22_0.sfg



2 of 2 ( 2239 2236 155 )
# uses: 81 +1 +2 +1 +1 +1 Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
+1 Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...
+1 +1 +
Dumping object file '22_0.gvt.o' in ELF format with DWARF debug information (1)
3 (mdSS:t)-1 1 1 +1 +1 (S2:t)-1 1 1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +
tale user time   =    0.12 s  /     0.02 s 	22_0
tale system time =    0.04 s  /     0.00 s 	22_0
tale real time   =    0.17 s  /     0.03 s 	22_0

111 
scheduling macro #165     	-> # cycles: / +24 

Total number of cycles = 244

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
/ +576 / +144 +/ +/ +864 / +96 +/ +/ +Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.mic'' ...
/ +
mist2 user time   =    6.24 s  /     6.24 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
mist2 real time   =    6.61 s  /     6.61 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L --common 22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
144 Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 22_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)
+216 
tale user time   =    0.10 s  /     0.09 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_
tale real time   =    0.11 s  /     0.10 s 	22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_

+36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +1 +2 +2 (VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +1 +2 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 +10 +3 +15 +1 +1 +2 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +1 +1 +3 +1 +4 +4 +4 +1 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    8.00 s  /     7.99 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.04 s  /     0.04 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    8.29 s  /     8.28 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b378 -> b334 -> b89 -> b90 -> b91 -> b108 -> b109 -> b111 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b107 -> b119 -> b135 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b158 -> b328 -> b421 -> b159 -> b329 -> b160 -> b412 -> b161 -> b404 -> b162 -> b396 -> b163 -> b388 -> b164 -> b165 -> b166 -> b378
minimum length due to resources: 42
scheduling HW do-loop #2424     	-> # cycles: 121 
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2239     	-> # cycles: 16 
scheduling macro #2236     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 19 

Total number of cycles = 185

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.84 s  /     0.84 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.85 s  /     0.85 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.401,__arg1.4268 to R
upgraded carrier of signal __tmp.2753,__tmp.4269 to R
upgraded carrier of signal img_size.4110,b.4260 to R
upgraded carrier of signal _cst.4224,a.4259 to R
upgraded carrier of signal _cst.4369 to CLH
upgraded carrier of signal _cst.4371 to CLH
upgraded carrier of signal __ct_9437184.4373 to CLH
upgraded carrier of signal __ct_11534336.4375 to CLH
upgraded carrier of signal __ct_26329088.4377 to CLH
upgraded carrier of signal __ct_1687552.4379 to CLH
collect coupled operands: .............................................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[0] CH[0] CH[1] CL[1] CH[2] CL[2] CL[3] CL[4]
	postbalancing   : none
	rematerialising : 0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(limit 1)  15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2424 (#3)	: moved 20   mean max sdev 0.27 0.35 0.08 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2424 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ................................................................................................................................................................................................................................
  6 couplings found

violated couplings: 1

Iteration required: enforce operand locations to satisfy coupled operand constraints
Please run RA1 again.

showcolor user time   =    2.83 s  /     2.82 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.02 s  /     0.02 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.84 s  /     2.84 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 2: (4 2424 13)

2 of 2: (2240 155 2236 2239)
(fanout-hzds) (splits:1) 
sync/offset hazards solving


time (after hazard solving) =   0.530 s

routing control inputs

routing

1 of 2 ( 4 2424 13 )
# uses: 281 +12 +1 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +243 / +243 +4 +1 +1 +1 +81 +4 +1 +1 +1 +27 +2 +1 +1 +1 +9 +4 +1 +1 +1 +3 +2 +1 +1 +1 +1 +2 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +/ +/ +/ +1024 / +64 +1 +1 +2 +256 +1 +1 +2 +64 +1 +1 +2 +16 +1 +2 +2 +4 +1 +1 +4 +1 +1 +2 +/ +/ +/ +/ +288 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +/ +/ +/ +32 +1 +1 +2 +576 / +576 / +576 / +576 / +8 +1 +1 +2 +152 +1 +1 +2 +40 +1 +1 +2 +10 +1 +2 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +1 +1 +1 +1 +2 +4 +2 +1 +36 +108 +6 +1 +1 +/ +678 / +258 / +102 +1 +1 +1 +857 / +307 / +113 +4 +1 +1 +1 +729 / +243 +4 +1 +1 +1 +486 / +243 +4 +6 +6 +1 +1 +162 +4 +1 +1 +1 +54 +4 +1 +1 +1 +18 +4 +1 +1 +1 +6 +4 (RS)+1 +1 (VDH0)(VDH)(VCH)(RS)(R)+1 +1 +1 +1 +2 (VCH)+1 (VBH)+1 +1 +1 +1 ++2 ++++++++++++++++1 ++++++++++++++++1 (R)++1 (RS)(R)+2 +2 ++++++++++1 ++++++++1 (R)++++++++1 (R)++++++++1 ++2 (VRH)(VRL)(WR)-2 2 1 2 3 9 4 (VCH)+1 +1 +1 +1 +1 +1 (VBH)-1 1 1 1 2 1 (VBH)-1 1 2 1 (VBH)(VDH)-6 6 4 1 2 4 2 (VDH)(VCH)(WR)+1 (VCH)-1 1 1 1 1 2 (VCH)-1 1 1 2 +1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)+1 (VBH)-1 1 1 1 1 1 2 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 2 (VCH)(VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)-1 1 1 1 (VBH)(VCH)-1 1 1 1 1 1 1 1 1 2 (VCH)(WR)(VRL)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (VBH)-1 1 1 1 1 1 1 (VBH)+1 (check) (VDH)(WR)(VRH)(VRL)


2 of 2 ( 2239 2236 155 )
# uses: 82 +1 +2 +2 +1 +1 +1 +3 (mdSS:t)-1 1 1 +1 +2 +1 (S2:t)-1 1 1 +1 +1 +1 +1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 (R:t)-1 1 1 1 1 2 1 1 +1 +1 +1 +3 +1 +1 +1 +1 +1 +1 +6 +/ +/ +576 / +144 +/ +/ +864 / +96 +/ +/ +/ +144 +216 +36 +6 +3 +3 +3 +3 (VDH)+3 (VCH)+3 (VDH)+3 (VCH)+1 +120 +6 +6 (CL1)(VDH)(VCH)+4 (VCH0)(VCH)+2 +1 +2 +2 +1 +1 +1 +8 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 (R:t)-1 1 1 1 1 1 2 1 1 1 +8 +2 +2 +1 +1 (LR:t)-1 1 +4 +190 +45 +90 +6 +6 +6 +4 +++1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 (R:t)-3 12 1 1 1 1 1 1 2 1 +1 +1 +1 +3 (CH1)+2 +3 +1 +4 +4 +4 +1 +3 (check) (CH1)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 10 complex patterns (1 load 1 store 8 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 18

amnesia user time   =    5.85 s  /     5.84 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia system time =    0.00 s  /     0.00 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
amnesia real time   =    5.87 s  /     5.85 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist1 -v -k110 --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 91 : b380 -> b334 -> b89 -> b90 -> b91 -> b108 -> b109 -> b111 -> b100 -> b101 -> b102 -> b103 -> b104 -> b105 -> b106 -> b107 -> b119 -> b135 -> b151 -> b152 -> b153 -> b154 -> b155 -> b156 -> b157 -> b158 -> b328 -> b423 -> b159 -> b329 -> b160 -> b414 -> b161 -> b406 -> b162 -> b398 -> b163 -> b390 -> b164 -> b165 -> b166 -> b380
minimum length due to resources: 42
scheduling HW do-loop #2424     	-> # cycles: 121 
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 121 cycles
scheduling macro #2239     	-> # cycles: 16 
scheduling macro #2236     	-> # cycles: 29 
scheduling macro #155     	-> # cycles: 19 

Total number of cycles = 185

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.52 s  /     0.52 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist1 real time   =    0.53 s  /     0.53 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--showcolor -v -b --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal __arg1.401,__arg1.4283 to R
upgraded carrier of signal __tmp.2753,__tmp.4284 to R
upgraded carrier of signal img_size.4114,b.4265 to R
upgraded carrier of signal _cst.4228,a.4264 to R
upgraded carrier of signal __ct_65536.4237,__ct_65536.4275 to CH
upgraded carrier of signal __ct_26329088.4272,__ct_26329088.4391 to CL
upgraded carrier of signal _cst.4384 to CLH
upgraded carrier of signal _cst.4386 to CLH
upgraded carrier of signal __ct_9437184.4388 to CLH
upgraded carrier of signal __ct_11534336.4390 to CLH
upgraded carrier of signal __ct_26329088.4392 to CLH
upgraded carrier of signal __ct_1687552.4394 to CLH
Reading operand couplings: 2 couplings
collect coupled operands: ...............................................................................................................................................................................................................................
  49 couplings found
collect RMW pairs: BM C LC LE LR LS M MD0 P R S SP W mcFPAdd mcFPCnvFx2Fl mcFPMul mdMS mdSS mcCarry
register: BM {AML AMH}
	rmw pairs: 0
	assigning fields: AML[0]
	postbalancing   : none
	rematerialising : 0 moves

register: C {CL CH}
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: CL[2] CL[3] CL[5]
	postbalancing   : none
	rematerialising : +0 moves

register: LC
	assigning fields:
	rematerialising : 0 moves

register: LE
	assigning fields:
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: LS
	assigning fields:
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: MD0 {mdQ mdR mdRdx mdSQ mdSPARE0 mdFPAddMask mdFPMulMask}
	assigning fields:
	rematerialising : 0 moves

register: P
	rmw pairs: 6
	coalescing      : ......
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	solving hazards : ++
	  -> 2 splits
	assigning fields: 12 13 14(limit 1)  15 10 11x 8 9 6 7 5 4 0 1 2 3
	extra splits during assignment: 1
	postbalancing   : 
           #2424 (#3)	: moved 25   mean max sdev 0.27 0.37 0.09 -> 0.28 0.32 0.04
	rematerialising : 0 moves

register: S
	rmw pairs: 0
	assigning fields: 1 2
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 29
	coalescing      : .............................
                          0 rmw fanout splits
	assigning fields: VL[7] VH[7] VL[4] VH[4] VL[5] VL[0] VH[0] VL[1] VH[1] VL[6] VL[2] VH[2] VL[3] VH[3]
	postbalancing   : 
           #2424 (#3)	: moved 6   mean max sdev 0.74 0.98 0.24 -> 0.74 0.93 0.14
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPCnvFx2Fl
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: ..
	handle assignment constraints
	reassign aligned offsets: AMH AML(!) CH(!) CL(!) M P(!) R [offset not within range] (failed) S(!) {VH VL}(!) mdMS mdSS(!)
	updating reassigned offsets in sfg

collect coupled operands: ..................................................................................................................................................................................................................................
  6 couplings found
solving cycles: none

memory: __spill_DM_stack
	assigning field:  0 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104 108 112 116 120 124 128 132 136 140 144 148 152 156 160 164 168 172 176 180 184 188 192 196 200 204 208 212 216 220 224 228 232 236 240 244 248 252 256 260 264 268 272 276 280 284 288 292 296 300 304 308 312 316 320 324 328 332 336 340 344 348 352

solving cycles: none

3 ra_moves inserted

showcolor iterated 1 time to RA1

Writing LIB (with interprocedural optimisation data) to: 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE__ra.lib

showcolor user time   =    2.69 s  /     2.66 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor system time =    0.01 s  /     0.01 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
showcolor real time   =    2.70 s  /     2.68 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 69: (loop #3) :
critical cycle of length 90 : b54 -> b55 -> b56 -> b64 -> b72 -> b73 -> b74 -> b75 -> b76 -> b77 -> b78 -> b79 -> b80 -> b334 -> b89 -> b90 -> b91 -> b100 -> b101 -> b102 -> b103 -> b119 -> b135 -> b151 -> b136 -> b121 -> b137 -> b122 -> b138 -> b123 -> b139 -> b124 -> b140 -> b125 -> b141 -> b126 -> b142 -> b158 -> b328 -> b423 -> b159 -> b329 -> b160 -> b414 -> b161 -> b406 -> b162 -> b398 -> b163 -> b390 -> b164 -> b165 -> b54
minimum length due to resources: 42
scheduling HW do-loop #2424
(algo 2)	-> # cycles: ....108 
(modulo)	-> # cycles: 90i 91i 92i 93i 94i 95 ok (required budget ratio: 66)  
(resume algo)	  -> after folding: 95  (folded over 1 iterations)
  -> HW do-loop #2424 in "/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src/entropy_vect.cpp", line 74: (loop #3) : 95 cycles
NOTICE: loop #2424 contains folded negative data-flow edges
NOTICE: postamble created
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #2239     	-> # cycles: 13 
scheduling macro #2426     	-> # cycles: 110 
scheduling macro #155     	-> # cycles: 25 

Total number of cycles = 243

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.mic'' ...

mist2 user time   =    3.54 s  /     3.54 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 system time =    0.01 s  /     0.01 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
mist2 real time   =    3.54 s  /     3.54 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V22_0 -L --common 22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 22_0.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.09 s  /     0.09 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale system time =    0.00 s  /     0.00 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_
tale real time   =    0.10 s  /     0.08 s 	22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_

bridge -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../../scripts/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -I../../scripts/src -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 22_0.objlist -o../22_0.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '22_0.objlist' ...
    Adding '22_0-F_main_.o' with source reference offset 0
    Adding '22_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with source reference offset 0
    Adding '22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with source reference offset 0
    Adding '22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with source reference offset 0
    Adding '22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with source reference offset 0
    Adding '22_0.gvt.o' with source reference offset 0
Reading objectfile '22_0-F_main_.o' with Dwarf info...
Reading objectfile '22_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o' with Dwarf info...
Reading objectfile '22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o' with Dwarf info...
Reading objectfile '22_0.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '22_0.aliases'
Creating object file '../22_0.o'...
    Adding '22_0.gvt.o'...
    Adding '22_0-F_main_.o'...
    Adding '22_0-F_GLOBAL__sub_I_entropy_vect___cpp_.o'...
    Adding '22_0-F_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE_.o'...
    Adding '22_0-F_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
    Adding '22_0-F_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE_.o'...
    Adding '22_0-F_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE_.o'...
Writing object file '../22_0.o' (1) ...

bridge user time   =    0.20 s  /     0.04 s 	../22_0.o
bridge system time =    0.04 s  /     0.00 s 	../22_0.o
bridge real time   =    0.25 s  /     0.05 s 	../22_0.o

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/22_0.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/22_0.o''
Writing results to ``../Release/22_0.o.lst''

darts user time   =    1.00 s  /     0.74 s 	../Release/22_0.o
darts system time =    0.04 s  /     0.00 s 	../Release/22_0.o
darts real time   =    1.04 s  /     0.74 s 	../Release/22_0.o

Linking "../Release/22_0"
bridge -o../Release/22_0 ../Release/22_0.o -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c22_0.bcf -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '22_0.bcf'...
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/22_0.o' with Dwarf info...
Library search path: .
Library search path: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (1880) at address 0x110
Mapping and reserving symbols with fixed addresses...
    '_ZL11sync_buffer' (32) at address 0x3c000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 20 text and data symbol(s) and 1 space symbol(s)...
    '_ZL1c' (224, DMb, > 0/0)
    '_GLOBAL__sub_I_entropy_vect___cpp' (260, PM)
    '_Z19log_kernel_functionP12input_streamIfEP13output_streamIfE' (skipped)
    '_Z27entropy_vec_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    '_Z32entropy_vec_pass_kernel_functionP12input_streamIiEPS_IfEP13output_streamIfE' (skipped)
    '_Z32marginal_entropy_kernel_functionP12input_streamIiEP13output_streamIfE' (skipped)
    'ZERO' (32, DMb)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
    '_Z7f32_divjj' (1448, PM)
    '_Z25softfloat_approxRecip32_1j' (558, PM)
    'softfloat_approxRecip_1k0s' (32, DMb)
    'softfloat_approxRecip_1k1s' (32, DMb)
    'softfloat_countLeadingZeros8' (256, DMb)
    '_Z29softfloat_normSubnormalF32Sigj' (172, PM)
    '_Z24softfloat_roundPackToF32bij' (362, PM)
    '_Z27softfloat_propagateNaNF32UIjj' (24, PM)
Applying relocators found in objectfiles...
    '../Release/22_0.o' (10143)
    '../Release/chesswork/.ear.work.2oiuolI' (6)
    '../Release/chesswork/.ear.work.3aAIovK' (26)
    '../Release/chesswork/.ear.work.4DMULfI' (89)
    '../Release/chesswork/.ear.work.9ZfG2VG' (86)
    '../Release/chesswork/.ear.work.27oHX94I' (311)
    '../Release/chesswork/.ear.work.119j4K6CJ' (32)
    '../Release/chesswork/.ear.work.120KMUbeJ' (6)
    '../Release/chesswork/.ear.work.125Qga26H' (4)
    '../Release/chesswork/.ear.work.146adlNUI' (35)
    '../Release/chesswork/.ear.work.154IMoY5H' (77)
    '../Release/chesswork/.ear.work.200sHys4H' (25)
Creating physical data...
Creating executable file '../Release/22_0'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.78 s  /     0.23 s 	../Release/22_0
bridge system time =    0.36 s  /     0.01 s 	../Release/22_0
bridge real time   =    2.18 s  /     0.24 s 	../Release/22_0

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/22_0 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/22_0''
Writing results to ``../Release/22_0.lst''
Writing results to ``../Release/22_0.srv''

darts user time   =    1.04 s  /     0.77 s 	../Release/22_0
darts system time =    0.02 s  /     0.01 s 	../Release/22_0
darts real time   =    1.07 s  /     0.78 s 	../Release/22_0

Compilation finished successfully (0 errors, 12 warnings) (62.91 s)
/home/xilinx/software/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 22_0 -s 4096 -pm 16384
