INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/project_3/project_3.srcs/sources_1/new/circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/project_3/project_3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
