# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do Lab2_run_msim_rtl_verilog_tb.do
# niosII_tb
# c:/users/123/downloads/lab2/lab2/top/db/ip/niosii
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:47 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v 
# -- Compiling module niosII
# 
# Top level modules:
# 	niosII
# End time: 22:54:47 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:47 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_synchronizer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_sysclk.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_tck.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_wrapper.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_test_bench.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_jtag_uart.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_sys_clk_timer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/periodram.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module altera_reset_controller
# -- Compiling module altera_reset_synchronizer
# -- Compiling module niosII_cpu
# -- Compiling module niosII_cpu_cpu_register_bank_a_module
# -- Compiling module niosII_cpu_cpu_register_bank_b_module
# -- Compiling module niosII_cpu_cpu_nios2_oci_debug
# -- Compiling module niosII_cpu_cpu_nios2_oci_break
# -- Compiling module niosII_cpu_cpu_nios2_oci_xbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_dbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_itrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_td_mode
# -- Compiling module niosII_cpu_cpu_nios2_oci_dtrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo
# -- Compiling module niosII_cpu_cpu_nios2_oci_pib
# -- Compiling module niosII_cpu_cpu_nios2_oci_im
# -- Compiling module niosII_cpu_cpu_nios2_performance_monitors
# -- Compiling module niosII_cpu_cpu_nios2_avalon_reg
# -- Compiling module niosII_cpu_cpu_ociram_sp_ram_module
# -- Compiling module niosII_cpu_cpu_nios2_ocimem
# -- Compiling module niosII_cpu_cpu_nios2_oci
# -- Compiling module niosII_cpu_cpu
# -- Compiling module niosII_cpu_cpu_debug_slave_sysclk
# -- Compiling module niosII_cpu_cpu_debug_slave_tck
# -- Compiling module niosII_cpu_cpu_debug_slave_wrapper
# -- Compiling module niosII_cpu_cpu_test_bench
# -- Compiling module niosII_jtag_uart_sim_scfifo_w
# -- Compiling module niosII_jtag_uart_scfifo_w
# -- Compiling module niosII_jtag_uart_sim_scfifo_r
# -- Compiling module niosII_jtag_uart_scfifo_r
# -- Compiling module niosII_jtag_uart
# -- Compiling module niosII_mem
# -- Compiling module niosII_mm_interconnect_0
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter
# -- Compiling module niosII_sys_clk_timer
# -- Compiling module periodram
# 
# Top level modules:
# 	altera_reset_controller
# 	niosII_cpu
# 	niosII_cpu_cpu_nios2_performance_monitors
# 	niosII_jtag_uart
# 	niosII_mem
# 	niosII_mm_interconnect_0
# 	niosII_sys_clk_timer
# 	periodram
# End time: 22:54:48 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:48 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/dec.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_irq_mapper.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_004.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_008.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 22:54:48 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:49 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_clock_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_reset_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_arbitrator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_irq_mapper.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_004.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_008.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# ** Warning: ** while parsing file included at C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_reset_source.sv(22)
# ** at C:\Users\123\Downloads\Lab2\Lab2\Top\niosII\testbench\niosII_tb\simulation\submodules\verbosity_pkg.sv(61): (vlog-2275) 'verbosity_pkg' already exists and will be overwritten.
# -- Compiling package verbosity_pkg
# -- Compiling module altera_avalon_reset_source
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/verbosity_pkg.sv(61): (vlog-2275) 'verbosity_pkg' already exists and will be overwritten.
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# 	altera_avalon_reset_source
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 22:54:49 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:49 on Dec 29,2021
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 22:54:51 on Dec 29,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:51 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v 
# -- Compiling module niosII_tb
# 
# Top level modules:
# 	niosII_tb
# End time: 22:54:51 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.niosII_tb 
# Start time: 22:54:52 on Dec 29,2021
# Loading work.niosII_tb
# Loading work.niosII
# Loading work.niosII_cpu
# Loading work.niosII_cpu_cpu
# Loading work.niosII_cpu_cpu_test_bench
# Loading work.niosII_cpu_cpu_register_bank_a_module
# Loading work.altsyncram
# Loading work.niosII_cpu_cpu_register_bank_b_module
# Loading work.niosII_cpu_cpu_nios2_oci
# Loading work.niosII_cpu_cpu_nios2_oci_debug
# Loading work.altera_std_synchronizer
# Loading work.niosII_cpu_cpu_nios2_oci_break
# Loading work.niosII_cpu_cpu_nios2_oci_xbrk
# Loading work.niosII_cpu_cpu_nios2_oci_dbrk
# Loading work.niosII_cpu_cpu_nios2_oci_itrace
# Loading work.niosII_cpu_cpu_nios2_oci_dtrace
# Loading work.niosII_cpu_cpu_nios2_oci_td_mode
# Loading work.niosII_cpu_cpu_nios2_oci_fifo
# Loading work.niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading work.niosII_cpu_cpu_nios2_oci_pib
# Loading work.niosII_cpu_cpu_nios2_oci_im
# Loading work.niosII_cpu_cpu_nios2_avalon_reg
# Loading work.niosII_cpu_cpu_nios2_ocimem
# Loading work.niosII_cpu_cpu_ociram_sp_ram_module
# Loading work.niosII_cpu_cpu_debug_slave_wrapper
# Loading work.niosII_cpu_cpu_debug_slave_tck
# Loading work.niosII_cpu_cpu_debug_slave_sysclk
# Loading work.niosII_jtag_uart
# Loading work.niosII_jtag_uart_scfifo_w
# Loading work.niosII_jtag_uart_sim_scfifo_w
# Loading work.niosII_jtag_uart_scfifo_r
# Loading work.niosII_jtag_uart_sim_scfifo_r
# Loading work.niosII_mem
# Loading sv_std.std
# Loading work.dec
# Loading work.periodram
# Loading work.niosII_sys_clk_timer
# Loading work.niosII_mm_interconnect_0
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.altera_avalon_sc_fifo
# Loading work.niosII_mm_interconnect_0_router
# Loading work.niosII_mm_interconnect_0_router_default_decode
# Loading work.niosII_mm_interconnect_0_router_001
# Loading work.niosII_mm_interconnect_0_router_001_default_decode
# Loading work.niosII_mm_interconnect_0_router_002
# Loading work.niosII_mm_interconnect_0_router_002_default_decode
# Loading work.niosII_mm_interconnect_0_router_004
# Loading work.niosII_mm_interconnect_0_router_004_default_decode
# Loading work.niosII_mm_interconnect_0_router_008
# Loading work.niosII_mm_interconnect_0_router_008_default_decode
# Loading work.niosII_mm_interconnect_0_cmd_demux
# Loading work.niosII_mm_interconnect_0_cmd_demux_001
# Loading work.niosII_mm_interconnect_0_cmd_mux
# Loading work.niosII_mm_interconnect_0_cmd_mux_002
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.niosII_mm_interconnect_0_rsp_demux
# Loading work.niosII_mm_interconnect_0_rsp_mux
# Loading work.niosII_mm_interconnect_0_rsp_mux_001
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading work.niosII_irq_mapper
# Loading work.altera_reset_controller
# ** Error: (vsim-13) Recompile work.altera_avalon_clock_source because work.verbosity_pkg has changed.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab2_run_msim_rtl_verilog_tb.do PAUSED at line 15
do Lab2_run_msim_rtl_verilog_tb.do
# niosII_tb
# c:/users/123/downloads/lab2/lab2/top/db/ip/niosii
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:57 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v 
# -- Compiling module niosII
# 
# Top level modules:
# 	niosII
# End time: 22:55:57 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:57 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_synchronizer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_sysclk.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_tck.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_wrapper.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_test_bench.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_jtag_uart.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_sys_clk_timer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/periodram.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module altera_reset_controller
# -- Compiling module altera_reset_synchronizer
# -- Compiling module niosII_cpu
# -- Compiling module niosII_cpu_cpu_register_bank_a_module
# -- Compiling module niosII_cpu_cpu_register_bank_b_module
# -- Compiling module niosII_cpu_cpu_nios2_oci_debug
# -- Compiling module niosII_cpu_cpu_nios2_oci_break
# -- Compiling module niosII_cpu_cpu_nios2_oci_xbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_dbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_itrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_td_mode
# -- Compiling module niosII_cpu_cpu_nios2_oci_dtrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo
# -- Compiling module niosII_cpu_cpu_nios2_oci_pib
# -- Compiling module niosII_cpu_cpu_nios2_oci_im
# -- Compiling module niosII_cpu_cpu_nios2_performance_monitors
# -- Compiling module niosII_cpu_cpu_nios2_avalon_reg
# -- Compiling module niosII_cpu_cpu_ociram_sp_ram_module
# -- Compiling module niosII_cpu_cpu_nios2_ocimem
# -- Compiling module niosII_cpu_cpu_nios2_oci
# -- Compiling module niosII_cpu_cpu
# -- Compiling module niosII_cpu_cpu_debug_slave_sysclk
# -- Compiling module niosII_cpu_cpu_debug_slave_tck
# -- Compiling module niosII_cpu_cpu_debug_slave_wrapper
# -- Compiling module niosII_cpu_cpu_test_bench
# -- Compiling module niosII_jtag_uart_sim_scfifo_w
# -- Compiling module niosII_jtag_uart_scfifo_w
# -- Compiling module niosII_jtag_uart_sim_scfifo_r
# -- Compiling module niosII_jtag_uart_scfifo_r
# -- Compiling module niosII_jtag_uart
# -- Compiling module niosII_mem
# -- Compiling module niosII_mm_interconnect_0
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter
# -- Compiling module niosII_sys_clk_timer
# -- Compiling module periodram
# 
# Top level modules:
# 	altera_reset_controller
# 	niosII_cpu
# 	niosII_cpu_cpu_nios2_performance_monitors
# 	niosII_jtag_uart
# 	niosII_mem
# 	niosII_mm_interconnect_0
# 	niosII_sys_clk_timer
# 	periodram
# End time: 22:55:58 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:58 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/dec.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_irq_mapper.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_004.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_008.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 22:55:58 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:55:59 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_clock_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_reset_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_arbitrator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_irq_mapper.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_004.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_008.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/verbosity_pkg.sv 
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# -- Compiling package verbosity_pkg
# -- Compiling module altera_avalon_reset_source
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/verbosity_pkg.sv(61): (vlog-2275) 'verbosity_pkg' already exists and will be overwritten.
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# 	altera_avalon_reset_source
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 22:55:59 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:00 on Dec 29,2021
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 22:56:01 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:01 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v 
# -- Compiling module niosII_tb
# 
# Top level modules:
# 	niosII_tb
# End time: 22:56:02 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.niosII_tb 
# Start time: 22:54:52 on Dec 29,2021
# Loading work.niosII_tb
# Loading work.niosII
# Loading work.niosII_cpu
# Loading work.niosII_cpu_cpu
# Loading work.niosII_cpu_cpu_test_bench
# Loading work.niosII_cpu_cpu_register_bank_a_module
# Loading work.altsyncram
# Loading work.niosII_cpu_cpu_register_bank_b_module
# Loading work.niosII_cpu_cpu_nios2_oci
# Loading work.niosII_cpu_cpu_nios2_oci_debug
# Loading work.altera_std_synchronizer
# Loading work.niosII_cpu_cpu_nios2_oci_break
# Loading work.niosII_cpu_cpu_nios2_oci_xbrk
# Loading work.niosII_cpu_cpu_nios2_oci_dbrk
# Loading work.niosII_cpu_cpu_nios2_oci_itrace
# Loading work.niosII_cpu_cpu_nios2_oci_dtrace
# Loading work.niosII_cpu_cpu_nios2_oci_td_mode
# Loading work.niosII_cpu_cpu_nios2_oci_fifo
# Loading work.niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading work.niosII_cpu_cpu_nios2_oci_pib
# Loading work.niosII_cpu_cpu_nios2_oci_im
# Loading work.niosII_cpu_cpu_nios2_avalon_reg
# Loading work.niosII_cpu_cpu_nios2_ocimem
# Loading work.niosII_cpu_cpu_ociram_sp_ram_module
# Loading work.niosII_cpu_cpu_debug_slave_wrapper
# Loading work.niosII_cpu_cpu_debug_slave_tck
# Loading work.niosII_cpu_cpu_debug_slave_sysclk
# Loading work.niosII_jtag_uart
# Loading work.niosII_jtag_uart_scfifo_w
# Loading work.niosII_jtag_uart_sim_scfifo_w
# Loading work.niosII_jtag_uart_scfifo_r
# Loading work.niosII_jtag_uart_sim_scfifo_r
# Loading work.niosII_mem
# Loading sv_std.std
# Loading work.dec
# Loading work.periodram
# Loading work.niosII_sys_clk_timer
# Loading work.niosII_mm_interconnect_0
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.altera_avalon_sc_fifo
# Loading work.niosII_mm_interconnect_0_router
# Loading work.niosII_mm_interconnect_0_router_default_decode
# Loading work.niosII_mm_interconnect_0_router_001
# Loading work.niosII_mm_interconnect_0_router_001_default_decode
# Loading work.niosII_mm_interconnect_0_router_002
# Loading work.niosII_mm_interconnect_0_router_002_default_decode
# Loading work.niosII_mm_interconnect_0_router_004
# Loading work.niosII_mm_interconnect_0_router_004_default_decode
# Loading work.niosII_mm_interconnect_0_router_008
# Loading work.niosII_mm_interconnect_0_router_008_default_decode
# Loading work.niosII_mm_interconnect_0_cmd_demux
# Loading work.niosII_mm_interconnect_0_cmd_demux_001
# Loading work.niosII_mm_interconnect_0_cmd_mux
# Loading work.niosII_mm_interconnect_0_cmd_mux_002
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.niosII_mm_interconnect_0_rsp_demux
# Loading work.niosII_mm_interconnect_0_rsp_mux
# Loading work.niosII_mm_interconnect_0_rsp_mux_001
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading work.niosII_irq_mapper
# Loading work.altera_reset_controller
# Loading work.verbosity_pkg
# Loading work.altera_avalon_clock_source
# ** Error: (vsim-13) Recompile work.altera_avalon_reset_source because work.verbosity_pkg has changed.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab2_run_msim_rtl_verilog_tb.do PAUSED at line 15
do Lab2_run_msim_rtl_verilog_tb.do
# niosII_tb
# c:/users/123/downloads/lab2/lab2/top/db/ip/niosii
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:32 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v 
# -- Compiling module niosII
# 
# Top level modules:
# 	niosII
# End time: 22:56:32 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_synchronizer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_sysclk.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_tck.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_wrapper.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_test_bench.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_jtag_uart.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_sys_clk_timer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/periodram.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module altera_reset_controller
# -- Compiling module altera_reset_synchronizer
# -- Compiling module niosII_cpu
# -- Compiling module niosII_cpu_cpu_register_bank_a_module
# -- Compiling module niosII_cpu_cpu_register_bank_b_module
# -- Compiling module niosII_cpu_cpu_nios2_oci_debug
# -- Compiling module niosII_cpu_cpu_nios2_oci_break
# -- Compiling module niosII_cpu_cpu_nios2_oci_xbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_dbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_itrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_td_mode
# -- Compiling module niosII_cpu_cpu_nios2_oci_dtrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo
# -- Compiling module niosII_cpu_cpu_nios2_oci_pib
# -- Compiling module niosII_cpu_cpu_nios2_oci_im
# -- Compiling module niosII_cpu_cpu_nios2_performance_monitors
# -- Compiling module niosII_cpu_cpu_nios2_avalon_reg
# -- Compiling module niosII_cpu_cpu_ociram_sp_ram_module
# -- Compiling module niosII_cpu_cpu_nios2_ocimem
# -- Compiling module niosII_cpu_cpu_nios2_oci
# -- Compiling module niosII_cpu_cpu
# -- Compiling module niosII_cpu_cpu_debug_slave_sysclk
# -- Compiling module niosII_cpu_cpu_debug_slave_tck
# -- Compiling module niosII_cpu_cpu_debug_slave_wrapper
# -- Compiling module niosII_cpu_cpu_test_bench
# -- Compiling module niosII_jtag_uart_sim_scfifo_w
# -- Compiling module niosII_jtag_uart_scfifo_w
# -- Compiling module niosII_jtag_uart_sim_scfifo_r
# -- Compiling module niosII_jtag_uart_scfifo_r
# -- Compiling module niosII_jtag_uart
# -- Compiling module niosII_mem
# -- Compiling module niosII_mm_interconnect_0
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter
# -- Compiling module niosII_sys_clk_timer
# -- Compiling module periodram
# 
# Top level modules:
# 	altera_reset_controller
# 	niosII_cpu
# 	niosII_cpu_cpu_nios2_performance_monitors
# 	niosII_jtag_uart
# 	niosII_mem
# 	niosII_mm_interconnect_0
# 	niosII_sys_clk_timer
# 	periodram
# End time: 22:56:33 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:33 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/dec.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_irq_mapper.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_004.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_008.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 22:56:34 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:34 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_clock_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_reset_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_arbitrator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_irq_mapper.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_004.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_008.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/verbosity_pkg.sv 
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# -- Compiling module altera_avalon_reset_source
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# 	altera_avalon_reset_source
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 22:56:34 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:35 on Dec 29,2021
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 22:56:36 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:37 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v 
# -- Compiling module niosII_tb
# 
# Top level modules:
# 	niosII_tb
# End time: 22:56:37 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.niosII_tb 
# Start time: 22:54:52 on Dec 29,2021
# Loading work.niosII_tb
# Loading work.niosII
# Loading work.niosII_cpu
# Loading work.niosII_cpu_cpu
# Loading work.niosII_cpu_cpu_test_bench
# Loading work.niosII_cpu_cpu_register_bank_a_module
# Loading work.altsyncram
# Loading work.niosII_cpu_cpu_register_bank_b_module
# Loading work.niosII_cpu_cpu_nios2_oci
# Loading work.niosII_cpu_cpu_nios2_oci_debug
# Loading work.altera_std_synchronizer
# Loading work.niosII_cpu_cpu_nios2_oci_break
# Loading work.niosII_cpu_cpu_nios2_oci_xbrk
# Loading work.niosII_cpu_cpu_nios2_oci_dbrk
# Loading work.niosII_cpu_cpu_nios2_oci_itrace
# Loading work.niosII_cpu_cpu_nios2_oci_dtrace
# Loading work.niosII_cpu_cpu_nios2_oci_td_mode
# Loading work.niosII_cpu_cpu_nios2_oci_fifo
# Loading work.niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading work.niosII_cpu_cpu_nios2_oci_pib
# Loading work.niosII_cpu_cpu_nios2_oci_im
# Loading work.niosII_cpu_cpu_nios2_avalon_reg
# Loading work.niosII_cpu_cpu_nios2_ocimem
# Loading work.niosII_cpu_cpu_ociram_sp_ram_module
# Loading work.niosII_cpu_cpu_debug_slave_wrapper
# Loading work.niosII_cpu_cpu_debug_slave_tck
# Loading work.niosII_cpu_cpu_debug_slave_sysclk
# Loading work.niosII_jtag_uart
# Loading work.niosII_jtag_uart_scfifo_w
# Loading work.niosII_jtag_uart_sim_scfifo_w
# Loading work.niosII_jtag_uart_scfifo_r
# Loading work.niosII_jtag_uart_sim_scfifo_r
# Loading work.niosII_mem
# Loading sv_std.std
# Loading work.dec
# Loading work.periodram
# Loading work.niosII_sys_clk_timer
# Loading work.niosII_mm_interconnect_0
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.altera_avalon_sc_fifo
# Loading work.niosII_mm_interconnect_0_router
# Loading work.niosII_mm_interconnect_0_router_default_decode
# Loading work.niosII_mm_interconnect_0_router_001
# Loading work.niosII_mm_interconnect_0_router_001_default_decode
# Loading work.niosII_mm_interconnect_0_router_002
# Loading work.niosII_mm_interconnect_0_router_002_default_decode
# Loading work.niosII_mm_interconnect_0_router_004
# Loading work.niosII_mm_interconnect_0_router_004_default_decode
# Loading work.niosII_mm_interconnect_0_router_008
# Loading work.niosII_mm_interconnect_0_router_008_default_decode
# Loading work.niosII_mm_interconnect_0_cmd_demux
# Loading work.niosII_mm_interconnect_0_cmd_demux_001
# Loading work.niosII_mm_interconnect_0_cmd_mux
# Loading work.niosII_mm_interconnect_0_cmd_mux_002
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.niosII_mm_interconnect_0_rsp_demux
# Loading work.niosII_mm_interconnect_0_rsp_mux
# Loading work.niosII_mm_interconnect_0_rsp_mux_001
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading work.niosII_irq_mapper
# Loading work.altera_reset_controller
# Loading work.verbosity_pkg
# Loading work.altera_avalon_clock_source
# Loading work.altera_avalon_reset_source
# Loading work.altsyncram_body
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_a/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_b/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_oci_itrace File: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_ocimem/niosII_cpu_cpu_ociram_sp_ram/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(105): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/jtag_uart File: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_jtag_uart.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(105): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(105): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Too few port connections. Expected 23, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/mem/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(141): [PCDPC] - Port size (2) does not match connection size (1) for port 'ram_addr'. The port definition is at: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/sem File: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "niosII_cpu_cpu_rf_ram_a.hex" for reading.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read niosII_cpu_cpu_rf_ram_a.hex.
# ** Warning: (vsim-7) Failed to open readmem file "niosII_cpu_cpu_rf_ram_a.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "niosII_cpu_cpu_rf_ram_b.hex" for reading.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read niosII_cpu_cpu_rf_ram_b.hex.
# ** Warning: (vsim-7) Failed to open readmem file "niosII_cpu_cpu_rf_ram_b.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: niosII_tb.niosii_inst.cpu.cpu.the_niosII_cpu_cpu_nios2_oci.the_niosII_cpu_cpu_nios2_ocimem.niosII_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "niosII_cpu_cpu_ociram_default_contents.hex" for reading.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_ocimem/niosII_cpu_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read niosII_cpu_cpu_ociram_default_contents.hex.
# ** Warning: (vsim-7) Failed to open readmem file "niosII_cpu_cpu_ociram_default_contents.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_ocimem/niosII_cpu_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: niosII_tb.niosii_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: niosII_tb.niosii_inst_reset_bfm.reset_deassert: Reset deasserted
# Break key hit
# Break in Module altsyncram_body in file K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
do Lab2_run_msim_rtl_verilog_tb.do
# niosII_tb
# c:/users/123/downloads/lab2/lab2/top/db/ip/niosii
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v 
# -- Compiling module niosII
# 
# Top level modules:
# 	niosII
# End time: 23:10:21 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:21 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_avalon_sc_fifo.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_controller.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_reset_synchronizer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_sysclk.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_tck.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_debug_slave_wrapper.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu_test_bench.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_jtag_uart.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_sys_clk_timer.v c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/periodram.v 
# -- Compiling module altera_avalon_sc_fifo
# -- Compiling module altera_reset_controller
# -- Compiling module altera_reset_synchronizer
# -- Compiling module niosII_cpu
# -- Compiling module niosII_cpu_cpu_register_bank_a_module
# -- Compiling module niosII_cpu_cpu_register_bank_b_module
# -- Compiling module niosII_cpu_cpu_nios2_oci_debug
# -- Compiling module niosII_cpu_cpu_nios2_oci_break
# -- Compiling module niosII_cpu_cpu_nios2_oci_xbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_dbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_itrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_td_mode
# -- Compiling module niosII_cpu_cpu_nios2_oci_dtrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo
# -- Compiling module niosII_cpu_cpu_nios2_oci_pib
# -- Compiling module niosII_cpu_cpu_nios2_oci_im
# -- Compiling module niosII_cpu_cpu_nios2_performance_monitors
# -- Compiling module niosII_cpu_cpu_nios2_avalon_reg
# -- Compiling module niosII_cpu_cpu_ociram_sp_ram_module
# -- Compiling module niosII_cpu_cpu_nios2_ocimem
# -- Compiling module niosII_cpu_cpu_nios2_oci
# -- Compiling module niosII_cpu_cpu
# -- Compiling module niosII_cpu_cpu_debug_slave_sysclk
# -- Compiling module niosII_cpu_cpu_debug_slave_tck
# -- Compiling module niosII_cpu_cpu_debug_slave_wrapper
# -- Compiling module niosII_cpu_cpu_test_bench
# -- Compiling module niosII_jtag_uart_sim_scfifo_w
# -- Compiling module niosII_jtag_uart_scfifo_w
# -- Compiling module niosII_jtag_uart_sim_scfifo_r
# -- Compiling module niosII_jtag_uart_scfifo_r
# -- Compiling module niosII_jtag_uart
# -- Compiling module niosII_mem
# -- Compiling module niosII_mm_interconnect_0
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter
# -- Compiling module niosII_sys_clk_timer
# -- Compiling module periodram
# 
# Top level modules:
# 	altera_reset_controller
# 	niosII_cpu
# 	niosII_cpu_cpu_nios2_performance_monitors
# 	niosII_jtag_uart
# 	niosII_mem
# 	niosII_mm_interconnect_0
# 	niosII_sys_clk_timer
# 	periodram
# End time: 23:10:22 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:22 on Dec 29,2021
# vlog -reportprogress 300 c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_arbitrator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_master_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_translator.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/dec.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_irq_mapper.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_001.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_002.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_004.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_router_008.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_demux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux.sv c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 23:10:23 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:23 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_clock_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_avalon_reset_source.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_arbitrator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_master_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_translator.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_irq_mapper.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_cmd_mux_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_002.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_004.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_router_008.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_demux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/verbosity_pkg.sv 
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# -- Compiling module altera_avalon_reset_source
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# -- Compiling module altera_merlin_burst_uncompressor
# -- Compiling module altera_merlin_master_agent
# -- Compiling module altera_merlin_master_translator
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module altera_merlin_slave_translator
# -- Compiling module dec
# -- Compiling module niosII_irq_mapper
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_002
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# -- Compiling module niosII_mm_interconnect_0_router_004_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_004
# -- Compiling module niosII_mm_interconnect_0_router_008_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_008
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# 	altera_avalon_reset_source
# 	altera_merlin_master_agent
# 	altera_merlin_master_translator
# 	altera_merlin_slave_agent
# 	altera_merlin_slave_translator
# 	dec
# 	niosII_irq_mapper
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 	niosII_mm_interconnect_0_cmd_demux
# 	niosII_mm_interconnect_0_cmd_demux_001
# 	niosII_mm_interconnect_0_cmd_mux
# 	niosII_mm_interconnect_0_cmd_mux_002
# 	niosII_mm_interconnect_0_router
# 	niosII_mm_interconnect_0_router_001
# 	niosII_mm_interconnect_0_router_002
# 	niosII_mm_interconnect_0_router_004
# 	niosII_mm_interconnect_0_router_008
# 	niosII_mm_interconnect_0_rsp_demux
# 	niosII_mm_interconnect_0_rsp_mux
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 23:10:23 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:24 on Dec 29,2021
# vlog -reportprogress 300 K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 23:10:25 on Dec 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:10:26 on Dec 29,2021
# vlog -reportprogress 300 C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/niosII_tb.v 
# -- Compiling module niosII_tb
# 
# Top level modules:
# 	niosII_tb
# End time: 23:10:26 on Dec 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# **** Error: RestartPrepQ cmd: Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj restartprepare $namespace"
#     (procedure "Wave::RestartPrep" line 2)
#     invoked from within
# "Wave::RestartPrep .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:10:31 on Dec 29,2021, Elapsed time: 0:15:39
# Errors: 24, Warnings: 88
# vsim -voptargs="+acc" work.niosII_tb 
# Start time: 23:10:31 on Dec 29,2021
# Loading work.niosII_tb
# Loading work.niosII
# Loading work.niosII_cpu
# Loading work.niosII_cpu_cpu
# Loading work.niosII_cpu_cpu_test_bench
# Loading work.niosII_cpu_cpu_register_bank_a_module
# Loading work.altsyncram
# Loading work.niosII_cpu_cpu_register_bank_b_module
# Loading work.niosII_cpu_cpu_nios2_oci
# Loading work.niosII_cpu_cpu_nios2_oci_debug
# Loading work.altera_std_synchronizer
# Loading work.niosII_cpu_cpu_nios2_oci_break
# Loading work.niosII_cpu_cpu_nios2_oci_xbrk
# Loading work.niosII_cpu_cpu_nios2_oci_dbrk
# Loading work.niosII_cpu_cpu_nios2_oci_itrace
# Loading work.niosII_cpu_cpu_nios2_oci_dtrace
# Loading work.niosII_cpu_cpu_nios2_oci_td_mode
# Loading work.niosII_cpu_cpu_nios2_oci_fifo
# Loading work.niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# Loading work.niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# Loading work.niosII_cpu_cpu_nios2_oci_pib
# Loading work.niosII_cpu_cpu_nios2_oci_im
# Loading work.niosII_cpu_cpu_nios2_avalon_reg
# Loading work.niosII_cpu_cpu_nios2_ocimem
# Loading work.niosII_cpu_cpu_ociram_sp_ram_module
# Loading work.niosII_cpu_cpu_debug_slave_wrapper
# Loading work.niosII_cpu_cpu_debug_slave_tck
# Loading work.niosII_cpu_cpu_debug_slave_sysclk
# Loading work.niosII_jtag_uart
# Loading work.niosII_jtag_uart_scfifo_w
# Loading work.niosII_jtag_uart_sim_scfifo_w
# Loading work.niosII_jtag_uart_scfifo_r
# Loading work.niosII_jtag_uart_sim_scfifo_r
# Loading work.niosII_mem
# Loading sv_std.std
# Loading work.dec
# Loading work.periodram
# Loading work.niosII_sys_clk_timer
# Loading work.niosII_mm_interconnect_0
# Loading work.altera_merlin_master_translator
# Loading work.altera_merlin_slave_translator
# Loading work.altera_merlin_master_agent
# Loading work.altera_merlin_slave_agent
# Loading work.altera_merlin_burst_uncompressor
# Loading work.altera_avalon_sc_fifo
# Loading work.niosII_mm_interconnect_0_router
# Loading work.niosII_mm_interconnect_0_router_default_decode
# Loading work.niosII_mm_interconnect_0_router_001
# Loading work.niosII_mm_interconnect_0_router_001_default_decode
# Loading work.niosII_mm_interconnect_0_router_002
# Loading work.niosII_mm_interconnect_0_router_002_default_decode
# Loading work.niosII_mm_interconnect_0_router_004
# Loading work.niosII_mm_interconnect_0_router_004_default_decode
# Loading work.niosII_mm_interconnect_0_router_008
# Loading work.niosII_mm_interconnect_0_router_008_default_decode
# Loading work.niosII_mm_interconnect_0_cmd_demux
# Loading work.niosII_mm_interconnect_0_cmd_demux_001
# Loading work.niosII_mm_interconnect_0_cmd_mux
# Loading work.niosII_mm_interconnect_0_cmd_mux_002
# Loading work.altera_merlin_arbitrator
# Loading work.altera_merlin_arb_adder
# Loading work.niosII_mm_interconnect_0_rsp_demux
# Loading work.niosII_mm_interconnect_0_rsp_mux
# Loading work.niosII_mm_interconnect_0_rsp_mux_001
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter
# Loading work.niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading work.niosII_irq_mapper
# Loading work.altera_reset_controller
# Loading work.verbosity_pkg
# Loading work.altera_avalon_clock_source
# Loading work.altera_avalon_reset_source
# Loading work.altsyncram_body
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_a/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_b/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_oci_itrace File: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_ocimem/niosII_cpu_cpu_ociram_sp_ram/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_cpu_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(105): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/jtag_uart File: c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_jtag_uart.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(105): [TFMPC] - Missing connection for port 'dataavailable'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(105): [TFMPC] - Missing connection for port 'readyfordata'.
# ** Warning: (vsim-3017) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Too few port connections. Expected 23, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/mem/the_altsyncram File: K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/submodules/niosII_mem.v(81): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) c:/users/123/downloads/lab2/lab2/top/db/ip/niosii/niosII.v(141): [PCDPC] - Port size (2) does not match connection size (1) for port 'ram_addr'. The port definition is at: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/sem File: C:/Users/123/Downloads/Lab2/Lab2/Top/niosII/testbench/niosII_tb/simulation/submodules/dec.sv
# **** Error: RestartQ cmd: Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
# Window .main_pane.dataflow.interior.cs.body.pw.wf.top.tree does not exist
#     while executing
# "winRestart $treeObj"
#     (procedure "Wave::Restart" line 2)
#     invoked from within
# "Wave::Restart .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: ConfigureQ cmd: Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:trees)": no such element in array
#     while executing
# "foreach tree $vsimPriv($winname:trees) {
# 	    eval $tree $args
# 	}"
#     (procedure "notify_trees" line 3)
#     invoked from within
# "notify_trees $winname update"
#     (procedure "Wave::ConfigQ" line 5)
#     invoked from within
# "Wave::ConfigQ .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "niosII_cpu_cpu_rf_ram_a.hex" for reading.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read niosII_cpu_cpu_rf_ram_a.hex.
# ** Warning: (vsim-7) Failed to open readmem file "niosII_cpu_cpu_rf_ram_a.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "niosII_cpu_cpu_rf_ram_b.hex" for reading.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read niosII_cpu_cpu_rf_ram_b.hex.
# ** Warning: (vsim-7) Failed to open readmem file "niosII_cpu_cpu_rf_ram_b.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/niosII_cpu_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: niosII_tb.niosii_inst.cpu.cpu.the_niosII_cpu_cpu_nios2_oci.the_niosII_cpu_cpu_nios2_ocimem.niosII_cpu_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "niosII_cpu_cpu_ociram_default_contents.hex" for reading.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_ocimem/niosII_cpu_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read niosII_cpu_cpu_ociram_default_contents.hex.
# ** Warning: (vsim-7) Failed to open readmem file "niosII_cpu_cpu_ociram_default_contents.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : K:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/src/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /niosII_tb/niosii_inst/cpu/cpu/the_niosII_cpu_cpu_nios2_oci/the_niosII_cpu_cpu_nios2_ocimem/niosII_cpu_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: niosII_tb.niosii_inst.sem.b2v_inst3.altsyncram_component.m_default.altsyncram_inst
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: niosII_tb.niosii_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   $Date: 2018/07/18 $
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: niosII_tb.niosii_inst_reset_bfm.reset_assert: Reset asserted
#               990000: INFO: niosII_tb.niosii_inst_reset_bfm.reset_deassert: Reset deasserted
# Break key hit
# Simulation stop requested.
# **** Error: RunQ cmd: Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
# invalid command name ".main_pane.dataflow.interior.cs.body.pw.wf.top.tree"
#     while executing
# "$treeObj seetime -percent 95 $Now"
#     (procedure "Wave::WinUpdate" line 6)
#     invoked from within
# "Wave::WinUpdate .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# **** Error: SelectedSignalQ cmd: Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim
# ****        can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
# can't read "vsimPriv(.main_pane.dataflow.interior.cs.body:grid)": no such element in array
#     while executing
# "set grid $vsimPriv($grid:grid)"
#     (procedure "ginfo" line 10)
#     invoked from within
# "ginfo trees $w"
#     (procedure "Wave::SelectSigCmd" line 8)
#     invoked from within
# "Wave::SelectSigCmd .main_pane.dataflow.interior.cs.body.pw.wf.top.tree sim"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
# End time: 23:43:35 on Dec 29,2021, Elapsed time: 0:33:04
# Errors: 10, Warnings: 75
