Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWares/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fifo_serio_test_behav xil_defaultlib.fifo_serio_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C2 A Brief Introduction to Logic Circuits and Verilog HDL/code_test/code_test.srcs/sources_1/new/fifo_serio_design.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.floprc_async
Compiling module xil_defaultlib.rs_latch_high
Compiling module xil_defaultlib.fifo_serio_design
Compiling module xil_defaultlib.fifo_serio_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_serio_test_behav
