// Seed: 1960994197
module module_0 #(
    parameter id_1 = 32'd18
);
  tri0 _id_1 = id_1, id_2 = id_1;
  assign module_1.id_4 = 0;
  logic [id_1 : -1] id_3;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd23,
    parameter id_4 = 32'd18
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout wire id_1;
  logic [7:0] id_3;
  assign id_3[-1==1] = id_1;
  module_0 modCall_1 ();
  logic [1 : id_2] _id_4;
  assign id_3 = id_3[id_4];
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout tri0 id_1;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
