Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May 27 19:46:30 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.777        0.000                      0                 2111        0.102        0.000                      0                 2111        4.500        0.000                       0                   820  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.777        0.000                      0                 2110        0.102        0.000                      0                 2110        8.750        0.000                       0                   818  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.525ns  (logic 4.591ns (26.197%)  route 12.934ns (73.803%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    25.664    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X15Y102        FDRE (Setup_fdre_C_R)       -0.632    27.441    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -25.664    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.525ns  (logic 4.591ns (26.197%)  route 12.934ns (73.803%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    25.664    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X15Y102        FDRE (Setup_fdre_C_R)       -0.632    27.441    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -25.664    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.525ns  (logic 4.591ns (26.197%)  route 12.934ns (73.803%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    25.664    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X15Y102        FDRE (Setup_fdre_C_R)       -0.632    27.441    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -25.664    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.525ns  (logic 4.591ns (26.197%)  route 12.934ns (73.803%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    25.664    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X15Y102        FDRE (Setup_fdre_C_R)       -0.632    27.441    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.441    
                         arrival time                         -25.664    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.522ns  (logic 4.591ns (26.201%)  route 12.931ns (73.799%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    25.661    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.108    
                         clock uncertainty           -0.035    28.072    
    SLICE_X15Y103        FDRE (Setup_fdre_C_R)       -0.632    27.440    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -25.661    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.522ns  (logic 4.591ns (26.201%)  route 12.931ns (73.799%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    25.661    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.108    
                         clock uncertainty           -0.035    28.072    
    SLICE_X15Y103        FDRE (Setup_fdre_C_R)       -0.632    27.440    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -25.661    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.522ns  (logic 4.591ns (26.201%)  route 12.931ns (73.799%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    25.661    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.562    28.108    
                         clock uncertainty           -0.035    28.072    
    SLICE_X15Y103        FDRE (Setup_fdre_C_R)       -0.632    27.440    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -25.661    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.522ns  (logic 4.591ns (26.201%)  route 12.931ns (73.799%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    25.661    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.562    28.108    
                         clock uncertainty           -0.035    28.072    
    SLICE_X15Y103        FDRE (Setup_fdre_C_R)       -0.632    27.440    uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -25.661    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.410ns  (logic 4.591ns (26.369%)  route 12.819ns (73.631%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.570    25.549    uart_instance/tx_register
    SLICE_X15Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.562    28.108    
                         clock uncertainty           -0.035    28.072    
    SLICE_X15Y105        FDRE (Setup_fdre_C_R)       -0.632    27.440    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -25.549    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.381ns  (logic 4.591ns (26.414%)  route 12.790ns (73.586%))
  Logic Levels:           23  (CARRY4=5 LUT3=2 LUT4=6 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.733     8.139    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y111        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.456     8.595 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=20, routed)          1.209     9.803    riscv_steel_core_instance/csr_file_instance/mie_meie_reg_0[11]
    SLICE_X34Y112        LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25/O
                         net (fo=1, routed)           0.806    10.734    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_25_n_0
    SLICE_X32Y112        LUT5 (Prop_lut5_I2_O)        0.124    10.858 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=8, routed)           0.870    11.728    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I1_O)        0.124    11.852 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8/O
                         net (fo=40, routed)          0.761    12.613    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_8_n_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I3_O)        0.124    12.737 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62/O
                         net (fo=24, routed)          0.683    13.420    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_62_n_0
    SLICE_X28Y110        LUT4 (Prop_lut4_I1_O)        0.124    13.544 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4/O
                         net (fo=1, routed)           0.434    13.977    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_4_n_0
    SLICE_X27Y110        LUT6 (Prop_lut6_I0_O)        0.124    14.101 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3/O
                         net (fo=1, routed)           0.461    14.562    riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_3_n_0
    SLICE_X27Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.686 r  riscv_steel_core_instance/csr_file_instance/mtvec[4]_i_2/O
                         net (fo=3, routed)           0.647    15.333    riscv_steel_core_instance/csr_file_instance/csr_data_out[4]
    SLICE_X18Y114        LUT5 (Prop_lut5_I4_O)        0.124    15.457 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.000    15.457    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_25_n_0
    SLICE_X18Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.674 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_7/O
                         net (fo=4, routed)           0.616    16.290    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[4]
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.299    16.589 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[4]_i_1/O
                         net (fo=5, routed)           0.620    17.209    riscv_steel_core_instance/csr_file_instance/rs1_data[4]
    SLICE_X14Y113        LUT4 (Prop_lut4_I3_O)        0.124    17.333 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5/O
                         net (fo=1, routed)           0.000    17.333    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_5_n_0
    SLICE_X14Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.846 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.846    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.963 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.963    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.080 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.080    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X14Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.197 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.197    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.528 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.879    19.407    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[21]
    SLICE_X7Y121         LUT4 (Prop_lut4_I2_O)        0.307    19.714 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[23]_i_1/O
                         net (fo=3, routed)           0.533    20.247    riscv_steel_core_instance/data_fetch_store_unit_instance/D[7]
    SLICE_X5Y116         LUT4 (Prop_lut4_I2_O)        0.124    20.371 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.694    21.065    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I0_O)        0.124    21.189 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945    22.135    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.259 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811    23.070    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150    23.220 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495    23.715    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326    24.041 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    24.826    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    24.979 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.541    25.520    uart_instance/tx_register
    SLICE_X15Y104        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y104        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.108    
                         clock uncertainty           -0.035    28.072    
    SLICE_X15Y104        FDRE (Setup_fdre_C_R)       -0.632    27.440    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.440    
                         arrival time                         -25.520    
  -------------------------------------------------------------------
                         slack                                  1.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.063%)  route 0.285ns (66.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y112        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     2.710 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.285     2.995    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/ADDRD0
    SLICE_X10Y114        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.916     3.425    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y114        RAMS32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.843     2.583    
    SLICE_X10Y114        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.893    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.637     2.563    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     2.704 r  riscv_steel_core_instance/program_counter_stage3_reg[21]/Q
                         net (fo=1, routed)           0.054     2.758    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[20]
    SLICE_X8Y120         LUT6 (Prop_lut6_I5_O)        0.045     2.803 r  riscv_steel_core_instance/csr_file_instance/mepc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.803    riscv_steel_core_instance/csr_file_instance/mepc0_in[21]
    SLICE_X8Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.910     3.419    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X8Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[21]/C
                         clock pessimism             -0.844     2.576    
    SLICE_X8Y120         FDRE (Hold_fdre_C_D)         0.121     2.697    riscv_steel_core_instance/csr_file_instance/mepc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.665     2.591    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  riscv_steel_core_instance/program_counter_stage3_reg[19]/Q
                         net (fo=1, routed)           0.056     2.788    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[18]
    SLICE_X6Y120         LUT6 (Prop_lut6_I5_O)        0.045     2.833 r  riscv_steel_core_instance/csr_file_instance/mepc[19]_i_1/O
                         net (fo=1, routed)           0.000     2.833    riscv_steel_core_instance/csr_file_instance/mepc0_in[19]
    SLICE_X6Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.937     3.446    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X6Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[19]/C
                         clock pessimism             -0.843     2.604    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120     2.724    riscv_steel_core_instance/csr_file_instance/mepc_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y107  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y114  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 3.977ns (63.277%)  route 2.308ns (36.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.740     8.146    uart_instance/internal_clock_BUFG
    SLICE_X13Y105        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.456     8.602 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.308    10.910    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.431 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.431    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.363ns (67.708%)  route 0.650ns (32.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.646     2.572    uart_instance/internal_clock_BUFG
    SLICE_X13Y105        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     2.713 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.650     3.363    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.585 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.585    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1027 Endpoints
Min Delay          1027 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.374ns  (logic 2.819ns (24.783%)  route 8.555ns (75.217%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 f  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.947    10.621    riscv_steel_core_instance/csr_file_instance/tx_register_reg[7]_0
    SLICE_X14Y105        LUT4 (Prop_lut4_I3_O)        0.150    10.771 r  riscv_steel_core_instance/csr_file_instance/tx_register[3]_i_1/O
                         net (fo=1, routed)           0.603    11.374    uart_instance/tx_register_reg[8]_1[2]
    SLICE_X14Y106        FDRE                                         r  uart_instance/tx_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X14Y106        FDRE                                         r  uart_instance/tx_register_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.297ns  (logic 2.822ns (24.978%)  route 8.475ns (75.022%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    11.297    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616     7.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.297ns  (logic 2.822ns (24.978%)  route 8.475ns (75.022%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    11.297    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616     7.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.297ns  (logic 2.822ns (24.978%)  route 8.475ns (75.022%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    11.297    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616     7.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.297ns  (logic 2.822ns (24.978%)  route 8.475ns (75.022%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.685    11.297    uart_instance/tx_register
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.616     7.546    uart_instance/internal_clock_BUFG
    SLICE_X15Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.294ns  (logic 2.822ns (24.985%)  route 8.472ns (75.015%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    11.294    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.294ns  (logic 2.822ns (24.985%)  route 8.472ns (75.015%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    11.294    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.294ns  (logic 2.822ns (24.985%)  route 8.472ns (75.015%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    11.294    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.294ns  (logic 2.822ns (24.985%)  route 8.472ns (75.015%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 r  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.785    10.459    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_write_request_reg_0
    SLICE_X13Y105        LUT3 (Prop_lut3_I0_O)        0.153    10.612 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.682    11.294    uart_instance/tx_register
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X15Y103        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.256ns  (logic 2.819ns (25.044%)  route 8.437ns (74.956%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=649, routed)         2.043     3.510    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y121         LUT2 (Prop_lut2_I0_O)        0.152     3.662 f  riscv_steel_core_instance/prev_write_request_i_5/O
                         net (fo=63, routed)          1.502     5.164    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X9Y113         LUT4 (Prop_lut4_I3_O)        0.326     5.490 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[16]_i_1/O
                         net (fo=3, routed)           1.209     6.698    riscv_steel_core_instance/data_fetch_store_unit_instance/D[0]
    SLICE_X8Y116         LUT6 (Prop_lut6_I1_O)        0.124     6.822 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          0.945     7.768    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X12Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.892 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.811     8.703    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y107        LUT5 (Prop_lut5_I0_O)        0.150     8.853 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.495     9.348    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[2]_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I4_O)        0.326     9.674 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.950    10.624    riscv_steel_core_instance/csr_file_instance/tx_register_reg[7]_0
    SLICE_X14Y105        LUT4 (Prop_lut4_I3_O)        0.150    10.774 r  riscv_steel_core_instance/csr_file_instance/tx_register[2]_i_1/O
                         net (fo=1, routed)           0.482    11.256    uart_instance/tx_register_reg[8]_1[1]
    SLICE_X13Y105        FDRE                                         r  uart_instance/tx_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X13Y105        FDRE                                         r  uart_instance/tx_register_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.654%)  route 0.718ns (75.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.718     0.952    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X6Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.937     3.446    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X6Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.654%)  route 0.718ns (75.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.718     0.952    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X6Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.937     3.446    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X6Y120         FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.235ns (24.075%)  route 0.741ns (75.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.741     0.975    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X7Y121         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.936     3.445    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X7Y121         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.235ns (22.762%)  route 0.797ns (77.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.797     1.032    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X4Y118         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.939     3.448    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X4Y118         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.280ns (26.074%)  route 0.793ns (73.926%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=649, routed)         0.793     1.028    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X7Y120         LUT4 (Prop_lut4_I3_O)        0.045     1.073 r  riscv_steel_core_instance/csr_file_instance/program_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.073    riscv_steel_core_instance/csr_file_instance_n_274
    SLICE_X7Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.280ns (26.025%)  route 0.795ns (73.975%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=649, routed)         0.795     1.030    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X7Y120         LUT4 (Prop_lut4_I3_O)        0.045     1.075 r  riscv_steel_core_instance/csr_file_instance/program_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.075    riscv_steel_core_instance/csr_file_instance_n_270
    SLICE_X7Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.235ns (21.667%)  route 0.849ns (78.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.849     1.084    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X7Y117         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.940     3.449    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X7Y117         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.235ns (21.667%)  route 0.849ns (78.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.849     1.084    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X6Y117         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.940     3.449    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X6Y117         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.235ns (21.667%)  route 0.849ns (78.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=649, routed)         0.849     1.084    riscv_steel_core_instance/data_fetch_store_unit_instance/reset_IBUF
    SLICE_X7Y117         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.940     3.449    riscv_steel_core_instance/data_fetch_store_unit_instance/internal_clock_BUFG
    SLICE_X7Y117         FDRE                                         r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_store_data_reg[27]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.306ns (28.060%)  route 0.784ns (71.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.784     1.090    uart_instance/rx_register_reg[7]_0[0]
    SLICE_X10Y105        FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=817, routed)         0.921     3.430    uart_instance/internal_clock_BUFG
    SLICE_X10Y105        FDRE                                         r  uart_instance/rx_register_reg[7]/C





