#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x62fdd7f0afa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x62fdd7f0b130 .param/l "OP_AUIPC" 1 3 19, C4<0010111>;
P_0x62fdd7f0b170 .param/l "OP_BRANCH" 1 3 11, C4<1100011>;
P_0x62fdd7f0b1b0 .param/l "OP_IMM" 1 3 5, C4<0010011>;
P_0x62fdd7f0b1f0 .param/l "OP_JAL" 1 3 13, C4<1101111>;
P_0x62fdd7f0b230 .param/l "OP_JALR" 1 3 15, C4<1100111>;
P_0x62fdd7f0b270 .param/l "OP_LOAD" 1 3 7, C4<0000011>;
P_0x62fdd7f0b2b0 .param/l "OP_LUI" 1 3 17, C4<0110111>;
P_0x62fdd7f0b2f0 .param/l "OP_REG" 1 3 3, C4<0110011>;
P_0x62fdd7f0b330 .param/l "OP_STORE" 1 3 9, C4<0100011>;
P_0x62fdd7f0b370 .param/l "OP_SYSTEM" 1 3 21, C4<1110011>;
enum0x62fdd7ee4d50 .enum4 (2)
   "WRSRC_ALURES" 2'b00,
   "WRSRC_MEMREAD" 2'b01,
   "WRSRC_PC4" 2'b10
 ;
enum0x62fdd7ef5490 .enum4 (6)
   "NOP" 6'b000000,
   "ADD" 6'b000001,
   "SUB" 6'b000010,
   "XOR" 6'b000011,
   "OR" 6'b000100,
   "AND" 6'b000101,
   "SLL" 6'b000110,
   "SRL" 6'b000111,
   "SRA" 6'b001000,
   "SLT" 6'b001001,
   "SLTU" 6'b001010,
   "ADDI" 6'b001011,
   "XORI" 6'b001100,
   "ORI" 6'b001101,
   "ANDI" 6'b001110,
   "SLLI" 6'b001111,
   "SRLI" 6'b010000,
   "SRAI" 6'b010001,
   "SLTI" 6'b010010,
   "SLTIU" 6'b010011,
   "LB" 6'b010100,
   "LH" 6'b010101,
   "LW" 6'b010110,
   "LBU" 6'b010111,
   "LHU" 6'b011000,
   "SB" 6'b011001,
   "SH" 6'b011010,
   "SW" 6'b011011,
   "BEQ" 6'b011100,
   "BNE" 6'b011101,
   "BLT" 6'b011110,
   "BGE" 6'b011111,
   "BLTU" 6'b100000,
   "BGEU" 6'b100001,
   "JAL" 6'b100010,
   "JALR" 6'b100011,
   "LUI" 6'b100100,
   "AUIPC" 6'b100101,
   "ECALL" 6'b100110,
   "EBREAK" 6'b100111
 ;
enum0x62fdd7f153c0 .enum4 (1)
   "SRC1_REG1" 1'b0,
   "SRC1_PC" 1'b1
 ;
enum0x62fdd7f15970 .enum4 (1)
   "SRC2_REG2" 1'b0,
   "SRC2_IMM" 1'b1
 ;
enum0x62fdd7f15e80 .enum4 (4)
   "ALU_NOP" 4'b0000,
   "ALU_ADD" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_OR" 4'b0100,
   "ALU_AND" 4'b0101,
   "ALU_SL" 4'b0110,
   "ALU_SRL" 4'b0111,
   "ALU_SRA" 4'b1000,
   "ALU_LT" 4'b1001,
   "ALU_LTU" 4'b1010,
   "ALU_LUI" 4'b1011
 ;
enum0x62fdd7f16ef0 .enum4 (3)
   "BR_NOP" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum0x62fdd7f179e0 .enum4 (4)
   "MEM_NOP" 4'b0000,
   "MEM_SB" 4'b0001,
   "MEM_SH" 4'b0010,
   "MEM_SW" 4'b0011,
   "MEM_LB" 4'b0100,
   "MEM_LH" 4'b0101,
   "MEM_LW" 4'b0110,
   "MEM_LBU" 4'b0111,
   "MEM_LHU" 4'b1000
 ;
S_0x62fdd7efc500 .scope module, "id_ex_register_tb" "id_ex_register_tb" 4 3;
 .timescale -9 -12;
P_0x62fdd7efc690 .param/l "CLOCK_PERIOD" 1 4 4, +C4<00000000000000000000000000001010>;
v0x62fdd7f4deb0_0 .net "alu_ctrl_ex", 3 0, v0x62fdd7f2a370_0;  1 drivers
v0x62fdd7f4df90_0 .var "alu_ctrl_id", 3 0;
v0x62fdd7f4e030_0 .net "alu_op1_ctrl_ex", 0 0, v0x62fdd7f2bb70_0;  1 drivers
v0x62fdd7f4e0d0_0 .var "alu_op1_ctrl_id", 0 0;
v0x62fdd7f4e170_0 .net "alu_op2_ctrl_ex", 0 0, v0x62fdd7f4b670_0;  1 drivers
v0x62fdd7f4e210_0 .var "alu_op2_ctrl_id", 0 0;
v0x62fdd7f4e2e0_0 .var "clear", 0 0;
v0x62fdd7f4e3b0_0 .var "clk", 0 0;
v0x62fdd7f4e480_0 .net "comp_ctrl_ex", 2 0, v0x62fdd7f4ba00_0;  1 drivers
v0x62fdd7f4e550_0 .var "comp_ctrl_id", 2 0;
v0x62fdd7f4e620_0 .net "do_branch_ex", 0 0, v0x62fdd7f4bbc0_0;  1 drivers
v0x62fdd7f4e6f0_0 .var "do_branch_id", 0 0;
v0x62fdd7f4e7c0_0 .net "do_jump_ex", 0 0, v0x62fdd7f4bd40_0;  1 drivers
v0x62fdd7f4e890_0 .var "do_jump_id", 0 0;
v0x62fdd7f4e960_0 .var "enable", 0 0;
v0x62fdd7f4ea30_0 .net "imm_out_ex", 31 0, v0x62fdd7f4bf80_0;  1 drivers
v0x62fdd7f4eb00_0 .var "imm_out_id", 31 0;
v0x62fdd7f4ebd0_0 .net "mem_ctrl_ex", 3 0, v0x62fdd7f4c140_0;  1 drivers
v0x62fdd7f4eca0_0 .var "mem_ctrl_id", 3 0;
v0x62fdd7f4ed70_0 .net "mem_do_read_ctrl_ex", 0 0, v0x62fdd7f4c300_0;  1 drivers
v0x62fdd7f4ee40_0 .var "mem_do_read_ctrl_id", 0 0;
v0x62fdd7f4ef10_0 .net "mem_do_write_ctrl_ex", 0 0, v0x62fdd7f4c480_0;  1 drivers
v0x62fdd7f4efe0_0 .var "mem_do_write_ctrl_id", 0 0;
v0x62fdd7f4f0b0_0 .net "opcode_out_ex", 5 0, v0x62fdd7f4c600_0;  1 drivers
v0x62fdd7f4f180_0 .var "opcode_out_id", 5 0;
v0x62fdd7f4f250_0 .net "pc_ex", 31 0, v0x62fdd7f4c7c0_0;  1 drivers
v0x62fdd7f4f320_0 .var "pc_id", 31 0;
v0x62fdd7f4f3f0_0 .net "pc_plus4_ex", 31 0, v0x62fdd7f4c980_0;  1 drivers
v0x62fdd7f4f4c0_0 .var "pc_plus4_id", 31 0;
v0x62fdd7f4f590_0 .net "r1_reg_idx_ex", 4 0, v0x62fdd7f4cb40_0;  1 drivers
v0x62fdd7f4f660_0 .var "r1_reg_idx_id", 4 0;
v0x62fdd7f4f730_0 .net "r2_reg_idx_ex", 4 0, v0x62fdd7f4cd00_0;  1 drivers
v0x62fdd7f4f800_0 .var "r2_reg_idx_id", 4 0;
v0x62fdd7f4fae0_0 .net "reg1_data_ex", 31 0, v0x62fdd7f4d0d0_0;  1 drivers
v0x62fdd7f4fbb0_0 .var "reg1_data_id", 31 0;
v0x62fdd7f4fc80_0 .net "reg2_data_ex", 31 0, v0x62fdd7f4d290_0;  1 drivers
v0x62fdd7f4fd50_0 .var "reg2_data_id", 31 0;
v0x62fdd7f4fe20_0 .net "reg_do_write_ctrl_ex", 0 0, v0x62fdd7f4d450_0;  1 drivers
v0x62fdd7f4fef0_0 .var "reg_do_write_ctrl_id", 0 0;
v0x62fdd7f4ffc0_0 .net "reg_wr_src_ctrl_ex", 1 0, v0x62fdd7f4d5d0_0;  1 drivers
v0x62fdd7f50090_0 .var "reg_wr_src_ctrl_id", 1 0;
v0x62fdd7f50160_0 .net "wr_reg_idx_ex", 4 0, v0x62fdd7f4d790_0;  1 drivers
v0x62fdd7f50230_0 .var "wr_reg_idx_id", 4 0;
S_0x62fdd7efc7c0 .scope module, "dut" "id_ex_register" 4 53, 5 4 0, S_0x62fdd7efc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reg_do_write_ctrl_id";
    .port_info 4 /INPUT 1 "mem_do_write_ctrl_id";
    .port_info 5 /INPUT 1 "mem_do_read_ctrl_id";
    .port_info 6 /INPUT 1 "do_branch_id";
    .port_info 7 /INPUT 1 "do_jump_id";
    .port_info 8 /INPUT 3 "comp_ctrl_id";
    .port_info 9 /INPUT 2 "reg_wr_src_ctrl_id";
    .port_info 10 /INPUT 1 "alu_op1_ctrl_id";
    .port_info 11 /INPUT 1 "alu_op2_ctrl_id";
    .port_info 12 /INPUT 4 "alu_ctrl_id";
    .port_info 13 /INPUT 4 "mem_ctrl_id";
    .port_info 14 /INPUT 32 "pc_plus4_id";
    .port_info 15 /INPUT 32 "pc_id";
    .port_info 16 /INPUT 32 "reg1_data_id";
    .port_info 17 /INPUT 32 "reg2_data_id";
    .port_info 18 /INPUT 32 "imm_out_id";
    .port_info 19 /INPUT 6 "opcode_out_id";
    .port_info 20 /INPUT 5 "r1_reg_idx_id";
    .port_info 21 /INPUT 5 "r2_reg_idx_id";
    .port_info 22 /INPUT 5 "wr_reg_idx_id";
    .port_info 23 /OUTPUT 1 "reg_do_write_ctrl_ex";
    .port_info 24 /OUTPUT 1 "mem_do_write_ctrl_ex";
    .port_info 25 /OUTPUT 1 "mem_do_read_ctrl_ex";
    .port_info 26 /OUTPUT 1 "do_branch_ex";
    .port_info 27 /OUTPUT 1 "do_jump_ex";
    .port_info 28 /OUTPUT 3 "comp_ctrl_ex";
    .port_info 29 /OUTPUT 2 "reg_wr_src_ctrl_ex";
    .port_info 30 /OUTPUT 1 "alu_op1_ctrl_ex";
    .port_info 31 /OUTPUT 1 "alu_op2_ctrl_ex";
    .port_info 32 /OUTPUT 4 "alu_ctrl_ex";
    .port_info 33 /OUTPUT 4 "mem_ctrl_ex";
    .port_info 34 /OUTPUT 32 "pc_plus4_ex";
    .port_info 35 /OUTPUT 32 "pc_ex";
    .port_info 36 /OUTPUT 32 "reg1_data_ex";
    .port_info 37 /OUTPUT 32 "reg2_data_ex";
    .port_info 38 /OUTPUT 32 "imm_out_ex";
    .port_info 39 /OUTPUT 6 "opcode_out_ex";
    .port_info 40 /OUTPUT 5 "r1_reg_idx_ex";
    .port_info 41 /OUTPUT 5 "r2_reg_idx_ex";
    .port_info 42 /OUTPUT 5 "wr_reg_idx_ex";
v0x62fdd7f2a370_0 .var "alu_ctrl_ex", 3 0;
v0x62fdd7f2b640_0 .net "alu_ctrl_id", 3 0, v0x62fdd7f4df90_0;  1 drivers
v0x62fdd7f2bb70_0 .var "alu_op1_ctrl_ex", 0 0;
v0x62fdd7f2bc10_0 .net "alu_op1_ctrl_id", 0 0, v0x62fdd7f4e0d0_0;  1 drivers
v0x62fdd7f4b670_0 .var "alu_op2_ctrl_ex", 0 0;
v0x62fdd7f4b7a0_0 .net "alu_op2_ctrl_id", 0 0, v0x62fdd7f4e210_0;  1 drivers
v0x62fdd7f4b880_0 .net "clear", 0 0, v0x62fdd7f4e2e0_0;  1 drivers
v0x62fdd7f4b940_0 .net "clk", 0 0, v0x62fdd7f4e3b0_0;  1 drivers
v0x62fdd7f4ba00_0 .var "comp_ctrl_ex", 2 0;
v0x62fdd7f4bae0_0 .net "comp_ctrl_id", 2 0, v0x62fdd7f4e550_0;  1 drivers
v0x62fdd7f4bbc0_0 .var "do_branch_ex", 0 0;
v0x62fdd7f4bc80_0 .net "do_branch_id", 0 0, v0x62fdd7f4e6f0_0;  1 drivers
v0x62fdd7f4bd40_0 .var "do_jump_ex", 0 0;
v0x62fdd7f4be00_0 .net "do_jump_id", 0 0, v0x62fdd7f4e890_0;  1 drivers
v0x62fdd7f4bec0_0 .net "enable", 0 0, v0x62fdd7f4e960_0;  1 drivers
v0x62fdd7f4bf80_0 .var "imm_out_ex", 31 0;
v0x62fdd7f4c060_0 .net "imm_out_id", 31 0, v0x62fdd7f4eb00_0;  1 drivers
v0x62fdd7f4c140_0 .var "mem_ctrl_ex", 3 0;
v0x62fdd7f4c220_0 .net "mem_ctrl_id", 3 0, v0x62fdd7f4eca0_0;  1 drivers
v0x62fdd7f4c300_0 .var "mem_do_read_ctrl_ex", 0 0;
v0x62fdd7f4c3c0_0 .net "mem_do_read_ctrl_id", 0 0, v0x62fdd7f4ee40_0;  1 drivers
v0x62fdd7f4c480_0 .var "mem_do_write_ctrl_ex", 0 0;
v0x62fdd7f4c540_0 .net "mem_do_write_ctrl_id", 0 0, v0x62fdd7f4efe0_0;  1 drivers
v0x62fdd7f4c600_0 .var "opcode_out_ex", 5 0;
v0x62fdd7f4c6e0_0 .net "opcode_out_id", 5 0, v0x62fdd7f4f180_0;  1 drivers
v0x62fdd7f4c7c0_0 .var "pc_ex", 31 0;
v0x62fdd7f4c8a0_0 .net "pc_id", 31 0, v0x62fdd7f4f320_0;  1 drivers
v0x62fdd7f4c980_0 .var "pc_plus4_ex", 31 0;
v0x62fdd7f4ca60_0 .net "pc_plus4_id", 31 0, v0x62fdd7f4f4c0_0;  1 drivers
v0x62fdd7f4cb40_0 .var "r1_reg_idx_ex", 4 0;
v0x62fdd7f4cc20_0 .net "r1_reg_idx_id", 4 0, v0x62fdd7f4f660_0;  1 drivers
v0x62fdd7f4cd00_0 .var "r2_reg_idx_ex", 4 0;
v0x62fdd7f4cde0_0 .net "r2_reg_idx_id", 4 0, v0x62fdd7f4f800_0;  1 drivers
v0x62fdd7f4d0d0_0 .var "reg1_data_ex", 31 0;
v0x62fdd7f4d1b0_0 .net "reg1_data_id", 31 0, v0x62fdd7f4fbb0_0;  1 drivers
v0x62fdd7f4d290_0 .var "reg2_data_ex", 31 0;
v0x62fdd7f4d370_0 .net "reg2_data_id", 31 0, v0x62fdd7f4fd50_0;  1 drivers
v0x62fdd7f4d450_0 .var "reg_do_write_ctrl_ex", 0 0;
v0x62fdd7f4d510_0 .net "reg_do_write_ctrl_id", 0 0, v0x62fdd7f4fef0_0;  1 drivers
v0x62fdd7f4d5d0_0 .var "reg_wr_src_ctrl_ex", 1 0;
v0x62fdd7f4d6b0_0 .net "reg_wr_src_ctrl_id", 1 0, v0x62fdd7f50090_0;  1 drivers
v0x62fdd7f4d790_0 .var "wr_reg_idx_ex", 4 0;
v0x62fdd7f4d870_0 .net "wr_reg_idx_id", 4 0, v0x62fdd7f50230_0;  1 drivers
E_0x62fdd7efe460 .event posedge, v0x62fdd7f4b940_0;
    .scope S_0x62fdd7efc7c0;
T_0 ;
    %wait E_0x62fdd7efe460;
    %load/vec4 v0x62fdd7f4b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62fdd7f4d450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62fdd7f4c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62fdd7f4c300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62fdd7f4bbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62fdd7f4bd40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x62fdd7f4ba00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62fdd7f4d5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62fdd7f2bb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62fdd7f4b670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62fdd7f2a370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62fdd7f4c140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62fdd7f4c980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62fdd7f4c7c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62fdd7f4d0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62fdd7f4d290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62fdd7f4bf80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x62fdd7f4c600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62fdd7f4cb40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62fdd7f4cd00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x62fdd7f4d790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x62fdd7f4bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x62fdd7f4d510_0;
    %assign/vec4 v0x62fdd7f4d450_0, 0;
    %load/vec4 v0x62fdd7f4c540_0;
    %assign/vec4 v0x62fdd7f4c480_0, 0;
    %load/vec4 v0x62fdd7f4c3c0_0;
    %assign/vec4 v0x62fdd7f4c300_0, 0;
    %load/vec4 v0x62fdd7f4bc80_0;
    %assign/vec4 v0x62fdd7f4bbc0_0, 0;
    %load/vec4 v0x62fdd7f4be00_0;
    %assign/vec4 v0x62fdd7f4bd40_0, 0;
    %load/vec4 v0x62fdd7f4bae0_0;
    %assign/vec4 v0x62fdd7f4ba00_0, 0;
    %load/vec4 v0x62fdd7f4d6b0_0;
    %assign/vec4 v0x62fdd7f4d5d0_0, 0;
    %load/vec4 v0x62fdd7f2bc10_0;
    %assign/vec4 v0x62fdd7f2bb70_0, 0;
    %load/vec4 v0x62fdd7f4b7a0_0;
    %assign/vec4 v0x62fdd7f4b670_0, 0;
    %load/vec4 v0x62fdd7f2b640_0;
    %assign/vec4 v0x62fdd7f2a370_0, 0;
    %load/vec4 v0x62fdd7f4c220_0;
    %assign/vec4 v0x62fdd7f4c140_0, 0;
    %load/vec4 v0x62fdd7f4ca60_0;
    %assign/vec4 v0x62fdd7f4c980_0, 0;
    %load/vec4 v0x62fdd7f4c8a0_0;
    %assign/vec4 v0x62fdd7f4c7c0_0, 0;
    %load/vec4 v0x62fdd7f4d1b0_0;
    %assign/vec4 v0x62fdd7f4d0d0_0, 0;
    %load/vec4 v0x62fdd7f4d370_0;
    %assign/vec4 v0x62fdd7f4d290_0, 0;
    %load/vec4 v0x62fdd7f4c060_0;
    %assign/vec4 v0x62fdd7f4bf80_0, 0;
    %load/vec4 v0x62fdd7f4c6e0_0;
    %assign/vec4 v0x62fdd7f4c600_0, 0;
    %load/vec4 v0x62fdd7f4cc20_0;
    %assign/vec4 v0x62fdd7f4cb40_0, 0;
    %load/vec4 v0x62fdd7f4cde0_0;
    %assign/vec4 v0x62fdd7f4cd00_0, 0;
    %load/vec4 v0x62fdd7f4d870_0;
    %assign/vec4 v0x62fdd7f4d790_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62fdd7efc500;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62fdd7f4e3b0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x62fdd7f4e3b0_0;
    %inv;
    %store/vec4 v0x62fdd7f4e3b0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x62fdd7efc500;
T_2 ;
    %load/vec4 v0x62fdd7f4fe20_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_2.0, 6;
    %vpi_call/w 4 67 "$display", "PASS: reg_do_write_ctrl_ex uninitialised!" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 4 66 "$error" {0 0 0};
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62fdd7f4e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62fdd7f4e960_0, 0, 1;
    %wait E_0x62fdd7efe460;
    %delay 2000, 0;
    %load/vec4 v0x62fdd7f4fe20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 4 76 "$display", "PASS: reg_do_write_ctrl_ex set to zero!" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 4 75 "$error" {0 0 0};
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62fdd7f4e2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62fdd7f4e960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62fdd7f4fef0_0, 0, 1;
    %wait E_0x62fdd7efe460;
    %delay 2000, 0;
    %load/vec4 v0x62fdd7f4fe20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %vpi_call/w 4 86 "$display", "PASS: reg_do_write_ctrl_id has propagated through id_ex pipeline register!" {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 4 85 "$error" {0 0 0};
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62fdd7f4e2e0_0, 0, 1;
    %wait E_0x62fdd7efe460;
    %delay 2000, 0;
    %load/vec4 v0x62fdd7f4fe20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %vpi_call/w 4 94 "$display", "PASS: reg_do_write_ctrl_ex cleared!" {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 4 93 "$error" {0 0 0};
T_2.7 ;
    %vpi_call/w 4 96 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "design/lib/opcodes.sv";
    "verif/src/id_ex_register_tb.sv";
    "design/rtl/id_ex_register.sv";
