// Seed: 3558174536
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri  id_2
);
  assign id_1 = 1 ? id_0 : id_2 - 1;
  always @(posedge 1'b0) begin
    wait (id_2);
  end
  assign id_1 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output wire id_4,
    input supply0 id_5,
    output wand id_6,
    output supply0 id_7,
    input wor id_8,
    input tri1 id_9,
    input wire id_10,
    input tri0 id_11,
    input tri id_12,
    input uwire id_13,
    output wor id_14,
    output tri0 id_15,
    output tri id_16,
    input tri0 id_17,
    output supply1 id_18,
    input tri id_19,
    input tri id_20,
    input wor id_21,
    input wand id_22,
    output supply1 id_23,
    input tri1 id_24,
    input supply1 id_25,
    input tri id_26,
    output uwire id_27,
    input wor id_28
);
  wire id_30;
  module_0(
      id_8, id_27, id_22
  );
endmodule
