ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB149:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include <string.h>
  27:Core/Src/main.c **** #include "bmp280.h"
  28:Core/Src/main.c **** #include "lis2hd12.h"
  29:Core/Src/main.c **** #include "eeprom.h"
  30:Core/Src/main.c **** #include "uart_printf.h"
  31:Core/Src/main.c **** #include "bmp280_defs.h"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  53:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_rx;
  54:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_tx;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  59:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** UART_HandleTypeDef huart1;
  63:Core/Src/main.c **** UART_HandleTypeDef huart2;
  64:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_tx;
  65:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  66:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** DMA_HandleTypeDef hdma_memtomem_dma2_stream1;
  69:Core/Src/main.c **** osThreadId defaultTaskHandle;
  70:Core/Src/main.c **** /* USER CODE BEGIN PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END PV */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.c **** void SystemClock_Config(void);
  76:Core/Src/main.c **** static void MX_GPIO_Init(void);
  77:Core/Src/main.c **** static void MX_DMA_Init(void);
  78:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  79:Core/Src/main.c **** static void MX_SPI1_Init(void);
  80:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  81:Core/Src/main.c **** static void MX_I2C3_Init(void);
  82:Core/Src/main.c **** static void MX_CRC_Init(void);
  83:Core/Src/main.c **** static void MX_RTC_Init(void);
  84:Core/Src/main.c **** void StartDefaultTask(void const *argument);
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /* USER CODE END PFP */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  91:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  92:Core/Src/main.c **** void i2c_scan(void)
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
  95:Core/Src/main.c ****   uint8_t Space[] = " - ";
  96:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
  97:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /*-[ I2C Bus Scanning ]-*/
 100:Core/Src/main.c ****   uint8_t ret;
 101:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 102:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     ret = HAL_I2C_IsDeviceReady(&hi2c3, (uint16_t)(i << 1), 3, 5);
 105:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 106:Core/Src/main.c ****     {
 107:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Space, sizeof(Space), HAL_MAX_DELAY);
 108:Core/Src/main.c ****     }
 109:Core/Src/main.c ****     else if (ret == HAL_OK)
 110:Core/Src/main.c ****     {
 111:Core/Src/main.c ****       sprintf((char *)Buffer, "0x%X", i);
 112:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     if (i % 16 == 0)
 116:Core/Src/main.c ****     {
 117:Core/Src/main.c ****       sprintf((char *)Buffer, "\r\n");
 118:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 119:Core/Src/main.c ****     }
 120:Core/Src/main.c ****   }
 121:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), HAL_MAX_DELAY);
 122:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** void print_lis2hd12_who_am_i(void)
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   uint8_t id;
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   uint8_t ret = lis2hd12_who_am_i(&id);
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   if (ret != HAL_OK)
 132:Core/Src/main.c ****   {
 133:Core/Src/main.c ****     uart_printf("Error IMU\r\n");
 134:Core/Src/main.c ****   }
 135:Core/Src/main.c ****   else
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     uart_printf("IMU ID: %#02X\r\n", id);
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** // void read_pressure(void)
 142:Core/Src/main.c **** // {
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** //   uint8_t ret;
 145:Core/Src/main.c **** //   ret = bmp280_read_pressure();
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** //   if (ret != HAL_OK)
 148:Core/Src/main.c **** //   {
 149:Core/Src/main.c **** //     uart_printf("BMP280 Error\r\n");
 150:Core/Src/main.c **** //     return;
 151:Core/Src/main.c **** //   }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** //   HAL_Delay(100);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** //   uint32_t pressure = UINT32_MAX;
 156:Core/Src/main.c **** //   ret = bmp280_get_temp(&pressure);
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** //   if (ret != HAL_OK)
 159:Core/Src/main.c **** //   {
 160:Core/Src/main.c **** //     uart_printf("Error getting temp");
 161:Core/Src/main.c **** //   }
 162:Core/Src/main.c **** //   else
 163:Core/Src/main.c **** //   {
 164:Core/Src/main.c **** //     uart_printf("Pressure %lu", pressure);
 165:Core/Src/main.c **** //   }
 166:Core/Src/main.c **** // }
 167:Core/Src/main.c **** /* USER CODE END 0 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /**
 170:Core/Src/main.c ****  * @brief  The application entry point.
 171:Core/Src/main.c ****  * @retval int
 172:Core/Src/main.c ****  */
 173:Core/Src/main.c **** int main(void)
 174:Core/Src/main.c **** {
 175:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END 1 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 182:Core/Src/main.c ****   HAL_Init();
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE END Init */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* Configure the system clock */
 189:Core/Src/main.c ****   SystemClock_Config();
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE END SysInit */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* Initialize all configured peripherals */
 196:Core/Src/main.c ****   MX_GPIO_Init();
 197:Core/Src/main.c ****   MX_DMA_Init();
 198:Core/Src/main.c ****   MX_USART2_UART_Init();
 199:Core/Src/main.c ****   MX_SPI1_Init();
 200:Core/Src/main.c ****   MX_USART1_UART_Init();
 201:Core/Src/main.c ****   MX_I2C3_Init();
 202:Core/Src/main.c ****   MX_CRC_Init();
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 5


 203:Core/Src/main.c ****   MX_RTC_Init();
 204:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 205:Core/Src/main.c ****   // uart_printf("Beginning\r\n");
 206:Core/Src/main.c ****   i2c_scan();
 207:Core/Src/main.c ****   // print_bmp280_id();
 208:Core/Src/main.c ****   print_lis2hd12_who_am_i();
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   // uint8_t data[20] = {0};
 211:Core/Src/main.c ****   // uint8_t in[20] = {0};
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   // for(uint8_t i = 0; i < sizeof(data); i++)
 214:Core/Src/main.c ****   // {
 215:Core/Src/main.c ****   //   data[i] = i;
 216:Core/Src/main.c ****   // }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   // uint8_t ret = eeprom_write(0x00, data, sizeof(data));
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   // if(ret != HAL_OK)
 221:Core/Src/main.c ****   // {
 222:Core/Src/main.c ****   //   while (1);
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   // }
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   // eeprom_read(0x00, in, sizeof(data));
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE END 2 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 231:Core/Src/main.c ****   /* add mutexes, ... */
 232:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 235:Core/Src/main.c ****   /* add semaphores, ... */
 236:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 239:Core/Src/main.c ****   /* start timers, add new ones, ... */
 240:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 243:Core/Src/main.c ****   /* add queues, ... */
 244:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* Create the thread(s) */
 247:Core/Src/main.c ****   /* definition and creation of defaultTask */
 248:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 249:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 252:Core/Src/main.c ****   /* add threads, ... */
 253:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* Start scheduler */
 256:Core/Src/main.c ****   osKernelStart();
 257:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 258:Core/Src/main.c ****   /* Infinite loop */
 259:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 6


 260:Core/Src/main.c ****   while (1)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****     HAL_GPIO_TogglePin(USR_LED1_GPIO_Port, USR_LED1_Pin);
 264:Core/Src/main.c ****     HAL_Delay(500);
 265:Core/Src/main.c ****     // read_pressure();
 266:Core/Src/main.c ****     /* USER CODE END WHILE */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   /* USER CODE END 3 */
 271:Core/Src/main.c **** }
 272:Core/Src/main.c **** 
 273:Core/Src/main.c **** /**
 274:Core/Src/main.c ****  * @brief System Clock Configuration
 275:Core/Src/main.c ****  * @retval None
 276:Core/Src/main.c ****  */
 277:Core/Src/main.c **** void SystemClock_Config(void)
 278:Core/Src/main.c **** {
 279:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 280:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 283:Core/Src/main.c ****    */
 284:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 285:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 288:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 289:Core/Src/main.c ****    */
 290:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 291:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 292:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 298:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 299:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 300:Core/Src/main.c ****   {
 301:Core/Src/main.c ****     Error_Handler();
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 305:Core/Src/main.c ****    */
 306:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 307:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 308:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 310:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c **** }
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c **** /**
 319:Core/Src/main.c ****  * @brief CRC Initialization Function
 320:Core/Src/main.c ****  * @param None
 321:Core/Src/main.c ****  * @retval None
 322:Core/Src/main.c ****  */
 323:Core/Src/main.c **** static void MX_CRC_Init(void)
 324:Core/Src/main.c **** {
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 333:Core/Src/main.c ****   hcrc.Instance = CRC;
 334:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 335:Core/Src/main.c ****   {
 336:Core/Src/main.c ****     Error_Handler();
 337:Core/Src/main.c ****   }
 338:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 341:Core/Src/main.c **** }
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** /**
 344:Core/Src/main.c ****  * @brief I2C3 Initialization Function
 345:Core/Src/main.c ****  * @param None
 346:Core/Src/main.c ****  * @retval None
 347:Core/Src/main.c ****  */
 348:Core/Src/main.c **** static void MX_I2C3_Init(void)
 349:Core/Src/main.c **** {
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 358:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 359:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 360:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 361:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 362:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 363:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 364:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 365:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 366:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 367:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 368:Core/Src/main.c ****   {
 369:Core/Src/main.c ****     Error_Handler();
 370:Core/Src/main.c ****   }
 371:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 8


 374:Core/Src/main.c **** }
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** /**
 377:Core/Src/main.c ****  * @brief RTC Initialization Function
 378:Core/Src/main.c ****  * @param None
 379:Core/Src/main.c ****  * @retval None
 380:Core/Src/main.c ****  */
 381:Core/Src/main.c **** static void MX_RTC_Init(void)
 382:Core/Src/main.c **** {
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 389:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /** Initialize RTC Only
 396:Core/Src/main.c ****    */
 397:Core/Src/main.c ****   hrtc.Instance = RTC;
 398:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 399:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 400:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 401:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 402:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 403:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 404:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 405:Core/Src/main.c ****   {
 406:Core/Src/main.c ****     Error_Handler();
 407:Core/Src/main.c ****   }
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 412:Core/Src/main.c **** 
 413:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 414:Core/Src/main.c ****    */
 415:Core/Src/main.c ****   sTime.Hours = 0x0;
 416:Core/Src/main.c ****   sTime.Minutes = 0x0;
 417:Core/Src/main.c ****   sTime.Seconds = 0x0;
 418:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 419:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 420:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 425:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 426:Core/Src/main.c ****   sDate.Date = 0x1;
 427:Core/Src/main.c ****   sDate.Year = 0x0;
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 430:Core/Src/main.c ****   {
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 9


 431:Core/Src/main.c ****     Error_Handler();
 432:Core/Src/main.c ****   }
 433:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 436:Core/Src/main.c **** }
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /**
 439:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 440:Core/Src/main.c ****  * @param None
 441:Core/Src/main.c ****  * @retval None
 442:Core/Src/main.c ****  */
 443:Core/Src/main.c **** static void MX_SPI1_Init(void)
 444:Core/Src/main.c **** {
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 453:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 454:Core/Src/main.c ****   hspi1.Instance = SPI1;
 455:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 456:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 457:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 458:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 459:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 460:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 461:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 462:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 463:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 464:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 465:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 466:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 467:Core/Src/main.c ****   {
 468:Core/Src/main.c ****     Error_Handler();
 469:Core/Src/main.c ****   }
 470:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 473:Core/Src/main.c **** }
 474:Core/Src/main.c **** 
 475:Core/Src/main.c **** /**
 476:Core/Src/main.c ****  * @brief USART1 Initialization Function
 477:Core/Src/main.c ****  * @param None
 478:Core/Src/main.c ****  * @retval None
 479:Core/Src/main.c ****  */
 480:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 481:Core/Src/main.c **** {
 482:Core/Src/main.c **** 
 483:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 484:Core/Src/main.c **** 
 485:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 486:Core/Src/main.c **** 
 487:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 10


 488:Core/Src/main.c **** 
 489:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 490:Core/Src/main.c ****   huart1.Instance = USART1;
 491:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 492:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 493:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 494:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 495:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 496:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 497:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 498:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 499:Core/Src/main.c ****   {
 500:Core/Src/main.c ****     Error_Handler();
 501:Core/Src/main.c ****   }
 502:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 505:Core/Src/main.c **** }
 506:Core/Src/main.c **** 
 507:Core/Src/main.c **** /**
 508:Core/Src/main.c ****  * @brief USART2 Initialization Function
 509:Core/Src/main.c ****  * @param None
 510:Core/Src/main.c ****  * @retval None
 511:Core/Src/main.c ****  */
 512:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 513:Core/Src/main.c **** {
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 522:Core/Src/main.c ****   huart2.Instance = USART2;
 523:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 524:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 525:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 526:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 527:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 528:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 529:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 530:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 531:Core/Src/main.c ****   {
 532:Core/Src/main.c ****     Error_Handler();
 533:Core/Src/main.c ****   }
 534:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 535:Core/Src/main.c **** 
 536:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 537:Core/Src/main.c **** }
 538:Core/Src/main.c **** 
 539:Core/Src/main.c **** /**
 540:Core/Src/main.c ****  * Enable DMA controller clock
 541:Core/Src/main.c ****  * Configure DMA for memory to memory transfers
 542:Core/Src/main.c ****  *   hdma_memtomem_dma2_stream1
 543:Core/Src/main.c ****  */
 544:Core/Src/main.c **** static void MX_DMA_Init(void)
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 11


 545:Core/Src/main.c **** {
 546:Core/Src/main.c **** 
 547:Core/Src/main.c ****   /* DMA controller clock enable */
 548:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 549:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* Configure DMA request hdma_memtomem_dma2_stream1 on DMA2_Stream1 */
 552:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Instance = DMA2_Stream1;
 553:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
 554:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 555:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 556:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 557:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 558:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 559:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 560:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
 561:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 562:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 563:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 564:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 565:Core/Src/main.c ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 566:Core/Src/main.c ****   {
 567:Core/Src/main.c ****     Error_Handler();
 568:Core/Src/main.c ****   }
 569:Core/Src/main.c **** 
 570:Core/Src/main.c ****   /* DMA interrupt init */
 571:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 572:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 573:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 574:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 575:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 576:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 577:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 578:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 579:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 580:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 581:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 582:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 583:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 584:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 585:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 586:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 587:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 588:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 589:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 590:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 591:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 592:Core/Src/main.c **** }
 593:Core/Src/main.c **** 
 594:Core/Src/main.c **** /**
 595:Core/Src/main.c ****  * @brief GPIO Initialization Function
 596:Core/Src/main.c ****  * @param None
 597:Core/Src/main.c ****  * @retval None
 598:Core/Src/main.c ****  */
 599:Core/Src/main.c **** static void MX_GPIO_Init(void)
 600:Core/Src/main.c **** {
  28              		.loc 1 600 1 view -0
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 12


  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43 0004 8AB0     		sub	sp, sp, #40
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 601:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 601 3 view .LVU1
  47              		.loc 1 601 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0594     		str	r4, [sp, #20]
  50 000a 0694     		str	r4, [sp, #24]
  51 000c 0794     		str	r4, [sp, #28]
  52 000e 0894     		str	r4, [sp, #32]
  53 0010 0994     		str	r4, [sp, #36]
 602:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 603:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 606:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 606 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 606 3 view .LVU4
  57 0012 0094     		str	r4, [sp]
  58              		.loc 1 606 3 view .LVU5
  59 0014 444B     		ldr	r3, .L3
  60 0016 1A6B     		ldr	r2, [r3, #48]
  61 0018 42F00402 		orr	r2, r2, #4
  62 001c 1A63     		str	r2, [r3, #48]
  63              		.loc 1 606 3 view .LVU6
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 02F00402 		and	r2, r2, #4
  66 0024 0092     		str	r2, [sp]
  67              		.loc 1 606 3 view .LVU7
  68 0026 009A     		ldr	r2, [sp]
  69              	.LBE4:
  70              		.loc 1 606 3 view .LVU8
 607:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  71              		.loc 1 607 3 view .LVU9
  72              	.LBB5:
  73              		.loc 1 607 3 view .LVU10
  74 0028 0194     		str	r4, [sp, #4]
  75              		.loc 1 607 3 view .LVU11
  76 002a 1A6B     		ldr	r2, [r3, #48]
  77 002c 42F08002 		orr	r2, r2, #128
  78 0030 1A63     		str	r2, [r3, #48]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 13


  79              		.loc 1 607 3 view .LVU12
  80 0032 1A6B     		ldr	r2, [r3, #48]
  81 0034 02F08002 		and	r2, r2, #128
  82 0038 0192     		str	r2, [sp, #4]
  83              		.loc 1 607 3 view .LVU13
  84 003a 019A     		ldr	r2, [sp, #4]
  85              	.LBE5:
  86              		.loc 1 607 3 view .LVU14
 608:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  87              		.loc 1 608 3 view .LVU15
  88              	.LBB6:
  89              		.loc 1 608 3 view .LVU16
  90 003c 0294     		str	r4, [sp, #8]
  91              		.loc 1 608 3 view .LVU17
  92 003e 1A6B     		ldr	r2, [r3, #48]
  93 0040 42F00102 		orr	r2, r2, #1
  94 0044 1A63     		str	r2, [r3, #48]
  95              		.loc 1 608 3 view .LVU18
  96 0046 1A6B     		ldr	r2, [r3, #48]
  97 0048 02F00102 		and	r2, r2, #1
  98 004c 0292     		str	r2, [sp, #8]
  99              		.loc 1 608 3 view .LVU19
 100 004e 029A     		ldr	r2, [sp, #8]
 101              	.LBE6:
 102              		.loc 1 608 3 view .LVU20
 609:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 103              		.loc 1 609 3 view .LVU21
 104              	.LBB7:
 105              		.loc 1 609 3 view .LVU22
 106 0050 0394     		str	r4, [sp, #12]
 107              		.loc 1 609 3 view .LVU23
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 42F00202 		orr	r2, r2, #2
 110 0058 1A63     		str	r2, [r3, #48]
 111              		.loc 1 609 3 view .LVU24
 112 005a 1A6B     		ldr	r2, [r3, #48]
 113 005c 02F00202 		and	r2, r2, #2
 114 0060 0392     		str	r2, [sp, #12]
 115              		.loc 1 609 3 view .LVU25
 116 0062 039A     		ldr	r2, [sp, #12]
 117              	.LBE7:
 118              		.loc 1 609 3 view .LVU26
 610:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 119              		.loc 1 610 3 view .LVU27
 120              	.LBB8:
 121              		.loc 1 610 3 view .LVU28
 122 0064 0494     		str	r4, [sp, #16]
 123              		.loc 1 610 3 view .LVU29
 124 0066 1A6B     		ldr	r2, [r3, #48]
 125 0068 42F00802 		orr	r2, r2, #8
 126 006c 1A63     		str	r2, [r3, #48]
 127              		.loc 1 610 3 view .LVU30
 128 006e 1B6B     		ldr	r3, [r3, #48]
 129 0070 03F00803 		and	r3, r3, #8
 130 0074 0493     		str	r3, [sp, #16]
 131              		.loc 1 610 3 view .LVU31
 132 0076 049B     		ldr	r3, [sp, #16]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 14


 133              	.LBE8:
 134              		.loc 1 610 3 view .LVU32
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 613:Core/Src/main.c ****   HAL_GPIO_WritePin(GPS_RST_GPIO_Port, GPS_RST_Pin, GPIO_PIN_SET);
 135              		.loc 1 613 3 view .LVU33
 136 0078 2C4F     		ldr	r7, .L3+4
 137 007a 0122     		movs	r2, #1
 138 007c 4FF40051 		mov	r1, #8192
 139 0080 3846     		mov	r0, r7
 140 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL0:
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 616:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, TIMEPULSE_Pin | SAFEBOOT_Pin, GPIO_PIN_RESET);
 142              		.loc 1 616 3 view .LVU34
 143 0086 DFF8ACA0 		ldr	r10, .L3+12
 144 008a 2246     		mov	r2, r4
 145 008c 6021     		movs	r1, #96
 146 008e 5046     		mov	r0, r10
 147 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL1:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 619:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin | USR_LED2_Pin | EEPROM_WP_Pin, GPIO_PIN_RESET);
 149              		.loc 1 619 3 view .LVU35
 150 0094 264E     		ldr	r6, .L3+8
 151 0096 2246     		mov	r2, r4
 152 0098 41F20301 		movw	r1, #4099
 153 009c 3046     		mov	r0, r6
 154 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL2:
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 622:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 156              		.loc 1 622 3 view .LVU36
 157 00a2 DFF89480 		ldr	r8, .L3+16
 158 00a6 0122     		movs	r2, #1
 159 00a8 0421     		movs	r1, #4
 160 00aa 4046     		mov	r0, r8
 161 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 162              	.LVL3:
 623:Core/Src/main.c **** 
 624:Core/Src/main.c ****   /*Configure GPIO pin : GPS_RST_Pin */
 625:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_RST_Pin;
 163              		.loc 1 625 3 view .LVU37
 164              		.loc 1 625 23 is_stmt 0 view .LVU38
 165 00b0 4FF40059 		mov	r9, #8192
 166 00b4 CDF81490 		str	r9, [sp, #20]
 626:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 167              		.loc 1 626 3 is_stmt 1 view .LVU39
 168              		.loc 1 626 24 is_stmt 0 view .LVU40
 169 00b8 0125     		movs	r5, #1
 170 00ba 0695     		str	r5, [sp, #24]
 627:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 627 3 is_stmt 1 view .LVU41
 172              		.loc 1 627 24 is_stmt 0 view .LVU42
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 15


 173 00bc 0794     		str	r4, [sp, #28]
 628:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 174              		.loc 1 628 3 is_stmt 1 view .LVU43
 175              		.loc 1 628 25 is_stmt 0 view .LVU44
 176 00be 0894     		str	r4, [sp, #32]
 629:Core/Src/main.c ****   HAL_GPIO_Init(GPS_RST_GPIO_Port, &GPIO_InitStruct);
 177              		.loc 1 629 3 is_stmt 1 view .LVU45
 178 00c0 05A9     		add	r1, sp, #20
 179 00c2 3846     		mov	r0, r7
 180 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /*Configure GPIO pin : GPS_INT_Pin */
 632:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_INT_Pin;
 182              		.loc 1 632 3 view .LVU46
 183              		.loc 1 632 23 is_stmt 0 view .LVU47
 184 00c8 4FF48043 		mov	r3, #16384
 185 00cc 0593     		str	r3, [sp, #20]
 633:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 186              		.loc 1 633 3 is_stmt 1 view .LVU48
 187              		.loc 1 633 24 is_stmt 0 view .LVU49
 188 00ce 0694     		str	r4, [sp, #24]
 634:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 634 3 is_stmt 1 view .LVU50
 190              		.loc 1 634 24 is_stmt 0 view .LVU51
 191 00d0 0794     		str	r4, [sp, #28]
 635:Core/Src/main.c ****   HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 635 3 is_stmt 1 view .LVU52
 193 00d2 05A9     		add	r1, sp, #20
 194 00d4 3846     		mov	r0, r7
 195 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL5:
 636:Core/Src/main.c **** 
 637:Core/Src/main.c ****   /*Configure GPIO pins : TIMEPULSE_Pin SAFEBOOT_Pin */
 638:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIMEPULSE_Pin | SAFEBOOT_Pin;
 197              		.loc 1 638 3 view .LVU53
 198              		.loc 1 638 23 is_stmt 0 view .LVU54
 199 00da 6023     		movs	r3, #96
 200 00dc 0593     		str	r3, [sp, #20]
 639:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 201              		.loc 1 639 3 is_stmt 1 view .LVU55
 202              		.loc 1 639 24 is_stmt 0 view .LVU56
 203 00de 0695     		str	r5, [sp, #24]
 640:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 204              		.loc 1 640 3 is_stmt 1 view .LVU57
 205              		.loc 1 640 24 is_stmt 0 view .LVU58
 206 00e0 0794     		str	r4, [sp, #28]
 641:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 207              		.loc 1 641 3 is_stmt 1 view .LVU59
 208              		.loc 1 641 25 is_stmt 0 view .LVU60
 209 00e2 0894     		str	r4, [sp, #32]
 642:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 210              		.loc 1 642 3 is_stmt 1 view .LVU61
 211 00e4 05A9     		add	r1, sp, #20
 212 00e6 5046     		mov	r0, r10
 213 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL6:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 16


 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin EEPROM_WP_Pin */
 645:Core/Src/main.c ****   GPIO_InitStruct.Pin = USR_LED1_Pin | USR_LED2_Pin | EEPROM_WP_Pin;
 215              		.loc 1 645 3 view .LVU62
 216              		.loc 1 645 23 is_stmt 0 view .LVU63
 217 00ec 41F20303 		movw	r3, #4099
 218 00f0 0593     		str	r3, [sp, #20]
 646:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 219              		.loc 1 646 3 is_stmt 1 view .LVU64
 220              		.loc 1 646 24 is_stmt 0 view .LVU65
 221 00f2 0695     		str	r5, [sp, #24]
 647:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 647 3 is_stmt 1 view .LVU66
 223              		.loc 1 647 24 is_stmt 0 view .LVU67
 224 00f4 0794     		str	r4, [sp, #28]
 648:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 225              		.loc 1 648 3 is_stmt 1 view .LVU68
 226              		.loc 1 648 25 is_stmt 0 view .LVU69
 227 00f6 0894     		str	r4, [sp, #32]
 649:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 228              		.loc 1 649 3 is_stmt 1 view .LVU70
 229 00f8 05A9     		add	r1, sp, #20
 230 00fa 3046     		mov	r0, r6
 231 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL7:
 650:Core/Src/main.c **** 
 651:Core/Src/main.c ****   /*Configure GPIO pin : PB13 */
 652:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 233              		.loc 1 652 3 view .LVU71
 234              		.loc 1 652 23 is_stmt 0 view .LVU72
 235 0100 CDF81490 		str	r9, [sp, #20]
 653:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 236              		.loc 1 653 3 is_stmt 1 view .LVU73
 237              		.loc 1 653 24 is_stmt 0 view .LVU74
 238 0104 0694     		str	r4, [sp, #24]
 654:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 654 3 is_stmt 1 view .LVU75
 240              		.loc 1 654 24 is_stmt 0 view .LVU76
 241 0106 0794     		str	r4, [sp, #28]
 655:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 655 3 is_stmt 1 view .LVU77
 243 0108 05A9     		add	r1, sp, #20
 244 010a 3046     		mov	r0, r6
 245 010c FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL8:
 656:Core/Src/main.c **** 
 657:Core/Src/main.c ****   /*Configure GPIO pin : BMP_CS_Pin */
 658:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_CS_Pin;
 247              		.loc 1 658 3 view .LVU78
 248              		.loc 1 658 23 is_stmt 0 view .LVU79
 249 0110 0423     		movs	r3, #4
 250 0112 0593     		str	r3, [sp, #20]
 659:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 251              		.loc 1 659 3 is_stmt 1 view .LVU80
 252              		.loc 1 659 24 is_stmt 0 view .LVU81
 253 0114 0695     		str	r5, [sp, #24]
 660:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 17


 254              		.loc 1 660 3 is_stmt 1 view .LVU82
 255              		.loc 1 660 24 is_stmt 0 view .LVU83
 256 0116 0794     		str	r4, [sp, #28]
 661:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 257              		.loc 1 661 3 is_stmt 1 view .LVU84
 258              		.loc 1 661 25 is_stmt 0 view .LVU85
 259 0118 0894     		str	r4, [sp, #32]
 662:Core/Src/main.c ****   HAL_GPIO_Init(BMP_CS_GPIO_Port, &GPIO_InitStruct);
 260              		.loc 1 662 3 is_stmt 1 view .LVU86
 261 011a 05A9     		add	r1, sp, #20
 262 011c 4046     		mov	r0, r8
 263 011e FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL9:
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 665:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 666:Core/Src/main.c **** }
 265              		.loc 1 666 1 is_stmt 0 view .LVU87
 266 0122 0AB0     		add	sp, sp, #40
 267              	.LCFI2:
 268              		.cfi_def_cfa_offset 32
 269              		@ sp needed
 270 0124 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 271              	.L4:
 272              		.align	2
 273              	.L3:
 274 0128 00380240 		.word	1073887232
 275 012c 00080240 		.word	1073874944
 276 0130 00040240 		.word	1073873920
 277 0134 00000240 		.word	1073872896
 278 0138 000C0240 		.word	1073875968
 279              		.cfi_endproc
 280              	.LFE149:
 282              		.section	.rodata.StartDefaultTask.str1.4,"aMS",%progbits,1
 283              		.align	2
 284              	.LC2:
 285 0000 20626D70 		.ascii	" bmp280_init status %d\015\012\000"
 285      3238305F 
 285      696E6974 
 285      20737461 
 285      74757320 
 286 0019 000000   		.align	2
 287              	.LC3:
 288 001c 55503A20 		.ascii	"UP: %ld, P32: %ld, P64: %ld, P64N: %ld\015\012\000"
 288      256C642C 
 288      20503332 
 288      3A20256C 
 288      642C2050 
 289 0045 000000   		.align	2
 290              	.LC4:
 291 0048 55543A20 		.ascii	"UT: %ld, T32: %ld\015\012\000"
 291      256C642C 
 291      20543332 
 291      3A20256C 
 291      640D0A00 
 292              		.section	.text.StartDefaultTask,"ax",%progbits
 293              		.align	1
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 18


 294              		.global	StartDefaultTask
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	StartDefaultTask:
 300              	.LVL10:
 301              	.LFB152:
 667:Core/Src/main.c **** 
 668:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 669:Core/Src/main.c **** static bmp280_com_fptr_t bmp280_write(uint8_t dev_id, uint8_t reg_addr, uint8_t *data, uint16_t len
 670:Core/Src/main.c **** {
 671:Core/Src/main.c **** 
 672:Core/Src/main.c ****   uint8_t ret;
 673:Core/Src/main.c ****   // This may be faster to just combine the two?
 674:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 0);
 675:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 676:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 677:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****   return (int8_t)ret;
 680:Core/Src/main.c **** }
 681:Core/Src/main.c **** 
 682:Core/Src/main.c **** static bmp280_com_fptr_t bmp280_read(uint8_t dev_id, uint8_t reg_addr, uint8_t *data, uint16_t len)
 683:Core/Src/main.c **** {
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 0);
 686:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 687:Core/Src/main.c ****   uint8_t ret = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 688:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 689:Core/Src/main.c ****   return (int8_t)ret;
 690:Core/Src/main.c **** }
 691:Core/Src/main.c **** 
 692:Core/Src/main.c **** /* USER CODE END 4 */
 693:Core/Src/main.c **** 
 694:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 695:Core/Src/main.c **** /**
 696:Core/Src/main.c ****  * @brief  Function implementing the defaultTask thread.
 697:Core/Src/main.c ****  * @param  argument: Not used
 698:Core/Src/main.c ****  * @retval None
 699:Core/Src/main.c ****  */
 700:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 701:Core/Src/main.c **** void StartDefaultTask(void const *argument)
 702:Core/Src/main.c **** {
 302              		.loc 1 702 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 80
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		.loc 1 702 1 is_stmt 0 view .LVU89
 307 0000 10B5     		push	{r4, lr}
 308              	.LCFI3:
 309              		.cfi_def_cfa_offset 8
 310              		.cfi_offset 4, -8
 311              		.cfi_offset 14, -4
 312 0002 96B0     		sub	sp, sp, #88
 313              	.LCFI4:
 314              		.cfi_def_cfa_offset 96
 703:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 19


 704:Core/Src/main.c ****   /* Infinite loop */
 705:Core/Src/main.c ****   struct bmp280_config conf;
 315              		.loc 1 705 3 is_stmt 1 view .LVU90
 706:Core/Src/main.c ****   struct bmp280_uncomp_data ucomp_data;
 316              		.loc 1 706 3 view .LVU91
 707:Core/Src/main.c ****   uint32_t pres32, pres64;
 317              		.loc 1 707 3 view .LVU92
 708:Core/Src/main.c ****   int32_t temp32;
 318              		.loc 1 708 3 view .LVU93
 709:Core/Src/main.c **** 
 710:Core/Src/main.c ****   struct bmp280_dev bmp = {
 319              		.loc 1 710 3 view .LVU94
 320              		.loc 1 710 21 is_stmt 0 view .LVU95
 321 0004 3422     		movs	r2, #52
 322 0006 0021     		movs	r1, #0
 323 0008 02A8     		add	r0, sp, #8
 324              	.LVL11:
 325              		.loc 1 710 21 view .LVU96
 326 000a FFF7FEFF 		bl	memset
 327              	.LVL12:
 328 000e 264B     		ldr	r3, .L8
 329 0010 0393     		str	r3, [sp, #12]
 330 0012 264B     		ldr	r3, .L8+4
 331 0014 0493     		str	r3, [sp, #16]
 332 0016 264B     		ldr	r3, .L8+8
 333 0018 0593     		str	r3, [sp, #20]
 711:Core/Src/main.c ****       .dev_id = 0x00,
 712:Core/Src/main.c ****       .intf = BMP280_SPI_INTF,
 713:Core/Src/main.c ****       .read = bmp280_read,
 714:Core/Src/main.c ****       .write = bmp280_write,
 715:Core/Src/main.c ****       .delay_ms = HAL_Delay};
 716:Core/Src/main.c **** 
 717:Core/Src/main.c ****   int8_t rslt = bmp280_init(&bmp);
 334              		.loc 1 717 3 is_stmt 1 view .LVU97
 335              		.loc 1 717 17 is_stmt 0 view .LVU98
 336 001a 02A8     		add	r0, sp, #8
 337 001c FFF7FEFF 		bl	bmp280_init
 338              	.LVL13:
 339 0020 0146     		mov	r1, r0
 340              	.LVL14:
 718:Core/Src/main.c ****   uart_printf(" bmp280_init status %d\r\n", rslt);
 341              		.loc 1 718 3 is_stmt 1 view .LVU99
 342 0022 2448     		ldr	r0, .L8+12
 343 0024 FFF7FEFF 		bl	uart_printf
 344              	.LVL15:
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   (void)bmp280_get_config(&conf, &bmp);
 345              		.loc 1 720 3 view .LVU100
 346              		.loc 1 720 9 is_stmt 0 view .LVU101
 347 0028 02A9     		add	r1, sp, #8
 348 002a 14A8     		add	r0, sp, #80
 349 002c FFF7FEFF 		bl	bmp280_get_config
 350              	.LVL16:
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   conf.filter = BMP280_FILTER_COEFF_2;
 351              		.loc 1 722 3 is_stmt 1 view .LVU102
 352              		.loc 1 722 15 is_stmt 0 view .LVU103
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 20


 353 0030 0123     		movs	r3, #1
 354 0032 8DF85330 		strb	r3, [sp, #83]
 723:Core/Src/main.c ****   conf.os_pres = BMP280_OS_4X;
 355              		.loc 1 723 3 is_stmt 1 view .LVU104
 356              		.loc 1 723 16 is_stmt 0 view .LVU105
 357 0036 0324     		movs	r4, #3
 358 0038 8DF85140 		strb	r4, [sp, #81]
 724:Core/Src/main.c ****   conf.os_temp = BMP280_OS_4X;
 359              		.loc 1 724 3 is_stmt 1 view .LVU106
 360              		.loc 1 724 16 is_stmt 0 view .LVU107
 361 003c 8DF85040 		strb	r4, [sp, #80]
 725:Core/Src/main.c ****   conf.odr = BMP280_ODR_1000_MS;
 362              		.loc 1 725 3 is_stmt 1 view .LVU108
 363              		.loc 1 725 12 is_stmt 0 view .LVU109
 364 0040 0523     		movs	r3, #5
 365 0042 8DF85230 		strb	r3, [sp, #82]
 726:Core/Src/main.c **** 
 727:Core/Src/main.c ****   (void)bmp280_set_config(&conf, &bmp);
 366              		.loc 1 727 3 is_stmt 1 view .LVU110
 367              		.loc 1 727 9 is_stmt 0 view .LVU111
 368 0046 02A9     		add	r1, sp, #8
 369 0048 14A8     		add	r0, sp, #80
 370 004a FFF7FEFF 		bl	bmp280_set_config
 371              	.LVL17:
 728:Core/Src/main.c **** 
 729:Core/Src/main.c ****   (void)bmp280_set_power_mode(BMP280_NORMAL_MODE, &bmp);
 372              		.loc 1 729 3 is_stmt 1 view .LVU112
 373              		.loc 1 729 9 is_stmt 0 view .LVU113
 374 004e 02A9     		add	r1, sp, #8
 375 0050 2046     		mov	r0, r4
 376 0052 FFF7FEFF 		bl	bmp280_set_power_mode
 377              	.LVL18:
 378              	.L6:
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   for (;;)
 379              		.loc 1 731 3 is_stmt 1 discriminator 1 view .LVU114
 732:Core/Src/main.c ****   {
 733:Core/Src/main.c **** 
 734:Core/Src/main.c ****     /* Reading the raw data from sensor */
 735:Core/Src/main.c ****     (void)bmp280_get_uncomp_data(&ucomp_data, &bmp);
 380              		.loc 1 735 5 discriminator 1 view .LVU115
 381              		.loc 1 735 11 is_stmt 0 discriminator 1 view .LVU116
 382 0056 02A9     		add	r1, sp, #8
 383 0058 12A8     		add	r0, sp, #72
 384 005a FFF7FEFF 		bl	bmp280_get_uncomp_data
 385              	.LVL19:
 736:Core/Src/main.c **** 
 737:Core/Src/main.c ****     /* Getting the compensated pressure using 32 bit precision */
 738:Core/Src/main.c ****     (void)bmp280_get_comp_pres_32bit(&pres32, ucomp_data.uncomp_press, &bmp);
 386              		.loc 1 738 5 is_stmt 1 discriminator 1 view .LVU117
 387              		.loc 1 738 11 is_stmt 0 discriminator 1 view .LVU118
 388 005e 02AA     		add	r2, sp, #8
 389 0060 1399     		ldr	r1, [sp, #76]
 390 0062 11A8     		add	r0, sp, #68
 391 0064 FFF7FEFF 		bl	bmp280_get_comp_pres_32bit
 392              	.LVL20:
 739:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 21


 740:Core/Src/main.c ****     /* Getting the compensated pressure using 64 bit precision */
 741:Core/Src/main.c ****     (void)bmp280_get_comp_pres_64bit(&pres64, ucomp_data.uncomp_press, &bmp);
 393              		.loc 1 741 5 is_stmt 1 discriminator 1 view .LVU119
 394              		.loc 1 741 11 is_stmt 0 discriminator 1 view .LVU120
 395 0068 02AA     		add	r2, sp, #8
 396 006a 1399     		ldr	r1, [sp, #76]
 397 006c 10A8     		add	r0, sp, #64
 398 006e FFF7FEFF 		bl	bmp280_get_comp_pres_64bit
 399              	.LVL21:
 742:Core/Src/main.c **** 
 743:Core/Src/main.c ****     uart_printf("UP: %ld, P32: %ld, P64: %ld, P64N: %ld\r\n",
 400              		.loc 1 743 5 is_stmt 1 discriminator 1 view .LVU121
 401 0072 109B     		ldr	r3, [sp, #64]
 402 0074 1A0A     		lsrs	r2, r3, #8
 403 0076 0092     		str	r2, [sp]
 404 0078 119A     		ldr	r2, [sp, #68]
 405 007a 1399     		ldr	r1, [sp, #76]
 406 007c 0E48     		ldr	r0, .L8+16
 407 007e FFF7FEFF 		bl	uart_printf
 408              	.LVL22:
 744:Core/Src/main.c ****                 ucomp_data.uncomp_press,
 745:Core/Src/main.c ****                 pres32,
 746:Core/Src/main.c ****                 pres64,
 747:Core/Src/main.c ****                 pres64 / 256);
 748:Core/Src/main.c **** 
 749:Core/Src/main.c ****     // /* Reading the raw data from sensor */
 750:Core/Src/main.c ****     (void)bmp280_get_uncomp_data(&ucomp_data, &bmp);
 409              		.loc 1 750 5 discriminator 1 view .LVU122
 410              		.loc 1 750 11 is_stmt 0 discriminator 1 view .LVU123
 411 0082 02A9     		add	r1, sp, #8
 412 0084 12A8     		add	r0, sp, #72
 413 0086 FFF7FEFF 		bl	bmp280_get_uncomp_data
 414              	.LVL23:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****     /* Getting the 32 bit compensated temperature */
 753:Core/Src/main.c ****     (void)bmp280_get_comp_temp_32bit(&temp32, ucomp_data.uncomp_temp, &bmp);
 415              		.loc 1 753 5 is_stmt 1 discriminator 1 view .LVU124
 416              		.loc 1 753 11 is_stmt 0 discriminator 1 view .LVU125
 417 008a 02AA     		add	r2, sp, #8
 418 008c 1299     		ldr	r1, [sp, #72]
 419 008e 0FA8     		add	r0, sp, #60
 420 0090 FFF7FEFF 		bl	bmp280_get_comp_temp_32bit
 421              	.LVL24:
 754:Core/Src/main.c **** 
 755:Core/Src/main.c ****     uart_printf("UT: %ld, T32: %ld\r\n", ucomp_data.uncomp_temp, temp32);
 422              		.loc 1 755 5 is_stmt 1 discriminator 1 view .LVU126
 423 0094 0F9A     		ldr	r2, [sp, #60]
 424 0096 1299     		ldr	r1, [sp, #72]
 425 0098 0848     		ldr	r0, .L8+20
 426 009a FFF7FEFF 		bl	uart_printf
 427              	.LVL25:
 756:Core/Src/main.c **** 
 757:Core/Src/main.c ****     osDelay(100);
 428              		.loc 1 757 5 discriminator 1 view .LVU127
 429 009e 6420     		movs	r0, #100
 430 00a0 FFF7FEFF 		bl	osDelay
 431              	.LVL26:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 22


 731:Core/Src/main.c ****   {
 432              		.loc 1 731 3 discriminator 1 view .LVU128
 433 00a4 D7E7     		b	.L6
 434              	.L9:
 435 00a6 00BF     		.align	2
 436              	.L8:
 437 00a8 00000000 		.word	bmp280_read
 438 00ac 00000000 		.word	bmp280_write
 439 00b0 00000000 		.word	HAL_Delay
 440 00b4 00000000 		.word	.LC2
 441 00b8 1C000000 		.word	.LC3
 442 00bc 48000000 		.word	.LC4
 443              		.cfi_endproc
 444              	.LFE152:
 446              		.section	.text.bmp280_write,"ax",%progbits
 447              		.align	1
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 452              	bmp280_write:
 453              	.LVL27:
 454              	.LFB150:
 670:Core/Src/main.c **** 
 455              		.loc 1 670 1 view -0
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 8
 458              		@ frame_needed = 0, uses_anonymous_args = 0
 670:Core/Src/main.c **** 
 459              		.loc 1 670 1 is_stmt 0 view .LVU130
 460 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 461              	.LCFI5:
 462              		.cfi_def_cfa_offset 20
 463              		.cfi_offset 4, -20
 464              		.cfi_offset 5, -16
 465              		.cfi_offset 6, -12
 466              		.cfi_offset 7, -8
 467              		.cfi_offset 14, -4
 468 0002 83B0     		sub	sp, sp, #12
 469              	.LCFI6:
 470              		.cfi_def_cfa_offset 32
 471 0004 1446     		mov	r4, r2
 472 0006 1D46     		mov	r5, r3
 473 0008 8DF80710 		strb	r1, [sp, #7]
 672:Core/Src/main.c ****   // This may be faster to just combine the two?
 474              		.loc 1 672 3 is_stmt 1 view .LVU131
 674:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 475              		.loc 1 674 3 view .LVU132
 476 000c 0F4E     		ldr	r6, .L12
 477 000e 0022     		movs	r2, #0
 478              	.LVL28:
 674:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 479              		.loc 1 674 3 is_stmt 0 view .LVU133
 480 0010 0421     		movs	r1, #4
 481              	.LVL29:
 674:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 482              		.loc 1 674 3 view .LVU134
 483 0012 3046     		mov	r0, r6
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 23


 484              	.LVL30:
 674:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 485              		.loc 1 674 3 view .LVU135
 486 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 487              	.LVL31:
 675:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 488              		.loc 1 675 3 is_stmt 1 view .LVU136
 675:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 489              		.loc 1 675 9 is_stmt 0 view .LVU137
 490 0018 0D4F     		ldr	r7, .L12+4
 491 001a 4FF0FF33 		mov	r3, #-1
 492 001e 0122     		movs	r2, #1
 493 0020 0DF10701 		add	r1, sp, #7
 494 0024 3846     		mov	r0, r7
 495 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 496              	.LVL32:
 676:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 497              		.loc 1 676 3 is_stmt 1 view .LVU138
 676:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 498              		.loc 1 676 9 is_stmt 0 view .LVU139
 499 002a 4FF0FF33 		mov	r3, #-1
 500 002e 2A46     		mov	r2, r5
 501 0030 2146     		mov	r1, r4
 502 0032 3846     		mov	r0, r7
 503 0034 FFF7FEFF 		bl	HAL_SPI_Transmit
 504              	.LVL33:
 505 0038 0446     		mov	r4, r0
 506              	.LVL34:
 677:Core/Src/main.c **** 
 507              		.loc 1 677 3 is_stmt 1 view .LVU140
 508 003a 0122     		movs	r2, #1
 509 003c 0421     		movs	r1, #4
 510 003e 3046     		mov	r0, r6
 511 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 512              	.LVL35:
 679:Core/Src/main.c **** }
 513              		.loc 1 679 3 view .LVU141
 680:Core/Src/main.c **** 
 514              		.loc 1 680 1 is_stmt 0 view .LVU142
 515 0044 60B2     		sxtb	r0, r4
 516 0046 03B0     		add	sp, sp, #12
 517              	.LCFI7:
 518              		.cfi_def_cfa_offset 20
 519              		@ sp needed
 520 0048 F0BD     		pop	{r4, r5, r6, r7, pc}
 521              	.LVL36:
 522              	.L13:
 680:Core/Src/main.c **** 
 523              		.loc 1 680 1 view .LVU143
 524 004a 00BF     		.align	2
 525              	.L12:
 526 004c 000C0240 		.word	1073875968
 527 0050 00000000 		.word	hspi1
 528              		.cfi_endproc
 529              	.LFE150:
 531              		.section	.text.bmp280_read,"ax",%progbits
 532              		.align	1
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 24


 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 537              	bmp280_read:
 538              	.LVL37:
 539              	.LFB151:
 683:Core/Src/main.c **** 
 540              		.loc 1 683 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 8
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 683:Core/Src/main.c **** 
 544              		.loc 1 683 1 is_stmt 0 view .LVU145
 545 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 546              	.LCFI8:
 547              		.cfi_def_cfa_offset 20
 548              		.cfi_offset 4, -20
 549              		.cfi_offset 5, -16
 550              		.cfi_offset 6, -12
 551              		.cfi_offset 7, -8
 552              		.cfi_offset 14, -4
 553 0002 83B0     		sub	sp, sp, #12
 554              	.LCFI9:
 555              		.cfi_def_cfa_offset 32
 556 0004 1446     		mov	r4, r2
 557 0006 1D46     		mov	r5, r3
 558 0008 8DF80710 		strb	r1, [sp, #7]
 685:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 559              		.loc 1 685 3 is_stmt 1 view .LVU146
 560 000c 0F4E     		ldr	r6, .L16
 561 000e 0022     		movs	r2, #0
 562              	.LVL38:
 685:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 563              		.loc 1 685 3 is_stmt 0 view .LVU147
 564 0010 0421     		movs	r1, #4
 565              	.LVL39:
 685:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 566              		.loc 1 685 3 view .LVU148
 567 0012 3046     		mov	r0, r6
 568              	.LVL40:
 685:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 569              		.loc 1 685 3 view .LVU149
 570 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 571              	.LVL41:
 686:Core/Src/main.c ****   uint8_t ret = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 572              		.loc 1 686 3 is_stmt 1 view .LVU150
 573 0018 0D4F     		ldr	r7, .L16+4
 574 001a 4FF0FF33 		mov	r3, #-1
 575 001e 0122     		movs	r2, #1
 576 0020 0DF10701 		add	r1, sp, #7
 577 0024 3846     		mov	r0, r7
 578 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 579              	.LVL42:
 687:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 580              		.loc 1 687 3 view .LVU151
 687:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 581              		.loc 1 687 17 is_stmt 0 view .LVU152
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 25


 582 002a 4FF0FF33 		mov	r3, #-1
 583 002e 2A46     		mov	r2, r5
 584 0030 2146     		mov	r1, r4
 585 0032 3846     		mov	r0, r7
 586 0034 FFF7FEFF 		bl	HAL_SPI_Receive
 587              	.LVL43:
 588 0038 0446     		mov	r4, r0
 589              	.LVL44:
 688:Core/Src/main.c ****   return (int8_t)ret;
 590              		.loc 1 688 3 is_stmt 1 view .LVU153
 591 003a 0122     		movs	r2, #1
 592 003c 0421     		movs	r1, #4
 593 003e 3046     		mov	r0, r6
 594 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 595              	.LVL45:
 689:Core/Src/main.c **** }
 596              		.loc 1 689 3 view .LVU154
 690:Core/Src/main.c **** 
 597              		.loc 1 690 1 is_stmt 0 view .LVU155
 598 0044 60B2     		sxtb	r0, r4
 599 0046 03B0     		add	sp, sp, #12
 600              	.LCFI10:
 601              		.cfi_def_cfa_offset 20
 602              		@ sp needed
 603 0048 F0BD     		pop	{r4, r5, r6, r7, pc}
 604              	.LVL46:
 605              	.L17:
 690:Core/Src/main.c **** 
 606              		.loc 1 690 1 view .LVU156
 607 004a 00BF     		.align	2
 608              	.L16:
 609 004c 000C0240 		.word	1073875968
 610 0050 00000000 		.word	hspi1
 611              		.cfi_endproc
 612              	.LFE151:
 614              		.section	.rodata.i2c_scan.str1.4,"aMS",%progbits,1
 615              		.align	2
 616              	.LC7:
 617 0000 30782558 		.ascii	"0x%X\000"
 617      00
 618 0005 000000   		.align	2
 619              	.LC8:
 620 0008 0D0A00   		.ascii	"\015\012\000"
 621 000b 00       		.align	2
 622              	.LC5:
 623 000c 53746172 		.ascii	"Starting I2C Scanning: \015\012\000"
 623      74696E67 
 623      20493243 
 623      20536361 
 623      6E6E696E 
 624 0026 0000     		.align	2
 625              	.LC6:
 626 0028 446F6E65 		.ascii	"Done! \015\012\015\012\000"
 626      21200D0A 
 626      0D0A00
 627              		.section	.text.i2c_scan,"ax",%progbits
 628              		.align	1
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 26


 629              		.global	i2c_scan
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 634              	i2c_scan:
 635              	.LFB138:
  93:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
 636              		.loc 1 93 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 72
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640 0000 30B5     		push	{r4, r5, lr}
 641              	.LCFI11:
 642              		.cfi_def_cfa_offset 12
 643              		.cfi_offset 4, -12
 644              		.cfi_offset 5, -8
 645              		.cfi_offset 14, -4
 646 0002 93B0     		sub	sp, sp, #76
 647              	.LCFI12:
 648              		.cfi_def_cfa_offset 88
  94:Core/Src/main.c ****   uint8_t Space[] = " - ";
 649              		.loc 1 94 3 view .LVU158
  94:Core/Src/main.c ****   uint8_t Space[] = " - ";
 650              		.loc 1 94 11 is_stmt 0 view .LVU159
 651 0004 0023     		movs	r3, #0
 652 0006 0B93     		str	r3, [sp, #44]
 653 0008 0C93     		str	r3, [sp, #48]
 654 000a 0D93     		str	r3, [sp, #52]
 655 000c 0E93     		str	r3, [sp, #56]
 656 000e 0F93     		str	r3, [sp, #60]
 657 0010 1093     		str	r3, [sp, #64]
 658 0012 8DF84430 		strb	r3, [sp, #68]
  95:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 659              		.loc 1 95 3 is_stmt 1 view .LVU160
  95:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 660              		.loc 1 95 11 is_stmt 0 view .LVU161
 661 0016 2B4B     		ldr	r3, .L27
 662 0018 0A93     		str	r3, [sp, #40]
  96:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 663              		.loc 1 96 3 is_stmt 1 view .LVU162
  96:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 664              		.loc 1 96 11 is_stmt 0 view .LVU163
 665 001a 03AC     		add	r4, sp, #12
 666 001c 2A4D     		ldr	r5, .L27+4
 667 001e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 668 0020 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 669 0022 95E80700 		ldm	r5, {r0, r1, r2}
 670 0026 03C4     		stmia	r4!, {r0, r1}
 671 0028 2280     		strh	r2, [r4]	@ movhi
  97:Core/Src/main.c **** 
 672              		.loc 1 97 3 is_stmt 1 view .LVU164
  97:Core/Src/main.c **** 
 673              		.loc 1 97 11 is_stmt 0 view .LVU165
 674 002a 284A     		ldr	r2, .L27+8
 675 002c 6B46     		mov	r3, sp
 676 002e 07CA     		ldm	r2, {r0, r1, r2}
 677 0030 03C3     		stmia	r3!, {r0, r1}
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 27


 678 0032 23F8022B 		strh	r2, [r3], #2	@ movhi
 679 0036 120C     		lsrs	r2, r2, #16
 680 0038 1A70     		strb	r2, [r3]
 100:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 681              		.loc 1 100 3 is_stmt 1 view .LVU166
 101:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 682              		.loc 1 101 3 view .LVU167
 683 003a 4FF0FF33 		mov	r3, #-1
 684 003e 1A22     		movs	r2, #26
 685 0040 03A9     		add	r1, sp, #12
 686 0042 2348     		ldr	r0, .L27+12
 687 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 688              	.LVL47:
 102:Core/Src/main.c ****   {
 689              		.loc 1 102 3 view .LVU168
 690              	.LBB9:
 102:Core/Src/main.c ****   {
 691              		.loc 1 102 8 view .LVU169
 102:Core/Src/main.c ****   {
 692              		.loc 1 102 16 is_stmt 0 view .LVU170
 693 0048 0124     		movs	r4, #1
 102:Core/Src/main.c ****   {
 694              		.loc 1 102 3 view .LVU171
 695 004a 10E0     		b	.L19
 696              	.LVL48:
 697              	.L20:
 109:Core/Src/main.c ****     {
 698              		.loc 1 109 10 is_stmt 1 view .LVU172
 111:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 699              		.loc 1 111 7 view .LVU173
 700 004c 2246     		mov	r2, r4
 701 004e 2149     		ldr	r1, .L27+16
 702 0050 0BA8     		add	r0, sp, #44
 703              	.LVL49:
 111:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 704              		.loc 1 111 7 is_stmt 0 view .LVU174
 705 0052 FFF7FEFF 		bl	sprintf
 706              	.LVL50:
 112:Core/Src/main.c ****     }
 707              		.loc 1 112 7 is_stmt 1 view .LVU175
 708 0056 4FF0FF33 		mov	r3, #-1
 709 005a 1922     		movs	r2, #25
 710 005c 0BA9     		add	r1, sp, #44
 711 005e 1C48     		ldr	r0, .L27+12
 712 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 713              	.LVL51:
 714              	.L21:
 115:Core/Src/main.c ****     {
 715              		.loc 1 115 5 view .LVU176
 115:Core/Src/main.c ****     {
 716              		.loc 1 115 8 is_stmt 0 view .LVU177
 717 0064 14F00F0F 		tst	r4, #15
 718 0068 14D0     		beq	.L25
 719              	.L22:
 102:Core/Src/main.c ****   {
 720              		.loc 1 102 33 is_stmt 1 discriminator 2 view .LVU178
 721 006a 0134     		adds	r4, r4, #1
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 28


 722              	.LVL52:
 102:Core/Src/main.c ****   {
 723              		.loc 1 102 33 is_stmt 0 discriminator 2 view .LVU179
 724 006c E4B2     		uxtb	r4, r4
 725              	.LVL53:
 726              	.L19:
 102:Core/Src/main.c ****   {
 727              		.loc 1 102 25 is_stmt 1 discriminator 1 view .LVU180
 728 006e 14F0800F 		tst	r4, #128
 729 0072 1ED1     		bne	.L26
 104:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 730              		.loc 1 104 5 view .LVU181
 104:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 731              		.loc 1 104 11 is_stmt 0 view .LVU182
 732 0074 0523     		movs	r3, #5
 733 0076 0322     		movs	r2, #3
 734 0078 6100     		lsls	r1, r4, #1
 735 007a 1748     		ldr	r0, .L27+20
 736 007c FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 737              	.LVL54:
 105:Core/Src/main.c ****     {
 738              		.loc 1 105 5 is_stmt 1 view .LVU183
 105:Core/Src/main.c ****     {
 739              		.loc 1 105 8 is_stmt 0 view .LVU184
 740 0080 0028     		cmp	r0, #0
 741 0082 E3D0     		beq	.L20
 107:Core/Src/main.c ****     }
 742              		.loc 1 107 7 is_stmt 1 view .LVU185
 743 0084 4FF0FF33 		mov	r3, #-1
 744 0088 0422     		movs	r2, #4
 745 008a 0AA9     		add	r1, sp, #40
 746 008c 1048     		ldr	r0, .L27+12
 747              	.LVL55:
 107:Core/Src/main.c ****     }
 748              		.loc 1 107 7 is_stmt 0 view .LVU186
 749 008e FFF7FEFF 		bl	HAL_UART_Transmit
 750              	.LVL56:
 751 0092 E7E7     		b	.L21
 752              	.L25:
 117:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 753              		.loc 1 117 7 is_stmt 1 view .LVU187
 754 0094 114B     		ldr	r3, .L27+24
 755 0096 1B68     		ldr	r3, [r3]
 756 0098 ADF82C30 		strh	r3, [sp, #44]	@ movhi
 757 009c 1B0C     		lsrs	r3, r3, #16
 758 009e 8DF82E30 		strb	r3, [sp, #46]
 118:Core/Src/main.c ****     }
 759              		.loc 1 118 7 view .LVU188
 760 00a2 4FF0FF33 		mov	r3, #-1
 761 00a6 1922     		movs	r2, #25
 762 00a8 0BA9     		add	r1, sp, #44
 763 00aa 0948     		ldr	r0, .L27+12
 764 00ac FFF7FEFF 		bl	HAL_UART_Transmit
 765              	.LVL57:
 766 00b0 DBE7     		b	.L22
 767              	.LVL58:
 768              	.L26:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 29


 118:Core/Src/main.c ****     }
 769              		.loc 1 118 7 is_stmt 0 view .LVU189
 770              	.LBE9:
 121:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 771              		.loc 1 121 3 is_stmt 1 view .LVU190
 772 00b2 4FF0FF33 		mov	r3, #-1
 773 00b6 0B22     		movs	r2, #11
 774 00b8 6946     		mov	r1, sp
 775 00ba 0548     		ldr	r0, .L27+12
 776 00bc FFF7FEFF 		bl	HAL_UART_Transmit
 777              	.LVL59:
 123:Core/Src/main.c **** 
 778              		.loc 1 123 1 is_stmt 0 view .LVU191
 779 00c0 13B0     		add	sp, sp, #76
 780              	.LCFI13:
 781              		.cfi_def_cfa_offset 12
 782              		@ sp needed
 783 00c2 30BD     		pop	{r4, r5, pc}
 784              	.LVL60:
 785              	.L28:
 123:Core/Src/main.c **** 
 786              		.loc 1 123 1 view .LVU192
 787              		.align	2
 788              	.L27:
 789 00c4 202D2000 		.word	2108704
 790 00c8 0C000000 		.word	.LC5
 791 00cc 28000000 		.word	.LC6
 792 00d0 00000000 		.word	huart1
 793 00d4 00000000 		.word	.LC7
 794 00d8 00000000 		.word	hi2c3
 795 00dc 08000000 		.word	.LC8
 796              		.cfi_endproc
 797              	.LFE138:
 799              		.section	.rodata.print_lis2hd12_who_am_i.str1.4,"aMS",%progbits,1
 800              		.align	2
 801              	.LC9:
 802 0000 4572726F 		.ascii	"Error IMU\015\012\000"
 802      7220494D 
 802      550D0A00 
 803              		.align	2
 804              	.LC10:
 805 000c 494D5520 		.ascii	"IMU ID: %#02X\015\012\000"
 805      49443A20 
 805      25233032 
 805      580D0A00 
 806              		.section	.text.print_lis2hd12_who_am_i,"ax",%progbits
 807              		.align	1
 808              		.global	print_lis2hd12_who_am_i
 809              		.syntax unified
 810              		.thumb
 811              		.thumb_func
 813              	print_lis2hd12_who_am_i:
 814              	.LFB139:
 126:Core/Src/main.c ****   uint8_t id;
 815              		.loc 1 126 1 is_stmt 1 view -0
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 30


 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819 0000 00B5     		push	{lr}
 820              	.LCFI14:
 821              		.cfi_def_cfa_offset 4
 822              		.cfi_offset 14, -4
 823 0002 83B0     		sub	sp, sp, #12
 824              	.LCFI15:
 825              		.cfi_def_cfa_offset 16
 127:Core/Src/main.c **** 
 826              		.loc 1 127 3 view .LVU194
 129:Core/Src/main.c **** 
 827              		.loc 1 129 3 view .LVU195
 129:Core/Src/main.c **** 
 828              		.loc 1 129 17 is_stmt 0 view .LVU196
 829 0004 0DF10700 		add	r0, sp, #7
 830 0008 FFF7FEFF 		bl	lis2hd12_who_am_i
 831              	.LVL61:
 131:Core/Src/main.c ****   {
 832              		.loc 1 131 3 is_stmt 1 view .LVU197
 131:Core/Src/main.c ****   {
 833              		.loc 1 131 6 is_stmt 0 view .LVU198
 834 000c 28B1     		cbz	r0, .L30
 133:Core/Src/main.c ****   }
 835              		.loc 1 133 5 is_stmt 1 view .LVU199
 836 000e 0648     		ldr	r0, .L33
 837              	.LVL62:
 133:Core/Src/main.c ****   }
 838              		.loc 1 133 5 is_stmt 0 view .LVU200
 839 0010 FFF7FEFF 		bl	uart_printf
 840              	.LVL63:
 841              	.L29:
 139:Core/Src/main.c **** 
 842              		.loc 1 139 1 view .LVU201
 843 0014 03B0     		add	sp, sp, #12
 844              	.LCFI16:
 845              		.cfi_remember_state
 846              		.cfi_def_cfa_offset 4
 847              		@ sp needed
 848 0016 5DF804FB 		ldr	pc, [sp], #4
 849              	.LVL64:
 850              	.L30:
 851              	.LCFI17:
 852              		.cfi_restore_state
 137:Core/Src/main.c ****   }
 853              		.loc 1 137 5 is_stmt 1 view .LVU202
 854 001a 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 855 001e 0348     		ldr	r0, .L33+4
 856              	.LVL65:
 137:Core/Src/main.c ****   }
 857              		.loc 1 137 5 is_stmt 0 view .LVU203
 858 0020 FFF7FEFF 		bl	uart_printf
 859              	.LVL66:
 139:Core/Src/main.c **** 
 860              		.loc 1 139 1 view .LVU204
 861 0024 F6E7     		b	.L29
 862              	.L34:
 863 0026 00BF     		.align	2
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 31


 864              	.L33:
 865 0028 00000000 		.word	.LC9
 866 002c 0C000000 		.word	.LC10
 867              		.cfi_endproc
 868              	.LFE139:
 870              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 871              		.align	1
 872              		.global	HAL_TIM_PeriodElapsedCallback
 873              		.syntax unified
 874              		.thumb
 875              		.thumb_func
 877              	HAL_TIM_PeriodElapsedCallback:
 878              	.LVL67:
 879              	.LFB153:
 758:Core/Src/main.c ****   }
 759:Core/Src/main.c ****   /* USER CODE END 5 */
 760:Core/Src/main.c **** }
 761:Core/Src/main.c **** 
 762:Core/Src/main.c **** /**
 763:Core/Src/main.c ****  * @brief  Period elapsed callback in non blocking mode
 764:Core/Src/main.c ****  * @note   This function is called  when TIM4 interrupt took place, inside
 765:Core/Src/main.c ****  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 766:Core/Src/main.c ****  * a global variable "uwTick" used as application time base.
 767:Core/Src/main.c ****  * @param  htim : TIM handle
 768:Core/Src/main.c ****  * @retval None
 769:Core/Src/main.c ****  */
 770:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 771:Core/Src/main.c **** {
 880              		.loc 1 771 1 is_stmt 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884              		.loc 1 771 1 is_stmt 0 view .LVU206
 885 0000 08B5     		push	{r3, lr}
 886              	.LCFI18:
 887              		.cfi_def_cfa_offset 8
 888              		.cfi_offset 3, -8
 889              		.cfi_offset 14, -4
 772:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 773:Core/Src/main.c **** 
 774:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 775:Core/Src/main.c ****   if (htim->Instance == TIM4)
 890              		.loc 1 775 3 is_stmt 1 view .LVU207
 891              		.loc 1 775 11 is_stmt 0 view .LVU208
 892 0002 0268     		ldr	r2, [r0]
 893              		.loc 1 775 6 view .LVU209
 894 0004 034B     		ldr	r3, .L39
 895 0006 9A42     		cmp	r2, r3
 896 0008 00D0     		beq	.L38
 897              	.LVL68:
 898              	.L35:
 776:Core/Src/main.c ****   {
 777:Core/Src/main.c ****     HAL_IncTick();
 778:Core/Src/main.c ****   }
 779:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   /* USER CODE END Callback 1 */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 32


 782:Core/Src/main.c **** }
 899              		.loc 1 782 1 view .LVU210
 900 000a 08BD     		pop	{r3, pc}
 901              	.LVL69:
 902              	.L38:
 777:Core/Src/main.c ****   }
 903              		.loc 1 777 5 is_stmt 1 view .LVU211
 904 000c FFF7FEFF 		bl	HAL_IncTick
 905              	.LVL70:
 906              		.loc 1 782 1 is_stmt 0 view .LVU212
 907 0010 FBE7     		b	.L35
 908              	.L40:
 909 0012 00BF     		.align	2
 910              	.L39:
 911 0014 00080040 		.word	1073743872
 912              		.cfi_endproc
 913              	.LFE153:
 915              		.section	.text.Error_Handler,"ax",%progbits
 916              		.align	1
 917              		.global	Error_Handler
 918              		.syntax unified
 919              		.thumb
 920              		.thumb_func
 922              	Error_Handler:
 923              	.LFB154:
 783:Core/Src/main.c **** 
 784:Core/Src/main.c **** /**
 785:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 786:Core/Src/main.c ****  * @retval None
 787:Core/Src/main.c ****  */
 788:Core/Src/main.c **** void Error_Handler(void)
 789:Core/Src/main.c **** {
 924              		.loc 1 789 1 is_stmt 1 view -0
 925              		.cfi_startproc
 926              		@ Volatile: function does not return.
 927              		@ args = 0, pretend = 0, frame = 0
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 790:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 791:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 792:Core/Src/main.c ****   __disable_irq();
 930              		.loc 1 792 3 view .LVU214
 931              	.LBB10:
 932              	.LBI10:
 933              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 33


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 34


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 35


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 934              		.loc 2 140 27 view .LVU215
 935              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 936              		.loc 2 142 3 view .LVU216
 937              		.syntax unified
 938              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 939 0000 72B6     		cpsid i
 940              	@ 0 "" 2
 941              		.thumb
 942              		.syntax unified
 943              	.L42:
 944              	.LBE11:
 945              	.LBE10:
 793:Core/Src/main.c ****   while (1)
 946              		.loc 1 793 3 discriminator 1 view .LVU217
 794:Core/Src/main.c ****   {
 795:Core/Src/main.c ****   }
 947              		.loc 1 795 3 discriminator 1 view .LVU218
 793:Core/Src/main.c ****   while (1)
 948              		.loc 1 793 9 discriminator 1 view .LVU219
 949 0002 FEE7     		b	.L42
 950              		.cfi_endproc
 951              	.LFE154:
 953              		.section	.text.MX_DMA_Init,"ax",%progbits
 954              		.align	1
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	MX_DMA_Init:
 960              	.LFB148:
 545:Core/Src/main.c **** 
 961              		.loc 1 545 1 view -0
 962              		.cfi_startproc
 963              		@ args = 0, pretend = 0, frame = 8
 964              		@ frame_needed = 0, uses_anonymous_args = 0
 965 0000 00B5     		push	{lr}
 966              	.LCFI19:
 967              		.cfi_def_cfa_offset 4
 968              		.cfi_offset 14, -4
 969 0002 83B0     		sub	sp, sp, #12
 970              	.LCFI20:
 971              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 36


 548:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 972              		.loc 1 548 3 view .LVU221
 973              	.LBB12:
 548:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 974              		.loc 1 548 3 view .LVU222
 975 0004 0023     		movs	r3, #0
 976 0006 0093     		str	r3, [sp]
 548:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 977              		.loc 1 548 3 view .LVU223
 978 0008 344A     		ldr	r2, .L47
 979 000a 116B     		ldr	r1, [r2, #48]
 980 000c 41F40011 		orr	r1, r1, #2097152
 981 0010 1163     		str	r1, [r2, #48]
 548:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 982              		.loc 1 548 3 view .LVU224
 983 0012 116B     		ldr	r1, [r2, #48]
 984 0014 01F40011 		and	r1, r1, #2097152
 985 0018 0091     		str	r1, [sp]
 548:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 986              		.loc 1 548 3 view .LVU225
 987 001a 0099     		ldr	r1, [sp]
 988              	.LBE12:
 548:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 989              		.loc 1 548 3 view .LVU226
 549:Core/Src/main.c **** 
 990              		.loc 1 549 3 view .LVU227
 991              	.LBB13:
 549:Core/Src/main.c **** 
 992              		.loc 1 549 3 view .LVU228
 993 001c 0193     		str	r3, [sp, #4]
 549:Core/Src/main.c **** 
 994              		.loc 1 549 3 view .LVU229
 995 001e 116B     		ldr	r1, [r2, #48]
 996 0020 41F48001 		orr	r1, r1, #4194304
 997 0024 1163     		str	r1, [r2, #48]
 549:Core/Src/main.c **** 
 998              		.loc 1 549 3 view .LVU230
 999 0026 126B     		ldr	r2, [r2, #48]
 1000 0028 02F48002 		and	r2, r2, #4194304
 1001 002c 0192     		str	r2, [sp, #4]
 549:Core/Src/main.c **** 
 1002              		.loc 1 549 3 view .LVU231
 1003 002e 019A     		ldr	r2, [sp, #4]
 1004              	.LBE13:
 549:Core/Src/main.c **** 
 1005              		.loc 1 549 3 view .LVU232
 552:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
 1006              		.loc 1 552 3 view .LVU233
 552:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
 1007              		.loc 1 552 39 is_stmt 0 view .LVU234
 1008 0030 2B48     		ldr	r0, .L47+4
 1009 0032 2C4A     		ldr	r2, .L47+8
 1010 0034 0260     		str	r2, [r0]
 553:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 1011              		.loc 1 553 3 is_stmt 1 view .LVU235
 553:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 1012              		.loc 1 553 43 is_stmt 0 view .LVU236
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 37


 1013 0036 4360     		str	r3, [r0, #4]
 554:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 1014              		.loc 1 554 3 is_stmt 1 view .LVU237
 554:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 1015              		.loc 1 554 45 is_stmt 0 view .LVU238
 1016 0038 8022     		movs	r2, #128
 1017 003a 8260     		str	r2, [r0, #8]
 555:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 1018              		.loc 1 555 3 is_stmt 1 view .LVU239
 555:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 1019              		.loc 1 555 45 is_stmt 0 view .LVU240
 1020 003c 4FF40072 		mov	r2, #512
 1021 0040 C260     		str	r2, [r0, #12]
 556:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1022              		.loc 1 556 3 is_stmt 1 view .LVU241
 556:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1023              		.loc 1 556 42 is_stmt 0 view .LVU242
 1024 0042 4FF48062 		mov	r2, #1024
 1025 0046 0261     		str	r2, [r0, #16]
 557:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1026              		.loc 1 557 3 is_stmt 1 view .LVU243
 557:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1027              		.loc 1 557 55 is_stmt 0 view .LVU244
 1028 0048 4361     		str	r3, [r0, #20]
 558:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 1029              		.loc 1 558 3 is_stmt 1 view .LVU245
 558:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 1030              		.loc 1 558 52 is_stmt 0 view .LVU246
 1031 004a 8361     		str	r3, [r0, #24]
 559:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
 1032              		.loc 1 559 3 is_stmt 1 view .LVU247
 559:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
 1033              		.loc 1 559 40 is_stmt 0 view .LVU248
 1034 004c C361     		str	r3, [r0, #28]
 560:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1035              		.loc 1 560 3 is_stmt 1 view .LVU249
 560:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1036              		.loc 1 560 44 is_stmt 0 view .LVU250
 1037 004e 0362     		str	r3, [r0, #32]
 561:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1038              		.loc 1 561 3 is_stmt 1 view .LVU251
 561:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1039              		.loc 1 561 44 is_stmt 0 view .LVU252
 1040 0050 0422     		movs	r2, #4
 1041 0052 4262     		str	r2, [r0, #36]
 562:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 1042              		.loc 1 562 3 is_stmt 1 view .LVU253
 562:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 1043              		.loc 1 562 49 is_stmt 0 view .LVU254
 1044 0054 0322     		movs	r2, #3
 1045 0056 8262     		str	r2, [r0, #40]
 563:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1046              		.loc 1 563 3 is_stmt 1 view .LVU255
 563:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1047              		.loc 1 563 44 is_stmt 0 view .LVU256
 1048 0058 C362     		str	r3, [r0, #44]
 564:Core/Src/main.c ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 38


 1049              		.loc 1 564 3 is_stmt 1 view .LVU257
 564:Core/Src/main.c ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 1050              		.loc 1 564 47 is_stmt 0 view .LVU258
 1051 005a 0363     		str	r3, [r0, #48]
 565:Core/Src/main.c ****   {
 1052              		.loc 1 565 3 is_stmt 1 view .LVU259
 565:Core/Src/main.c ****   {
 1053              		.loc 1 565 7 is_stmt 0 view .LVU260
 1054 005c FFF7FEFF 		bl	HAL_DMA_Init
 1055              	.LVL71:
 565:Core/Src/main.c ****   {
 1056              		.loc 1 565 6 view .LVU261
 1057 0060 D0BB     		cbnz	r0, .L46
 572:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 1058              		.loc 1 572 3 is_stmt 1 view .LVU262
 1059 0062 0022     		movs	r2, #0
 1060 0064 0521     		movs	r1, #5
 1061 0066 0C20     		movs	r0, #12
 1062 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1063              	.LVL72:
 573:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 1064              		.loc 1 573 3 view .LVU263
 1065 006c 0C20     		movs	r0, #12
 1066 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1067              	.LVL73:
 575:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 1068              		.loc 1 575 3 view .LVU264
 1069 0072 0022     		movs	r2, #0
 1070 0074 0521     		movs	r1, #5
 1071 0076 0F20     		movs	r0, #15
 1072 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1073              	.LVL74:
 576:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 1074              		.loc 1 576 3 view .LVU265
 1075 007c 0F20     		movs	r0, #15
 1076 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1077              	.LVL75:
 578:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 1078              		.loc 1 578 3 view .LVU266
 1079 0082 0022     		movs	r2, #0
 1080 0084 0521     		movs	r1, #5
 1081 0086 1020     		movs	r0, #16
 1082 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1083              	.LVL76:
 579:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 1084              		.loc 1 579 3 view .LVU267
 1085 008c 1020     		movs	r0, #16
 1086 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1087              	.LVL77:
 581:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 1088              		.loc 1 581 3 view .LVU268
 1089 0092 0022     		movs	r2, #0
 1090 0094 0521     		movs	r1, #5
 1091 0096 1120     		movs	r0, #17
 1092 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1093              	.LVL78:
 582:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 39


 1094              		.loc 1 582 3 view .LVU269
 1095 009c 1120     		movs	r0, #17
 1096 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1097              	.LVL79:
 584:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 1098              		.loc 1 584 3 view .LVU270
 1099 00a2 0022     		movs	r2, #0
 1100 00a4 0521     		movs	r1, #5
 1101 00a6 3820     		movs	r0, #56
 1102 00a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1103              	.LVL80:
 585:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 1104              		.loc 1 585 3 view .LVU271
 1105 00ac 3820     		movs	r0, #56
 1106 00ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1107              	.LVL81:
 587:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 1108              		.loc 1 587 3 view .LVU272
 1109 00b2 0022     		movs	r2, #0
 1110 00b4 0521     		movs	r1, #5
 1111 00b6 3B20     		movs	r0, #59
 1112 00b8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1113              	.LVL82:
 588:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 1114              		.loc 1 588 3 view .LVU273
 1115 00bc 3B20     		movs	r0, #59
 1116 00be FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1117              	.LVL83:
 590:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 1118              		.loc 1 590 3 view .LVU274
 1119 00c2 0022     		movs	r2, #0
 1120 00c4 0521     		movs	r1, #5
 1121 00c6 4620     		movs	r0, #70
 1122 00c8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1123              	.LVL84:
 591:Core/Src/main.c **** }
 1124              		.loc 1 591 3 view .LVU275
 1125 00cc 4620     		movs	r0, #70
 1126 00ce FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1127              	.LVL85:
 592:Core/Src/main.c **** 
 1128              		.loc 1 592 1 is_stmt 0 view .LVU276
 1129 00d2 03B0     		add	sp, sp, #12
 1130              	.LCFI21:
 1131              		.cfi_remember_state
 1132              		.cfi_def_cfa_offset 4
 1133              		@ sp needed
 1134 00d4 5DF804FB 		ldr	pc, [sp], #4
 1135              	.L46:
 1136              	.LCFI22:
 1137              		.cfi_restore_state
 567:Core/Src/main.c ****   }
 1138              		.loc 1 567 5 is_stmt 1 view .LVU277
 1139 00d8 FFF7FEFF 		bl	Error_Handler
 1140              	.LVL86:
 1141              	.L48:
 1142              		.align	2
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 40


 1143              	.L47:
 1144 00dc 00380240 		.word	1073887232
 1145 00e0 00000000 		.word	hdma_memtomem_dma2_stream1
 1146 00e4 28640240 		.word	1073898536
 1147              		.cfi_endproc
 1148              	.LFE148:
 1150              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1151              		.align	1
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1156              	MX_USART2_UART_Init:
 1157              	.LFB147:
 513:Core/Src/main.c **** 
 1158              		.loc 1 513 1 view -0
 1159              		.cfi_startproc
 1160              		@ args = 0, pretend = 0, frame = 0
 1161              		@ frame_needed = 0, uses_anonymous_args = 0
 1162 0000 08B5     		push	{r3, lr}
 1163              	.LCFI23:
 1164              		.cfi_def_cfa_offset 8
 1165              		.cfi_offset 3, -8
 1166              		.cfi_offset 14, -4
 522:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1167              		.loc 1 522 3 view .LVU279
 522:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1168              		.loc 1 522 19 is_stmt 0 view .LVU280
 1169 0002 0A48     		ldr	r0, .L53
 1170 0004 0A4B     		ldr	r3, .L53+4
 1171 0006 0360     		str	r3, [r0]
 523:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1172              		.loc 1 523 3 is_stmt 1 view .LVU281
 523:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1173              		.loc 1 523 24 is_stmt 0 view .LVU282
 1174 0008 4FF4E133 		mov	r3, #115200
 1175 000c 4360     		str	r3, [r0, #4]
 524:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1176              		.loc 1 524 3 is_stmt 1 view .LVU283
 524:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1177              		.loc 1 524 26 is_stmt 0 view .LVU284
 1178 000e 0023     		movs	r3, #0
 1179 0010 8360     		str	r3, [r0, #8]
 525:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1180              		.loc 1 525 3 is_stmt 1 view .LVU285
 525:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1181              		.loc 1 525 24 is_stmt 0 view .LVU286
 1182 0012 C360     		str	r3, [r0, #12]
 526:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1183              		.loc 1 526 3 is_stmt 1 view .LVU287
 526:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1184              		.loc 1 526 22 is_stmt 0 view .LVU288
 1185 0014 0361     		str	r3, [r0, #16]
 527:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1186              		.loc 1 527 3 is_stmt 1 view .LVU289
 527:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1187              		.loc 1 527 20 is_stmt 0 view .LVU290
 1188 0016 0C22     		movs	r2, #12
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 41


 1189 0018 4261     		str	r2, [r0, #20]
 528:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1190              		.loc 1 528 3 is_stmt 1 view .LVU291
 528:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1191              		.loc 1 528 25 is_stmt 0 view .LVU292
 1192 001a 8361     		str	r3, [r0, #24]
 529:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1193              		.loc 1 529 3 is_stmt 1 view .LVU293
 529:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1194              		.loc 1 529 28 is_stmt 0 view .LVU294
 1195 001c C361     		str	r3, [r0, #28]
 530:Core/Src/main.c ****   {
 1196              		.loc 1 530 3 is_stmt 1 view .LVU295
 530:Core/Src/main.c ****   {
 1197              		.loc 1 530 7 is_stmt 0 view .LVU296
 1198 001e FFF7FEFF 		bl	HAL_UART_Init
 1199              	.LVL87:
 530:Core/Src/main.c ****   {
 1200              		.loc 1 530 6 view .LVU297
 1201 0022 00B9     		cbnz	r0, .L52
 537:Core/Src/main.c **** 
 1202              		.loc 1 537 1 view .LVU298
 1203 0024 08BD     		pop	{r3, pc}
 1204              	.L52:
 532:Core/Src/main.c ****   }
 1205              		.loc 1 532 5 is_stmt 1 view .LVU299
 1206 0026 FFF7FEFF 		bl	Error_Handler
 1207              	.LVL88:
 1208              	.L54:
 1209 002a 00BF     		.align	2
 1210              	.L53:
 1211 002c 00000000 		.word	huart2
 1212 0030 00440040 		.word	1073759232
 1213              		.cfi_endproc
 1214              	.LFE147:
 1216              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1217              		.align	1
 1218              		.syntax unified
 1219              		.thumb
 1220              		.thumb_func
 1222              	MX_SPI1_Init:
 1223              	.LFB145:
 444:Core/Src/main.c **** 
 1224              		.loc 1 444 1 view -0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228 0000 08B5     		push	{r3, lr}
 1229              	.LCFI24:
 1230              		.cfi_def_cfa_offset 8
 1231              		.cfi_offset 3, -8
 1232              		.cfi_offset 14, -4
 454:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1233              		.loc 1 454 3 view .LVU301
 454:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1234              		.loc 1 454 18 is_stmt 0 view .LVU302
 1235 0002 0D48     		ldr	r0, .L59
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 42


 1236 0004 0D4B     		ldr	r3, .L59+4
 1237 0006 0360     		str	r3, [r0]
 455:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1238              		.loc 1 455 3 is_stmt 1 view .LVU303
 455:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1239              		.loc 1 455 19 is_stmt 0 view .LVU304
 1240 0008 4FF48273 		mov	r3, #260
 1241 000c 4360     		str	r3, [r0, #4]
 456:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1242              		.loc 1 456 3 is_stmt 1 view .LVU305
 456:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1243              		.loc 1 456 24 is_stmt 0 view .LVU306
 1244 000e 0023     		movs	r3, #0
 1245 0010 8360     		str	r3, [r0, #8]
 457:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1246              		.loc 1 457 3 is_stmt 1 view .LVU307
 457:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1247              		.loc 1 457 23 is_stmt 0 view .LVU308
 1248 0012 C360     		str	r3, [r0, #12]
 458:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1249              		.loc 1 458 3 is_stmt 1 view .LVU309
 458:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1250              		.loc 1 458 26 is_stmt 0 view .LVU310
 1251 0014 0361     		str	r3, [r0, #16]
 459:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1252              		.loc 1 459 3 is_stmt 1 view .LVU311
 459:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1253              		.loc 1 459 23 is_stmt 0 view .LVU312
 1254 0016 4361     		str	r3, [r0, #20]
 460:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1255              		.loc 1 460 3 is_stmt 1 view .LVU313
 460:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1256              		.loc 1 460 18 is_stmt 0 view .LVU314
 1257 0018 4FF40072 		mov	r2, #512
 1258 001c 8261     		str	r2, [r0, #24]
 461:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1259              		.loc 1 461 3 is_stmt 1 view .LVU315
 461:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1260              		.loc 1 461 32 is_stmt 0 view .LVU316
 1261 001e 1822     		movs	r2, #24
 1262 0020 C261     		str	r2, [r0, #28]
 462:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1263              		.loc 1 462 3 is_stmt 1 view .LVU317
 462:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1264              		.loc 1 462 23 is_stmt 0 view .LVU318
 1265 0022 0362     		str	r3, [r0, #32]
 463:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1266              		.loc 1 463 3 is_stmt 1 view .LVU319
 463:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1267              		.loc 1 463 21 is_stmt 0 view .LVU320
 1268 0024 4362     		str	r3, [r0, #36]
 464:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1269              		.loc 1 464 3 is_stmt 1 view .LVU321
 464:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1270              		.loc 1 464 29 is_stmt 0 view .LVU322
 1271 0026 8362     		str	r3, [r0, #40]
 465:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 43


 1272              		.loc 1 465 3 is_stmt 1 view .LVU323
 465:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1273              		.loc 1 465 28 is_stmt 0 view .LVU324
 1274 0028 0A23     		movs	r3, #10
 1275 002a C362     		str	r3, [r0, #44]
 466:Core/Src/main.c ****   {
 1276              		.loc 1 466 3 is_stmt 1 view .LVU325
 466:Core/Src/main.c ****   {
 1277              		.loc 1 466 7 is_stmt 0 view .LVU326
 1278 002c FFF7FEFF 		bl	HAL_SPI_Init
 1279              	.LVL89:
 466:Core/Src/main.c ****   {
 1280              		.loc 1 466 6 view .LVU327
 1281 0030 00B9     		cbnz	r0, .L58
 473:Core/Src/main.c **** 
 1282              		.loc 1 473 1 view .LVU328
 1283 0032 08BD     		pop	{r3, pc}
 1284              	.L58:
 468:Core/Src/main.c ****   }
 1285              		.loc 1 468 5 is_stmt 1 view .LVU329
 1286 0034 FFF7FEFF 		bl	Error_Handler
 1287              	.LVL90:
 1288              	.L60:
 1289              		.align	2
 1290              	.L59:
 1291 0038 00000000 		.word	hspi1
 1292 003c 00300140 		.word	1073819648
 1293              		.cfi_endproc
 1294              	.LFE145:
 1296              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1297              		.align	1
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1302              	MX_USART1_UART_Init:
 1303              	.LFB146:
 481:Core/Src/main.c **** 
 1304              		.loc 1 481 1 view -0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 0
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308 0000 08B5     		push	{r3, lr}
 1309              	.LCFI25:
 1310              		.cfi_def_cfa_offset 8
 1311              		.cfi_offset 3, -8
 1312              		.cfi_offset 14, -4
 490:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1313              		.loc 1 490 3 view .LVU331
 490:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1314              		.loc 1 490 19 is_stmt 0 view .LVU332
 1315 0002 0A48     		ldr	r0, .L65
 1316 0004 0A4B     		ldr	r3, .L65+4
 1317 0006 0360     		str	r3, [r0]
 491:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1318              		.loc 1 491 3 is_stmt 1 view .LVU333
 491:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1319              		.loc 1 491 24 is_stmt 0 view .LVU334
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 44


 1320 0008 4FF4E133 		mov	r3, #115200
 1321 000c 4360     		str	r3, [r0, #4]
 492:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1322              		.loc 1 492 3 is_stmt 1 view .LVU335
 492:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1323              		.loc 1 492 26 is_stmt 0 view .LVU336
 1324 000e 0023     		movs	r3, #0
 1325 0010 8360     		str	r3, [r0, #8]
 493:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1326              		.loc 1 493 3 is_stmt 1 view .LVU337
 493:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1327              		.loc 1 493 24 is_stmt 0 view .LVU338
 1328 0012 C360     		str	r3, [r0, #12]
 494:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1329              		.loc 1 494 3 is_stmt 1 view .LVU339
 494:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1330              		.loc 1 494 22 is_stmt 0 view .LVU340
 1331 0014 0361     		str	r3, [r0, #16]
 495:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1332              		.loc 1 495 3 is_stmt 1 view .LVU341
 495:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1333              		.loc 1 495 20 is_stmt 0 view .LVU342
 1334 0016 0C22     		movs	r2, #12
 1335 0018 4261     		str	r2, [r0, #20]
 496:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1336              		.loc 1 496 3 is_stmt 1 view .LVU343
 496:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1337              		.loc 1 496 25 is_stmt 0 view .LVU344
 1338 001a 8361     		str	r3, [r0, #24]
 497:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1339              		.loc 1 497 3 is_stmt 1 view .LVU345
 497:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1340              		.loc 1 497 28 is_stmt 0 view .LVU346
 1341 001c C361     		str	r3, [r0, #28]
 498:Core/Src/main.c ****   {
 1342              		.loc 1 498 3 is_stmt 1 view .LVU347
 498:Core/Src/main.c ****   {
 1343              		.loc 1 498 7 is_stmt 0 view .LVU348
 1344 001e FFF7FEFF 		bl	HAL_UART_Init
 1345              	.LVL91:
 498:Core/Src/main.c ****   {
 1346              		.loc 1 498 6 view .LVU349
 1347 0022 00B9     		cbnz	r0, .L64
 505:Core/Src/main.c **** 
 1348              		.loc 1 505 1 view .LVU350
 1349 0024 08BD     		pop	{r3, pc}
 1350              	.L64:
 500:Core/Src/main.c ****   }
 1351              		.loc 1 500 5 is_stmt 1 view .LVU351
 1352 0026 FFF7FEFF 		bl	Error_Handler
 1353              	.LVL92:
 1354              	.L66:
 1355 002a 00BF     		.align	2
 1356              	.L65:
 1357 002c 00000000 		.word	huart1
 1358 0030 00100140 		.word	1073811456
 1359              		.cfi_endproc
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 45


 1360              	.LFE146:
 1362              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1363              		.align	1
 1364              		.syntax unified
 1365              		.thumb
 1366              		.thumb_func
 1368              	MX_I2C3_Init:
 1369              	.LFB143:
 349:Core/Src/main.c **** 
 1370              		.loc 1 349 1 view -0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 1374 0000 08B5     		push	{r3, lr}
 1375              	.LCFI26:
 1376              		.cfi_def_cfa_offset 8
 1377              		.cfi_offset 3, -8
 1378              		.cfi_offset 14, -4
 358:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1379              		.loc 1 358 3 view .LVU353
 358:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1380              		.loc 1 358 18 is_stmt 0 view .LVU354
 1381 0002 0A48     		ldr	r0, .L71
 1382 0004 0A4B     		ldr	r3, .L71+4
 1383 0006 0360     		str	r3, [r0]
 359:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1384              		.loc 1 359 3 is_stmt 1 view .LVU355
 359:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1385              		.loc 1 359 25 is_stmt 0 view .LVU356
 1386 0008 0A4B     		ldr	r3, .L71+8
 1387 000a 4360     		str	r3, [r0, #4]
 360:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1388              		.loc 1 360 3 is_stmt 1 view .LVU357
 360:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1389              		.loc 1 360 24 is_stmt 0 view .LVU358
 1390 000c 0023     		movs	r3, #0
 1391 000e 8360     		str	r3, [r0, #8]
 361:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1392              		.loc 1 361 3 is_stmt 1 view .LVU359
 361:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1393              		.loc 1 361 26 is_stmt 0 view .LVU360
 1394 0010 C360     		str	r3, [r0, #12]
 362:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1395              		.loc 1 362 3 is_stmt 1 view .LVU361
 362:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1396              		.loc 1 362 29 is_stmt 0 view .LVU362
 1397 0012 4FF48042 		mov	r2, #16384
 1398 0016 0261     		str	r2, [r0, #16]
 363:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1399              		.loc 1 363 3 is_stmt 1 view .LVU363
 363:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1400              		.loc 1 363 30 is_stmt 0 view .LVU364
 1401 0018 4361     		str	r3, [r0, #20]
 364:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1402              		.loc 1 364 3 is_stmt 1 view .LVU365
 364:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1403              		.loc 1 364 26 is_stmt 0 view .LVU366
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 46


 1404 001a 8361     		str	r3, [r0, #24]
 365:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1405              		.loc 1 365 3 is_stmt 1 view .LVU367
 365:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1406              		.loc 1 365 30 is_stmt 0 view .LVU368
 1407 001c C361     		str	r3, [r0, #28]
 366:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1408              		.loc 1 366 3 is_stmt 1 view .LVU369
 366:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1409              		.loc 1 366 28 is_stmt 0 view .LVU370
 1410 001e 0362     		str	r3, [r0, #32]
 367:Core/Src/main.c ****   {
 1411              		.loc 1 367 3 is_stmt 1 view .LVU371
 367:Core/Src/main.c ****   {
 1412              		.loc 1 367 7 is_stmt 0 view .LVU372
 1413 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1414              	.LVL93:
 367:Core/Src/main.c ****   {
 1415              		.loc 1 367 6 view .LVU373
 1416 0024 00B9     		cbnz	r0, .L70
 374:Core/Src/main.c **** 
 1417              		.loc 1 374 1 view .LVU374
 1418 0026 08BD     		pop	{r3, pc}
 1419              	.L70:
 369:Core/Src/main.c ****   }
 1420              		.loc 1 369 5 is_stmt 1 view .LVU375
 1421 0028 FFF7FEFF 		bl	Error_Handler
 1422              	.LVL94:
 1423              	.L72:
 1424              		.align	2
 1425              	.L71:
 1426 002c 00000000 		.word	hi2c3
 1427 0030 005C0040 		.word	1073765376
 1428 0034 801A0600 		.word	400000
 1429              		.cfi_endproc
 1430              	.LFE143:
 1432              		.section	.text.MX_CRC_Init,"ax",%progbits
 1433              		.align	1
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1438              	MX_CRC_Init:
 1439              	.LFB142:
 324:Core/Src/main.c **** 
 1440              		.loc 1 324 1 view -0
 1441              		.cfi_startproc
 1442              		@ args = 0, pretend = 0, frame = 0
 1443              		@ frame_needed = 0, uses_anonymous_args = 0
 1444 0000 08B5     		push	{r3, lr}
 1445              	.LCFI27:
 1446              		.cfi_def_cfa_offset 8
 1447              		.cfi_offset 3, -8
 1448              		.cfi_offset 14, -4
 333:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1449              		.loc 1 333 3 view .LVU377
 333:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1450              		.loc 1 333 17 is_stmt 0 view .LVU378
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 47


 1451 0002 0448     		ldr	r0, .L77
 1452 0004 044B     		ldr	r3, .L77+4
 1453 0006 0360     		str	r3, [r0]
 334:Core/Src/main.c ****   {
 1454              		.loc 1 334 3 is_stmt 1 view .LVU379
 334:Core/Src/main.c ****   {
 1455              		.loc 1 334 7 is_stmt 0 view .LVU380
 1456 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1457              	.LVL95:
 334:Core/Src/main.c ****   {
 1458              		.loc 1 334 6 view .LVU381
 1459 000c 00B9     		cbnz	r0, .L76
 341:Core/Src/main.c **** 
 1460              		.loc 1 341 1 view .LVU382
 1461 000e 08BD     		pop	{r3, pc}
 1462              	.L76:
 336:Core/Src/main.c ****   }
 1463              		.loc 1 336 5 is_stmt 1 view .LVU383
 1464 0010 FFF7FEFF 		bl	Error_Handler
 1465              	.LVL96:
 1466              	.L78:
 1467              		.align	2
 1468              	.L77:
 1469 0014 00000000 		.word	hcrc
 1470 0018 00300240 		.word	1073885184
 1471              		.cfi_endproc
 1472              	.LFE142:
 1474              		.section	.text.MX_RTC_Init,"ax",%progbits
 1475              		.align	1
 1476              		.syntax unified
 1477              		.thumb
 1478              		.thumb_func
 1480              	MX_RTC_Init:
 1481              	.LFB144:
 382:Core/Src/main.c **** 
 1482              		.loc 1 382 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 24
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486 0000 00B5     		push	{lr}
 1487              	.LCFI28:
 1488              		.cfi_def_cfa_offset 4
 1489              		.cfi_offset 14, -4
 1490 0002 87B0     		sub	sp, sp, #28
 1491              	.LCFI29:
 1492              		.cfi_def_cfa_offset 32
 388:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1493              		.loc 1 388 3 view .LVU385
 388:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1494              		.loc 1 388 19 is_stmt 0 view .LVU386
 1495 0004 0023     		movs	r3, #0
 1496 0006 0193     		str	r3, [sp, #4]
 1497 0008 0293     		str	r3, [sp, #8]
 1498 000a 0393     		str	r3, [sp, #12]
 1499 000c 0493     		str	r3, [sp, #16]
 1500 000e 0593     		str	r3, [sp, #20]
 389:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 48


 1501              		.loc 1 389 3 is_stmt 1 view .LVU387
 389:Core/Src/main.c **** 
 1502              		.loc 1 389 19 is_stmt 0 view .LVU388
 1503 0010 0093     		str	r3, [sp]
 397:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1504              		.loc 1 397 3 is_stmt 1 view .LVU389
 397:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1505              		.loc 1 397 17 is_stmt 0 view .LVU390
 1506 0012 1A48     		ldr	r0, .L87
 1507 0014 1A4A     		ldr	r2, .L87+4
 1508 0016 0260     		str	r2, [r0]
 398:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1509              		.loc 1 398 3 is_stmt 1 view .LVU391
 398:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1510              		.loc 1 398 24 is_stmt 0 view .LVU392
 1511 0018 4360     		str	r3, [r0, #4]
 399:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1512              		.loc 1 399 3 is_stmt 1 view .LVU393
 399:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1513              		.loc 1 399 26 is_stmt 0 view .LVU394
 1514 001a 7F22     		movs	r2, #127
 1515 001c 8260     		str	r2, [r0, #8]
 400:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1516              		.loc 1 400 3 is_stmt 1 view .LVU395
 400:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1517              		.loc 1 400 25 is_stmt 0 view .LVU396
 1518 001e FF22     		movs	r2, #255
 1519 0020 C260     		str	r2, [r0, #12]
 401:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1520              		.loc 1 401 3 is_stmt 1 view .LVU397
 401:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1521              		.loc 1 401 20 is_stmt 0 view .LVU398
 1522 0022 0361     		str	r3, [r0, #16]
 402:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1523              		.loc 1 402 3 is_stmt 1 view .LVU399
 402:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1524              		.loc 1 402 28 is_stmt 0 view .LVU400
 1525 0024 4361     		str	r3, [r0, #20]
 403:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1526              		.loc 1 403 3 is_stmt 1 view .LVU401
 403:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1527              		.loc 1 403 24 is_stmt 0 view .LVU402
 1528 0026 8361     		str	r3, [r0, #24]
 404:Core/Src/main.c ****   {
 1529              		.loc 1 404 3 is_stmt 1 view .LVU403
 404:Core/Src/main.c ****   {
 1530              		.loc 1 404 7 is_stmt 0 view .LVU404
 1531 0028 FFF7FEFF 		bl	HAL_RTC_Init
 1532              	.LVL97:
 404:Core/Src/main.c ****   {
 1533              		.loc 1 404 6 view .LVU405
 1534 002c 00BB     		cbnz	r0, .L84
 415:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1535              		.loc 1 415 3 is_stmt 1 view .LVU406
 415:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1536              		.loc 1 415 15 is_stmt 0 view .LVU407
 1537 002e 0023     		movs	r3, #0
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 49


 1538 0030 8DF80430 		strb	r3, [sp, #4]
 416:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1539              		.loc 1 416 3 is_stmt 1 view .LVU408
 416:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1540              		.loc 1 416 17 is_stmt 0 view .LVU409
 1541 0034 8DF80530 		strb	r3, [sp, #5]
 417:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1542              		.loc 1 417 3 is_stmt 1 view .LVU410
 417:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1543              		.loc 1 417 17 is_stmt 0 view .LVU411
 1544 0038 8DF80630 		strb	r3, [sp, #6]
 418:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1545              		.loc 1 418 3 is_stmt 1 view .LVU412
 418:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1546              		.loc 1 418 24 is_stmt 0 view .LVU413
 1547 003c 0493     		str	r3, [sp, #16]
 419:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1548              		.loc 1 419 3 is_stmt 1 view .LVU414
 419:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1549              		.loc 1 419 24 is_stmt 0 view .LVU415
 1550 003e 0593     		str	r3, [sp, #20]
 420:Core/Src/main.c ****   {
 1551              		.loc 1 420 3 is_stmt 1 view .LVU416
 420:Core/Src/main.c ****   {
 1552              		.loc 1 420 7 is_stmt 0 view .LVU417
 1553 0040 0122     		movs	r2, #1
 1554 0042 01A9     		add	r1, sp, #4
 1555 0044 0D48     		ldr	r0, .L87
 1556 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 1557              	.LVL98:
 420:Core/Src/main.c ****   {
 1558              		.loc 1 420 6 view .LVU418
 1559 004a 98B9     		cbnz	r0, .L85
 424:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1560              		.loc 1 424 3 is_stmt 1 view .LVU419
 424:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1561              		.loc 1 424 17 is_stmt 0 view .LVU420
 1562 004c 0122     		movs	r2, #1
 1563 004e 8DF80020 		strb	r2, [sp]
 425:Core/Src/main.c ****   sDate.Date = 0x1;
 1564              		.loc 1 425 3 is_stmt 1 view .LVU421
 425:Core/Src/main.c ****   sDate.Date = 0x1;
 1565              		.loc 1 425 15 is_stmt 0 view .LVU422
 1566 0052 8DF80120 		strb	r2, [sp, #1]
 426:Core/Src/main.c ****   sDate.Year = 0x0;
 1567              		.loc 1 426 3 is_stmt 1 view .LVU423
 426:Core/Src/main.c ****   sDate.Year = 0x0;
 1568              		.loc 1 426 14 is_stmt 0 view .LVU424
 1569 0056 8DF80220 		strb	r2, [sp, #2]
 427:Core/Src/main.c **** 
 1570              		.loc 1 427 3 is_stmt 1 view .LVU425
 427:Core/Src/main.c **** 
 1571              		.loc 1 427 14 is_stmt 0 view .LVU426
 1572 005a 0023     		movs	r3, #0
 1573 005c 8DF80330 		strb	r3, [sp, #3]
 429:Core/Src/main.c ****   {
 1574              		.loc 1 429 3 is_stmt 1 view .LVU427
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 50


 429:Core/Src/main.c ****   {
 1575              		.loc 1 429 7 is_stmt 0 view .LVU428
 1576 0060 6946     		mov	r1, sp
 1577 0062 0648     		ldr	r0, .L87
 1578 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 1579              	.LVL99:
 429:Core/Src/main.c ****   {
 1580              		.loc 1 429 6 view .LVU429
 1581 0068 30B9     		cbnz	r0, .L86
 436:Core/Src/main.c **** 
 1582              		.loc 1 436 1 view .LVU430
 1583 006a 07B0     		add	sp, sp, #28
 1584              	.LCFI30:
 1585              		.cfi_remember_state
 1586              		.cfi_def_cfa_offset 4
 1587              		@ sp needed
 1588 006c 5DF804FB 		ldr	pc, [sp], #4
 1589              	.L84:
 1590              	.LCFI31:
 1591              		.cfi_restore_state
 406:Core/Src/main.c ****   }
 1592              		.loc 1 406 5 is_stmt 1 view .LVU431
 1593 0070 FFF7FEFF 		bl	Error_Handler
 1594              	.LVL100:
 1595              	.L85:
 422:Core/Src/main.c ****   }
 1596              		.loc 1 422 5 view .LVU432
 1597 0074 FFF7FEFF 		bl	Error_Handler
 1598              	.LVL101:
 1599              	.L86:
 431:Core/Src/main.c ****   }
 1600              		.loc 1 431 5 view .LVU433
 1601 0078 FFF7FEFF 		bl	Error_Handler
 1602              	.LVL102:
 1603              	.L88:
 1604              		.align	2
 1605              	.L87:
 1606 007c 00000000 		.word	hrtc
 1607 0080 00280040 		.word	1073752064
 1608              		.cfi_endproc
 1609              	.LFE144:
 1611              		.section	.text.SystemClock_Config,"ax",%progbits
 1612              		.align	1
 1613              		.global	SystemClock_Config
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1618              	SystemClock_Config:
 1619              	.LFB141:
 278:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1620              		.loc 1 278 1 view -0
 1621              		.cfi_startproc
 1622              		@ args = 0, pretend = 0, frame = 80
 1623              		@ frame_needed = 0, uses_anonymous_args = 0
 1624 0000 00B5     		push	{lr}
 1625              	.LCFI32:
 1626              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 51


 1627              		.cfi_offset 14, -4
 1628 0002 95B0     		sub	sp, sp, #84
 1629              	.LCFI33:
 1630              		.cfi_def_cfa_offset 88
 279:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1631              		.loc 1 279 3 view .LVU435
 279:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1632              		.loc 1 279 22 is_stmt 0 view .LVU436
 1633 0004 3022     		movs	r2, #48
 1634 0006 0021     		movs	r1, #0
 1635 0008 08A8     		add	r0, sp, #32
 1636 000a FFF7FEFF 		bl	memset
 1637              	.LVL103:
 280:Core/Src/main.c **** 
 1638              		.loc 1 280 3 is_stmt 1 view .LVU437
 280:Core/Src/main.c **** 
 1639              		.loc 1 280 22 is_stmt 0 view .LVU438
 1640 000e 0023     		movs	r3, #0
 1641 0010 0393     		str	r3, [sp, #12]
 1642 0012 0493     		str	r3, [sp, #16]
 1643 0014 0593     		str	r3, [sp, #20]
 1644 0016 0693     		str	r3, [sp, #24]
 1645 0018 0793     		str	r3, [sp, #28]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1646              		.loc 1 284 3 is_stmt 1 view .LVU439
 1647              	.LBB14:
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1648              		.loc 1 284 3 view .LVU440
 1649 001a 0193     		str	r3, [sp, #4]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1650              		.loc 1 284 3 view .LVU441
 1651 001c 214A     		ldr	r2, .L95
 1652 001e 116C     		ldr	r1, [r2, #64]
 1653 0020 41F08051 		orr	r1, r1, #268435456
 1654 0024 1164     		str	r1, [r2, #64]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1655              		.loc 1 284 3 view .LVU442
 1656 0026 126C     		ldr	r2, [r2, #64]
 1657 0028 02F08052 		and	r2, r2, #268435456
 1658 002c 0192     		str	r2, [sp, #4]
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1659              		.loc 1 284 3 view .LVU443
 1660 002e 019A     		ldr	r2, [sp, #4]
 1661              	.LBE14:
 284:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1662              		.loc 1 284 3 view .LVU444
 285:Core/Src/main.c **** 
 1663              		.loc 1 285 3 view .LVU445
 1664              	.LBB15:
 285:Core/Src/main.c **** 
 1665              		.loc 1 285 3 view .LVU446
 1666 0030 0293     		str	r3, [sp, #8]
 285:Core/Src/main.c **** 
 1667              		.loc 1 285 3 view .LVU447
 1668 0032 1D4A     		ldr	r2, .L95+4
 1669 0034 1368     		ldr	r3, [r2]
 1670 0036 23F44043 		bic	r3, r3, #49152
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 52


 1671 003a 43F40043 		orr	r3, r3, #32768
 1672 003e 1360     		str	r3, [r2]
 285:Core/Src/main.c **** 
 1673              		.loc 1 285 3 view .LVU448
 1674 0040 1368     		ldr	r3, [r2]
 1675 0042 03F44043 		and	r3, r3, #49152
 1676 0046 0293     		str	r3, [sp, #8]
 285:Core/Src/main.c **** 
 1677              		.loc 1 285 3 view .LVU449
 1678 0048 029B     		ldr	r3, [sp, #8]
 1679              	.LBE15:
 285:Core/Src/main.c **** 
 1680              		.loc 1 285 3 view .LVU450
 290:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1681              		.loc 1 290 3 view .LVU451
 290:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1682              		.loc 1 290 36 is_stmt 0 view .LVU452
 1683 004a 0923     		movs	r3, #9
 1684 004c 0893     		str	r3, [sp, #32]
 291:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1685              		.loc 1 291 3 is_stmt 1 view .LVU453
 291:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1686              		.loc 1 291 30 is_stmt 0 view .LVU454
 1687 004e 4FF48033 		mov	r3, #65536
 1688 0052 0993     		str	r3, [sp, #36]
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1689              		.loc 1 292 3 is_stmt 1 view .LVU455
 292:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1690              		.loc 1 292 30 is_stmt 0 view .LVU456
 1691 0054 0123     		movs	r3, #1
 1692 0056 0D93     		str	r3, [sp, #52]
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1693              		.loc 1 293 3 is_stmt 1 view .LVU457
 293:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1694              		.loc 1 293 34 is_stmt 0 view .LVU458
 1695 0058 0223     		movs	r3, #2
 1696 005a 0E93     		str	r3, [sp, #56]
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1697              		.loc 1 294 3 is_stmt 1 view .LVU459
 294:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1698              		.loc 1 294 35 is_stmt 0 view .LVU460
 1699 005c 4FF48002 		mov	r2, #4194304
 1700 0060 0F92     		str	r2, [sp, #60]
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1701              		.loc 1 295 3 is_stmt 1 view .LVU461
 295:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1702              		.loc 1 295 30 is_stmt 0 view .LVU462
 1703 0062 0822     		movs	r2, #8
 1704 0064 1092     		str	r2, [sp, #64]
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1705              		.loc 1 296 3 is_stmt 1 view .LVU463
 296:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1706              		.loc 1 296 30 is_stmt 0 view .LVU464
 1707 0066 5422     		movs	r2, #84
 1708 0068 1192     		str	r2, [sp, #68]
 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1709              		.loc 1 297 3 is_stmt 1 view .LVU465
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 53


 297:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1710              		.loc 1 297 30 is_stmt 0 view .LVU466
 1711 006a 1293     		str	r3, [sp, #72]
 298:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1712              		.loc 1 298 3 is_stmt 1 view .LVU467
 298:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1713              		.loc 1 298 30 is_stmt 0 view .LVU468
 1714 006c 0423     		movs	r3, #4
 1715 006e 1393     		str	r3, [sp, #76]
 299:Core/Src/main.c ****   {
 1716              		.loc 1 299 3 is_stmt 1 view .LVU469
 299:Core/Src/main.c ****   {
 1717              		.loc 1 299 7 is_stmt 0 view .LVU470
 1718 0070 08A8     		add	r0, sp, #32
 1719 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1720              	.LVL104:
 299:Core/Src/main.c ****   {
 1721              		.loc 1 299 6 view .LVU471
 1722 0076 80B9     		cbnz	r0, .L93
 306:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1723              		.loc 1 306 3 is_stmt 1 view .LVU472
 306:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1724              		.loc 1 306 31 is_stmt 0 view .LVU473
 1725 0078 0F23     		movs	r3, #15
 1726 007a 0393     		str	r3, [sp, #12]
 307:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1727              		.loc 1 307 3 is_stmt 1 view .LVU474
 307:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1728              		.loc 1 307 34 is_stmt 0 view .LVU475
 1729 007c 0221     		movs	r1, #2
 1730 007e 0491     		str	r1, [sp, #16]
 308:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1731              		.loc 1 308 3 is_stmt 1 view .LVU476
 308:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1732              		.loc 1 308 35 is_stmt 0 view .LVU477
 1733 0080 0023     		movs	r3, #0
 1734 0082 0593     		str	r3, [sp, #20]
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1735              		.loc 1 309 3 is_stmt 1 view .LVU478
 309:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1736              		.loc 1 309 36 is_stmt 0 view .LVU479
 1737 0084 4FF48052 		mov	r2, #4096
 1738 0088 0692     		str	r2, [sp, #24]
 310:Core/Src/main.c **** 
 1739              		.loc 1 310 3 is_stmt 1 view .LVU480
 310:Core/Src/main.c **** 
 1740              		.loc 1 310 36 is_stmt 0 view .LVU481
 1741 008a 0793     		str	r3, [sp, #28]
 312:Core/Src/main.c ****   {
 1742              		.loc 1 312 3 is_stmt 1 view .LVU482
 312:Core/Src/main.c ****   {
 1743              		.loc 1 312 7 is_stmt 0 view .LVU483
 1744 008c 03A8     		add	r0, sp, #12
 1745 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1746              	.LVL105:
 312:Core/Src/main.c ****   {
 1747              		.loc 1 312 6 view .LVU484
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 54


 1748 0092 20B9     		cbnz	r0, .L94
 316:Core/Src/main.c **** 
 1749              		.loc 1 316 1 view .LVU485
 1750 0094 15B0     		add	sp, sp, #84
 1751              	.LCFI34:
 1752              		.cfi_remember_state
 1753              		.cfi_def_cfa_offset 4
 1754              		@ sp needed
 1755 0096 5DF804FB 		ldr	pc, [sp], #4
 1756              	.L93:
 1757              	.LCFI35:
 1758              		.cfi_restore_state
 301:Core/Src/main.c ****   }
 1759              		.loc 1 301 5 is_stmt 1 view .LVU486
 1760 009a FFF7FEFF 		bl	Error_Handler
 1761              	.LVL106:
 1762              	.L94:
 314:Core/Src/main.c ****   }
 1763              		.loc 1 314 5 view .LVU487
 1764 009e FFF7FEFF 		bl	Error_Handler
 1765              	.LVL107:
 1766              	.L96:
 1767 00a2 00BF     		.align	2
 1768              	.L95:
 1769 00a4 00380240 		.word	1073887232
 1770 00a8 00700040 		.word	1073770496
 1771              		.cfi_endproc
 1772              	.LFE141:
 1774              		.section	.text.main,"ax",%progbits
 1775              		.align	1
 1776              		.global	main
 1777              		.syntax unified
 1778              		.thumb
 1779              		.thumb_func
 1781              	main:
 1782              	.LFB140:
 174:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1783              		.loc 1 174 1 view -0
 1784              		.cfi_startproc
 1785              		@ Volatile: function does not return.
 1786              		@ args = 0, pretend = 0, frame = 32
 1787              		@ frame_needed = 0, uses_anonymous_args = 0
 1788 0000 00B5     		push	{lr}
 1789              	.LCFI36:
 1790              		.cfi_def_cfa_offset 4
 1791              		.cfi_offset 14, -4
 1792 0002 89B0     		sub	sp, sp, #36
 1793              	.LCFI37:
 1794              		.cfi_def_cfa_offset 40
 182:Core/Src/main.c **** 
 1795              		.loc 1 182 3 view .LVU489
 1796 0004 FFF7FEFF 		bl	HAL_Init
 1797              	.LVL108:
 189:Core/Src/main.c **** 
 1798              		.loc 1 189 3 view .LVU490
 1799 0008 FFF7FEFF 		bl	SystemClock_Config
 1800              	.LVL109:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 55


 196:Core/Src/main.c ****   MX_DMA_Init();
 1801              		.loc 1 196 3 view .LVU491
 1802 000c FFF7FEFF 		bl	MX_GPIO_Init
 1803              	.LVL110:
 197:Core/Src/main.c ****   MX_USART2_UART_Init();
 1804              		.loc 1 197 3 view .LVU492
 1805 0010 FFF7FEFF 		bl	MX_DMA_Init
 1806              	.LVL111:
 198:Core/Src/main.c ****   MX_SPI1_Init();
 1807              		.loc 1 198 3 view .LVU493
 1808 0014 FFF7FEFF 		bl	MX_USART2_UART_Init
 1809              	.LVL112:
 199:Core/Src/main.c ****   MX_USART1_UART_Init();
 1810              		.loc 1 199 3 view .LVU494
 1811 0018 FFF7FEFF 		bl	MX_SPI1_Init
 1812              	.LVL113:
 200:Core/Src/main.c ****   MX_I2C3_Init();
 1813              		.loc 1 200 3 view .LVU495
 1814 001c FFF7FEFF 		bl	MX_USART1_UART_Init
 1815              	.LVL114:
 201:Core/Src/main.c ****   MX_CRC_Init();
 1816              		.loc 1 201 3 view .LVU496
 1817 0020 FFF7FEFF 		bl	MX_I2C3_Init
 1818              	.LVL115:
 202:Core/Src/main.c ****   MX_RTC_Init();
 1819              		.loc 1 202 3 view .LVU497
 1820 0024 FFF7FEFF 		bl	MX_CRC_Init
 1821              	.LVL116:
 203:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1822              		.loc 1 203 3 view .LVU498
 1823 0028 FFF7FEFF 		bl	MX_RTC_Init
 1824              	.LVL117:
 206:Core/Src/main.c ****   // print_bmp280_id();
 1825              		.loc 1 206 3 view .LVU499
 1826 002c FFF7FEFF 		bl	i2c_scan
 1827              	.LVL118:
 208:Core/Src/main.c **** 
 1828              		.loc 1 208 3 view .LVU500
 1829 0030 FFF7FEFF 		bl	print_lis2hd12_who_am_i
 1830              	.LVL119:
 248:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 1831              		.loc 1 248 3 view .LVU501
 1832 0034 0DF1040C 		add	ip, sp, #4
 1833 0038 0C4C     		ldr	r4, .L100
 1834 003a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1835 003c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1836 0040 94E80700 		ldm	r4, {r0, r1, r2}
 1837 0044 8CE80700 		stm	ip, {r0, r1, r2}
 249:Core/Src/main.c **** 
 1838              		.loc 1 249 3 view .LVU502
 249:Core/Src/main.c **** 
 1839              		.loc 1 249 23 is_stmt 0 view .LVU503
 1840 0048 0021     		movs	r1, #0
 1841 004a 01A8     		add	r0, sp, #4
 1842 004c FFF7FEFF 		bl	osThreadCreate
 1843              	.LVL120:
 249:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 56


 1844              		.loc 1 249 21 view .LVU504
 1845 0050 074B     		ldr	r3, .L100+4
 1846 0052 1860     		str	r0, [r3]
 256:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 1847              		.loc 1 256 3 is_stmt 1 view .LVU505
 1848 0054 FFF7FEFF 		bl	osKernelStart
 1849              	.LVL121:
 1850              	.L98:
 260:Core/Src/main.c ****   {
 1851              		.loc 1 260 3 discriminator 1 view .LVU506
 263:Core/Src/main.c ****     HAL_Delay(500);
 1852              		.loc 1 263 5 discriminator 1 view .LVU507
 1853 0058 0121     		movs	r1, #1
 1854 005a 0648     		ldr	r0, .L100+8
 1855 005c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1856              	.LVL122:
 264:Core/Src/main.c ****     // read_pressure();
 1857              		.loc 1 264 5 discriminator 1 view .LVU508
 1858 0060 4FF4FA70 		mov	r0, #500
 1859 0064 FFF7FEFF 		bl	HAL_Delay
 1860              	.LVL123:
 260:Core/Src/main.c ****   {
 1861              		.loc 1 260 9 discriminator 1 view .LVU509
 1862 0068 F6E7     		b	.L98
 1863              	.L101:
 1864 006a 00BF     		.align	2
 1865              	.L100:
 1866 006c 00000000 		.word	.LANCHOR0
 1867 0070 00000000 		.word	defaultTaskHandle
 1868 0074 00040240 		.word	1073873920
 1869              		.cfi_endproc
 1870              	.LFE140:
 1872              		.section	.rodata.str1.4,"aMS",%progbits,1
 1873              		.align	2
 1874              	.LC0:
 1875 0000 64656661 		.ascii	"defaultTask\000"
 1875      756C7454 
 1875      61736B00 
 1876              		.global	defaultTaskHandle
 1877              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1878              		.align	2
 1881              	defaultTaskHandle:
 1882 0000 00000000 		.space	4
 1883              		.global	hdma_memtomem_dma2_stream1
 1884              		.section	.bss.hdma_memtomem_dma2_stream1,"aw",%nobits
 1885              		.align	2
 1888              	hdma_memtomem_dma2_stream1:
 1889 0000 00000000 		.space	96
 1889      00000000 
 1889      00000000 
 1889      00000000 
 1889      00000000 
 1890              		.global	hdma_usart2_tx
 1891              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1892              		.align	2
 1895              	hdma_usart2_tx:
 1896 0000 00000000 		.space	96
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 57


 1896      00000000 
 1896      00000000 
 1896      00000000 
 1896      00000000 
 1897              		.global	hdma_usart2_rx
 1898              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1899              		.align	2
 1902              	hdma_usart2_rx:
 1903 0000 00000000 		.space	96
 1903      00000000 
 1903      00000000 
 1903      00000000 
 1903      00000000 
 1904              		.global	hdma_usart1_tx
 1905              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 1906              		.align	2
 1909              	hdma_usart1_tx:
 1910 0000 00000000 		.space	96
 1910      00000000 
 1910      00000000 
 1910      00000000 
 1910      00000000 
 1911              		.global	huart2
 1912              		.section	.bss.huart2,"aw",%nobits
 1913              		.align	2
 1916              	huart2:
 1917 0000 00000000 		.space	68
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1918              		.global	huart1
 1919              		.section	.bss.huart1,"aw",%nobits
 1920              		.align	2
 1923              	huart1:
 1924 0000 00000000 		.space	68
 1924      00000000 
 1924      00000000 
 1924      00000000 
 1924      00000000 
 1925              		.global	hdma_spi1_tx
 1926              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1927              		.align	2
 1930              	hdma_spi1_tx:
 1931 0000 00000000 		.space	96
 1931      00000000 
 1931      00000000 
 1931      00000000 
 1931      00000000 
 1932              		.global	hdma_spi1_rx
 1933              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1934              		.align	2
 1937              	hdma_spi1_rx:
 1938 0000 00000000 		.space	96
 1938      00000000 
 1938      00000000 
 1938      00000000 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 58


 1938      00000000 
 1939              		.global	hspi1
 1940              		.section	.bss.hspi1,"aw",%nobits
 1941              		.align	2
 1944              	hspi1:
 1945 0000 00000000 		.space	88
 1945      00000000 
 1945      00000000 
 1945      00000000 
 1945      00000000 
 1946              		.global	hrtc
 1947              		.section	.bss.hrtc,"aw",%nobits
 1948              		.align	2
 1951              	hrtc:
 1952 0000 00000000 		.space	32
 1952      00000000 
 1952      00000000 
 1952      00000000 
 1952      00000000 
 1953              		.global	hdma_i2c3_tx
 1954              		.section	.bss.hdma_i2c3_tx,"aw",%nobits
 1955              		.align	2
 1958              	hdma_i2c3_tx:
 1959 0000 00000000 		.space	96
 1959      00000000 
 1959      00000000 
 1959      00000000 
 1959      00000000 
 1960              		.global	hdma_i2c3_rx
 1961              		.section	.bss.hdma_i2c3_rx,"aw",%nobits
 1962              		.align	2
 1965              	hdma_i2c3_rx:
 1966 0000 00000000 		.space	96
 1966      00000000 
 1966      00000000 
 1966      00000000 
 1966      00000000 
 1967              		.global	hi2c3
 1968              		.section	.bss.hi2c3,"aw",%nobits
 1969              		.align	2
 1972              	hi2c3:
 1973 0000 00000000 		.space	84
 1973      00000000 
 1973      00000000 
 1973      00000000 
 1973      00000000 
 1974              		.global	hcrc
 1975              		.section	.bss.hcrc,"aw",%nobits
 1976              		.align	2
 1979              	hcrc:
 1980 0000 00000000 		.space	8
 1980      00000000 
 1981              		.section	.rodata
 1982              		.align	2
 1983              		.set	.LANCHOR0,. + 0
 1984              	.LC11:
 1985 0000 00000000 		.word	.LC0
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 59


 1986 0004 00000000 		.word	StartDefaultTask
 1987 0008 0000     		.short	0
 1988 000a 0000     		.space	2
 1989 000c 00000000 		.word	0
 1990 0010 80000000 		.word	128
 1991 0014 00000000 		.word	0
 1992 0018 00000000 		.word	0
 1993              		.text
 1994              	.Letext0:
 1995              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1996              		.file 4 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1997              		.file 5 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1998              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1999              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2000              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2001              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2002              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2003              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 2004              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2005              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 2006              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2007              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2008              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2009              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 2010              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 2011              		.file 19 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 2012              		.file 20 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 2013              		.file 21 "Core/Inc/bmp280_defs.h"
 2014              		.file 22 "Core/Inc/bmp280.h"
 2015              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2016              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2017              		.file 25 "Core/Inc/uart_printf.h"
 2018              		.file 26 "Core/Inc/lis2hd12.h"
 2019              		.file 27 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/stdi
 2020              		.file 28 "<built-in>"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 60


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:274    .text.MX_GPIO_Init:00000128 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:283    .rodata.StartDefaultTask.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:293    .text.StartDefaultTask:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:299    .text.StartDefaultTask:00000000 StartDefaultTask
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:437    .text.StartDefaultTask:000000a8 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:537    .text.bmp280_read:00000000 bmp280_read
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:452    .text.bmp280_write:00000000 bmp280_write
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:447    .text.bmp280_write:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:526    .text.bmp280_write:0000004c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1944   .bss.hspi1:00000000 hspi1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:532    .text.bmp280_read:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:609    .text.bmp280_read:0000004c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:615    .rodata.i2c_scan.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:628    .text.i2c_scan:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:634    .text.i2c_scan:00000000 i2c_scan
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:789    .text.i2c_scan:000000c4 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1923   .bss.huart1:00000000 huart1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1972   .bss.hi2c3:00000000 hi2c3
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:800    .rodata.print_lis2hd12_who_am_i.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:807    .text.print_lis2hd12_who_am_i:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:813    .text.print_lis2hd12_who_am_i:00000000 print_lis2hd12_who_am_i
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:865    .text.print_lis2hd12_who_am_i:00000028 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:871    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:877    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:911    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:916    .text.Error_Handler:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:922    .text.Error_Handler:00000000 Error_Handler
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:954    .text.MX_DMA_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:959    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1144   .text.MX_DMA_Init:000000dc $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1888   .bss.hdma_memtomem_dma2_stream1:00000000 hdma_memtomem_dma2_stream1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1151   .text.MX_USART2_UART_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1156   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1211   .text.MX_USART2_UART_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1916   .bss.huart2:00000000 huart2
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1217   .text.MX_SPI1_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1222   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1291   .text.MX_SPI1_Init:00000038 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1297   .text.MX_USART1_UART_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1302   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1357   .text.MX_USART1_UART_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1363   .text.MX_I2C3_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1368   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1426   .text.MX_I2C3_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1433   .text.MX_CRC_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1438   .text.MX_CRC_Init:00000000 MX_CRC_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1469   .text.MX_CRC_Init:00000014 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1979   .bss.hcrc:00000000 hcrc
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1475   .text.MX_RTC_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1480   .text.MX_RTC_Init:00000000 MX_RTC_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1606   .text.MX_RTC_Init:0000007c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1951   .bss.hrtc:00000000 hrtc
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1612   .text.SystemClock_Config:00000000 $t
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 61


/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1618   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1769   .text.SystemClock_Config:000000a4 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1775   .text.main:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1781   .text.main:00000000 main
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1866   .text.main:0000006c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1881   .bss.defaultTaskHandle:00000000 defaultTaskHandle
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1873   .rodata.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1878   .bss.defaultTaskHandle:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1885   .bss.hdma_memtomem_dma2_stream1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1895   .bss.hdma_usart2_tx:00000000 hdma_usart2_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1892   .bss.hdma_usart2_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1902   .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1899   .bss.hdma_usart2_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1909   .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1906   .bss.hdma_usart1_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1913   .bss.huart2:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1920   .bss.huart1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1930   .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1927   .bss.hdma_spi1_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1937   .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1934   .bss.hdma_spi1_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1941   .bss.hspi1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1948   .bss.hrtc:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1958   .bss.hdma_i2c3_tx:00000000 hdma_i2c3_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1955   .bss.hdma_i2c3_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1965   .bss.hdma_i2c3_rx:00000000 hdma_i2c3_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1962   .bss.hdma_i2c3_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1969   .bss.hi2c3:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1976   .bss.hcrc:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s:1982   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
bmp280_init
uart_printf
bmp280_get_config
bmp280_set_config
bmp280_set_power_mode
bmp280_get_uncomp_data
bmp280_get_comp_pres_32bit
bmp280_get_comp_pres_64bit
bmp280_get_comp_temp_32bit
osDelay
HAL_Delay
HAL_SPI_Transmit
HAL_SPI_Receive
HAL_UART_Transmit
sprintf
HAL_I2C_IsDeviceReady
lis2hd12_who_am_i
HAL_IncTick
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Init
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccuSeYfm.s 			page 62


HAL_SPI_Init
HAL_I2C_Init
HAL_CRC_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
osThreadCreate
osKernelStart
HAL_GPIO_TogglePin
