<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SPI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spi_master.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="spi_master.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="spi_master.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="spi_master.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="spi_master.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="spi_master.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spi_master.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="spi_master.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="spi_master.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="spi_master.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="spi_master.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="spi_master.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="spi_master.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_master.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="spi_master.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="spi_master.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="spi_master.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="spi_master.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="spi_master.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="spi_master.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="spi_master.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="spi_master.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="spi_master.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="spi_master_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spi_master_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="spi_master_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="spi_master_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="spi_master_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_master_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_master_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="spi_master_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="spi_master_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_master_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_master_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="spi_master_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="spi_master_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="spi_master_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_master_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="spi_master_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="spi_slave.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="spi_slave.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="spi_slave.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1424908712" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1424908712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908712" xil_pn:in_ck="3410638458015322349" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1424908712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="../../../../Downloads/spi_master.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1424908717" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5879590601671794059" xil_pn:start_ts="1424908717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908717" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3369504133892190131" xil_pn:start_ts="1424908717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908717" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6543659551035005549" xil_pn:start_ts="1424908717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908717" xil_pn:in_ck="3410638458015322349" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1424908717">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="../../../../Downloads/spi_master.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1424908722" xil_pn:in_ck="3410638458015322349" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7078115468099850374" xil_pn:start_ts="1424908717">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1424908471" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908471" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1418116436263561101" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908471" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6543659551035005549" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908471" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908471" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5879590601671794059" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908471" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908471" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7699392389633341347" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1424908488" xil_pn:in_ck="3410638458015322349" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-270513592441634736" xil_pn:start_ts="1424908471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="spi_master.lso"/>
      <outfile xil_pn:name="spi_master.ngc"/>
      <outfile xil_pn:name="spi_master.ngr"/>
      <outfile xil_pn:name="spi_master.prj"/>
      <outfile xil_pn:name="spi_master.stx"/>
      <outfile xil_pn:name="spi_master.syr"/>
      <outfile xil_pn:name="spi_master.xst"/>
      <outfile xil_pn:name="spi_master_vhdl.prj"/>
      <outfile xil_pn:name="spi_master_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1424908488" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1008321285748517024" xil_pn:start_ts="1424908488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
    </transform>
    <transform xil_pn:end_ts="1424908499" xil_pn:in_ck="-8245445655870935907" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2874085582373431936" xil_pn:start_ts="1424908488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="spi_master.bld"/>
      <outfile xil_pn:name="spi_master.ngd"/>
      <outfile xil_pn:name="spi_master_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1424908512" xil_pn:in_ck="-8245445655870935906" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1424908499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="spi_master.pcf"/>
      <outfile xil_pn:name="spi_master_map.map"/>
      <outfile xil_pn:name="spi_master_map.mrp"/>
      <outfile xil_pn:name="spi_master_map.ncd"/>
      <outfile xil_pn:name="spi_master_map.ngm"/>
      <outfile xil_pn:name="spi_master_map.xrpt"/>
      <outfile xil_pn:name="spi_master_summary.xml"/>
      <outfile xil_pn:name="spi_master_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1424908557" xil_pn:in_ck="5855122740538530487" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1424908512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="spi_master.ncd"/>
      <outfile xil_pn:name="spi_master.pad"/>
      <outfile xil_pn:name="spi_master.par"/>
      <outfile xil_pn:name="spi_master.ptwx"/>
      <outfile xil_pn:name="spi_master.unroutes"/>
      <outfile xil_pn:name="spi_master.xpi"/>
      <outfile xil_pn:name="spi_master_pad.csv"/>
      <outfile xil_pn:name="spi_master_pad.txt"/>
      <outfile xil_pn:name="spi_master_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1424908609" xil_pn:in_ck="-8245445655870936038" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1424908591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="spi_master.bgn"/>
      <outfile xil_pn:name="spi_master.bit"/>
      <outfile xil_pn:name="spi_master.drc"/>
      <outfile xil_pn:name="spi_master.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1424908628" xil_pn:in_ck="-8245445655870948892" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1424908624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1424908631" xil_pn:in_ck="-8245445655870948892" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-2874085582373431936" xil_pn:start_ts="1424908631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1424908557" xil_pn:in_ck="-8245445655870936038" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1424908552">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="spi_master.twr"/>
      <outfile xil_pn:name="spi_master.twx"/>
    </transform>
  </transforms>

</generated_project>
