pdc_wdt_set_timeout	,	F_9
max_timeout	,	V_45
ENOMEM	,	V_33
disable_sys_clk	,	V_36
parent	,	V_47
"sys"	,	L_1
"failed to get clock rate\n"	,	L_7
heartbeat	,	V_48
pdc_wdt	,	V_30
dev_info	,	F_25
PDC_WDT_CONFIG	,	V_11
PDC_WDT_TICKLE_STATUS_SHIFT	,	V_50
"failed to register restart handler: %d\n"	,	L_14
wdt_clk	,	V_14
PDC_WDT_SOFT_RESET	,	V_23
dev	,	V_31
PDC_WDT_DEF_TIMEOUT	,	V_46
watchdog_device	,	V_1
val	,	V_10
PDC_WDT_CONFIG_ENABLE	,	V_12
"watchdog module last reset due to timeout\n"	,	L_9
wdt_dev	,	V_2
pdc_wdt_info	,	V_42
WDIOF_CARDRESET	,	V_54
priority	,	V_60
notifier_call	,	V_59
do_div	,	F_22
pdc_wdt_start	,	F_10
pdc_wdt_dev	,	V_3
PDC_WDT_MIN_TIMEOUT	,	V_40
nowayout	,	V_58
watchdog_get_drvdata	,	F_2
PDC_WDT_TICKLE1_MAGIC	,	V_5
cmd	,	V_21
GFP_KERNEL	,	V_32
"watchdog module last reset due to soft reset\n"	,	L_11
wdt	,	V_4
PDC_WDT_TICKLE_STATUS_SRESET	,	V_56
PDC_WDT_TICKLE_STATUS_HRESET	,	V_55
__pdc_wdt_set_timeout	,	F_6
min_timeout	,	V_39
PDC_WDT_TICKLE_STATUS_TICKLE	,	V_51
order_base_2	,	F_8
clk_prepare_enable	,	F_21
PDC_WDT_TICKLE_STATUS_USER	,	V_57
PDC_WDT_TICKLE_STATUS_TIMEOUT	,	V_52
devm_ioremap_resource	,	F_16
watchdog_unregister_device	,	F_35
EINVAL	,	V_37
PDC_WDT_TICKLE1	,	V_7
PDC_WDT_TICKLE2	,	V_9
"watchdog module last reset due to user reset\n"	,	L_12
notifier_block	,	V_18
watchdog_register_device	,	F_28
PDC_WDT_TICKLE_STATUS_MASK	,	V_49
platform_device	,	V_25
watchdog_set_drvdata	,	F_23
new_timeout	,	V_17
mode	,	V_20
pdev	,	V_26
pdc_wdt_stop	,	F_4
pdc_wdt_ops	,	V_44
pdc_wdt_probe	,	F_13
"contains an illegal status code (%08x)\n"	,	L_13
info	,	V_41
ret	,	V_27
res	,	V_29
resource	,	V_28
pdc_wdt_remove	,	F_34
this	,	V_19
"could not prepare or enable sys clock\n"	,	L_5
watchdog_init_timeout	,	F_24
PTR_ERR	,	F_18
register_restart_handler	,	F_29
clk_get_rate	,	F_7
pdc_wdt_keepalive	,	F_1
ops	,	V_43
platform_get_resource	,	F_15
platform_set_drvdata	,	F_27
devm_kzalloc	,	F_14
"failed to get the wdt clock\n"	,	L_4
"invalid clock rate\n"	,	L_8
platform_get_drvdata	,	F_33
PDC_WDT_CONFIG_DELAY_MASK	,	V_15
"wdt"	,	L_3
timeout	,	V_16
dev_err	,	F_20
restart_handler	,	V_22
"watchdog module last reset due to hard reset\n"	,	L_10
sys_clk	,	V_35
IORESOURCE_MEM	,	V_34
"failed to get the sys clock\n"	,	L_2
watchdog_set_nowayout	,	F_26
"could not prepare or enable wdt clock\n"	,	L_6
PDC_WDT_TICKLE2_MAGIC	,	V_8
readl	,	F_5
devm_clk_get	,	F_19
writel	,	F_3
clk_rate	,	V_13
bootstatus	,	V_53
dev_warn	,	F_30
clk_disable_unprepare	,	F_31
NOTIFY_OK	,	V_24
container_of	,	F_12
u64	,	T_1
pdc_wdt_restart	,	F_11
pdc_wdt_shutdown	,	F_32
disable_wdt_clk	,	V_38
base	,	V_6
IS_ERR	,	F_17
