From 0d687e91f63ff26c2987780b62a6deadc0a941ee Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Wed, 1 Apr 2020 19:30:51 +0800
Subject: [PATCH] clk: rockchip: rv1126: Fix clk_isp_np5 gate

Change-Id: I19d6454b739f86be7819077d0384e05a6483f297
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 drivers/clk/rockchip/clk-rv1126.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/clk-rv1126.c b/drivers/clk/rockchip/clk-rv1126.c
index d63f1676e554..bb604bebfa32 100644
--- a/drivers/clk/rockchip/clk-rv1126.c
+++ b/drivers/clk/rockchip/clk-rv1126.c
@@ -290,7 +290,7 @@ static struct rockchip_clk_branch rv1126_clk_isp_np5 __initdata =
 	COMPOSITE_HALFDIV_OFFSET(CLK_ISP_NP5, "clk_isp_np5", mux_gpll_cpll_hpll_p, 0,
 			RV1126_CLKSEL_CON(50), 6, 2, MFLAGS,
 			RV1126_CLKSEL_CON(76), 8, 5, DFLAGS,
-			RV1126_CLKGATE_CON(16), 4, GFLAGS);
+			RV1126_CLKGATE_CON(16), 14, GFLAGS);
 
 static struct rockchip_clk_branch rv1126_aclk_pdispp_np5 __initdata =
 	COMPOSITE_HALFDIV_OFFSET(ACLK_PDISPP_NP5, "aclk_pdispp_np5", mux_cpll_gpll_hpll_p, 0,
-- 
2.35.3

