$date
	Wed Sep 25 22:43:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % din [7:0] $end
$var reg 1 & rd $end
$var reg 1 ' rst $end
$var reg 1 ( wr $end
$scope module tu $end
$var wire 1 $ clk $end
$var wire 8 ) din [7:0] $end
$var wire 1 & rd $end
$var wire 1 ' rst $end
$var wire 1 ( wr $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var reg 8 * dout [7:0] $end
$var reg 8 + rptr [7:0] $end
$var reg 8 , wptr [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
bx +
bx *
bx )
x(
1'
x&
bx %
0$
bx #
x"
x!
$end
#5
0!
1"
b0 ,
b0 +
1$
#10
0$
#12
b1 %
b1 )
1(
#15
1$
#20
0$
#22
b10 %
b10 )
#25
1$
#30
0$
#32
0(
b11 %
b11 )
#35
1$
#40
0$
#42
1&
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#142
