INFO:sim:172 - Generating IP...
Customizing IP...
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ddr_ram.xco
XMDF file found: ddr_ram_xmdf.tcl
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/ddr_ram.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/ddr_ram.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/iodrp_controller.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/iodrp_controller.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/iodrp_mcb_controller.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/iodrp_mcb_controller.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/mcb_raw_wrapper.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/mcb_raw_wrapper.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/mcb_soft_calibration.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/mcb_soft_calibration.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/mcb_soft_calibration_top.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/mcb_soft_calibration_top.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/memc3_infrastructure.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/memc3_infrastructure.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/rtl/memc3_wrapper.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipco
   re_dir/tmp/_cg/ddr_ram/user_design/rtl/memc3_wrapper.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ole/electronics/fpga/vhdl/sobel_edge_detection/hdl/design/ddr_ram/ipcore_d
ir/tmp/_cg/ddr_ram/user_design/par/ddr_ram.ucf -view all -origin_type created
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ddr_ram"
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Generating README file...
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ddr_ram'.
