#!/usr/bin/env python3
"""T2: route_and_stitch_generic.py — the generic router/stitcher.

Every assertion here is a PROPERTY, never a byte. KRT is stochastic (two
routes of cook-loadcell in one session produced 223 and 234 segments, both
DRC-clean), so a golden .kicad_pcb would be permanently broken. What is
stable: exit codes, the KRT command line, pass ORDER, node sets, and
whether a gate bites.

The KRT invocation tests drive a STUB router (`stub_krt()`) that records
its argv and copies input to output. That keeps the suite hermetic and
fast while still pinning the flags the real router receives — which is the
part that has actually shipped broken (`route_prep` handing KRT a bare
Default-0.2mm .kicad_pro, so ampacity floors were never in force).
"""
import json
import re
import shutil
import sys
from pathlib import Path

sys.path.insert(0, str(Path(__file__).resolve().parent))
from harness import (KPY, ROOT, SCRIPTS, board_nodes, check, contains,  # noqa: E402
                     edit_board, eq, main, must_fail, must_pass,
                     not_contains, run, test, tmpdir)

RS = SCRIPTS / "route_and_stitch_generic.py"
FENCE = SCRIPTS / "fence_pitch.py"
VIP_GUARD = SCRIPTS / "via_in_pad_guard.py"
GEN = SCRIPTS / "generate_board_generic.py"
LC = ROOT / "archived_projects" / "cook-loadcell"
STEM = "cook_loadcell"

_BOARD_CACHE = []


def _cached_board():
    """Generate the cook-loadcell board once per suite run; every test gets
    a private copy (stitch mutates in place)."""
    if not _BOARD_CACHE:
        d = tmpdir("t2_seed_")
        out = d / f"{STEM}.kicad_pcb"
        must_pass(run([KPY, GEN, LC / "03_src" / "floorplan.yaml", "-o", out],
                      cwd=LC), "seed board generation")
        _BOARD_CACHE.append(out)
    return _BOARD_CACHE[0]


def scratch(mutate=None, with_board=True):
    """A project tree with 03_src/route.yaml + 04_kicad/<board>. Known-bad
    fixtures are this GOOD tree broken in exactly one way."""
    import yaml
    d = tmpdir("t2_")
    (d / "03_src").mkdir()
    (d / "04_kicad").mkdir()
    cfg = yaml.safe_load((LC / "03_src" / "route.yaml").read_text())
    if with_board:
        shutil.copy(_cached_board(), d / "04_kicad" / f"{STEM}.kicad_pcb")
        for ext in (".kicad_pro", ".kicad_dru"):
            src = LC / "04_kicad" / f"{STEM}{ext}"
            if src.is_file():
                shutil.copy(src, d / "04_kicad" / f"{STEM}{ext}")
    if mutate:
        mutate(cfg, d)
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p


def stub_krt(d, exit_code=0, write_output=True, json_summary=None):
    """A fake KRT that records argv and copies input->output. Hermetic
    stand-in for the real router; also the failure-injection seam."""
    k = d / "krt"
    k.mkdir(exist_ok=True)
    summary_stmt = ("print('JSON_SUMMARY: ' + "
                    f"{json.dumps(json.dumps(json_summary))})\n"
                    if json_summary is not None else "")
    body = (
        "import sys, shutil, json, pathlib\n"
        "a = sys.argv[1:]\n"
        "log = pathlib.Path(__file__).parent / 'calls.jsonl'\n"
        "log.open('a').write(json.dumps(a) + '\\n')\n"
        f"if {write_output}:\n"
        "    o = a[a.index('--output') + 1]\n"
        "    shutil.copy(a[0], o)\n"
        + summary_stmt
        + f"sys.exit({exit_code})\n")
    (k / "route.py").write_text(body)
    (k / "route_diff.py").write_text(body)
    # Route preparation synchronizes the board's native DRC authority before
    # launching KRT.  The router stub must therefore provide the companion
    # command too; a no-op preserves this fixture's existing project rules.
    (k / "fix_kicad_drc_settings.py").write_text("import sys\n")
    return k


def stub_krt_via_in_pad(d):
    """Fake router that exits 0 after taking the via-in-pad shortcut."""
    k = d / "krt"
    k.mkdir(exist_ok=True)
    body = (
        "import pcbnew, sys, pathlib\n"
        "a=sys.argv[1:]; src=a[0]; out=a[a.index('--output')+1]\n"
        "b=pcbnew.LoadBoard(src)\n"
        "p=next(p for f in b.GetFootprints() for p in f.Pads() "
        "if p.GetDrillSize().x<=0 and p.GetNetname())\n"
        "v=pcbnew.PCB_VIA(b); v.SetPosition(p.GetPosition())\n"
        "v.SetWidth(pcbnew.FromMM(0.6)); v.SetDrill(pcbnew.FromMM(0.3))\n"
        "v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu); v.SetNet(p.GetNet())\n"
        "b.Add(v); b.Save(out)\n")
    (k / "route.py").write_text(body)
    (k / "route_diff.py").write_text(body)
    (k / "fix_kicad_drc_settings.py").write_text("import sys\n")
    return k


def krt_calls(k):
    f = k / "calls.jsonl"
    return [json.loads(l) for l in f.read_text().splitlines()] if f.is_file() else []


def use_stub(cfg, d, **kw):
    cfg["route"]["krt"] = str(stub_krt(d, **kw))
    cfg["route"]["python"] = sys.executable
    cfg["route"].pop("final", None)


def prep(p, cwd=None):
    return run([KPY, RS, "prep", p], cwd=cwd)


def stitch(p):
    return run([KPY, RS, "stitch", p])


# =========================================================== CLEAN ======
@test("route-prep writes a segment-free r0 with keepouts and wave net lists")
def t_prep():
    d, p = scratch()
    r = must_pass(prep(p), "prep")
    contains(r.out, "canon R1: rules ride along", "prep stdout")
    contains(r.out, "an(9)", "wave grouping")
    contains(r.out, "pwr(2)", "wave grouping")
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    check(r0.is_file(), "no r0 written")
    for ext in (".kicad_pro", ".kicad_dru"):
        check(r0.with_suffix(ext).is_file(),
              f"canon R1: r0{ext} missing beside the route input")
    # the `rest` group must claim exactly the unclaimed, non-excluded nets
    sig = (d / "06_build" / "route" / "nets_sig.txt").read_text().split()
    check("GND" not in sig, "GND leaked into a routed wave — GND is pours")
    check(sig, "the rest-group is empty")


@test("identical route-prep source produces a byte-identical r0")
def t_prep_deterministic_bytes():
    """Prepared copper is deterministic input to a possibly stochastic KRT
    run. Fresh random UUIDs on identical keepouts/seeds changed the r0 SHA and
    invalidated route_progress resume even when no geometry moved."""
    def mutate(cfg, _d):
        cfg.setdefault("prep", {})["seed_stubs"] = {
            "clearance": 0.15,
            "via": {"size": 0.6, "drill": 0.3},
            "stubs": [{"net": "E_PLUS", "pin": "U1.3",
                       "via": {"size": 0.42, "drill": 0.18},
                       "vias": [[35.525, 40.095]]}],
        }
        cfg.setdefault("prep", {})["pad_rescue"] = True
        cfg.setdefault("stitch", {}).setdefault(
            "pad_rescue", {})["require"] = "none"

    d, p = scratch(mutate)
    must_pass(prep(p), "first deterministic prep")
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    first = r0.read_bytes()
    must_pass(prep(p), "second deterministic prep")
    check(first == r0.read_bytes(),
          "identical route-prep minted different UUIDs / bytes")


@test("route-prep preserves source-owned vias as KRT obstacles")
def t_prep_source_vias():
    """A generated thermal via array is source geometry, not a partial route.
    pcbnew nevertheless returns it from GetTracks(); prep must preserve it and
    continue rejecting actual pre-existing routed segments."""
    d, p = scratch()
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    edit_board(board,
               "v=pcbnew.PCB_VIA(b)\n"
               "v.SetPosition(pcbnew.VECTOR2I_MM(60.0,55.0))\n"
               "v.SetWidth(pcbnew.FromMM(0.5))\n"
               "v.SetDrill(pcbnew.FromMM(0.2))\n"
               "v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu)\n"
               "v.SetNet(b.FindNet('GND'))\nb.Add(v)\n")
    r = must_pass(prep(p), "prep with a source-owned via")
    contains(r.out, "source-owned vias: 1 preserved", "prep via ownership")
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    eq(via_nets(r0).get("GND", 0), 1,
       "the source-owned via did not survive into the KRT input")


@test("route-prep draws keepouts on every configured layer")
def t_prep_keepout_layers():
    d, p = scratch()
    must_pass(prep(p), "prep")
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    code = ("import pcbnew,sys,json\nb=pcbnew.LoadBoard(sys.argv[1])\no={}\n"
            "for g in b.GetDrawings():\n"
            "  if g.GetClass()=='PCB_SHAPE':\n"
            "    n=b.GetLayerName(g.GetLayer()); o[n]=o.get(n,0)+1\n"
            "print('@@'+json.dumps(o))\n")
    r = must_pass(run([KPY, "-c", code, r0]), "count keepouts")
    got = json.loads(r.out.split("@@", 1)[1].strip())
    check(got.get("User.2", 0) >= 8, f"User.2 keepouts missing: {got}")
    check(got.get("User.3", 0) >= 8,
          f"the analog-guard layer got no keepouts: {got}")


@test("prep.seed_stubs places reviewed copper on r0 before KRT")
def t_prep_seed_stubs():
    """Deterministic high-speed/layer-assignment copper must already be an
    obstacle when wave 1 starts.  The prep variant reuses the bounded seed
    emitter and writes its result to r0, rather than relying on a bespoke
    board script or adding the copper only after every route has crossed it."""
    def mutate(cfg, _d):
        cfg.setdefault("prep", {})["seed_stubs"] = {
            "clearance": 0.15,
            "via": {"size": 0.6, "drill": 0.3},
            "stubs": [{"net": "E_PLUS", "pin": "U1.3",
                       "via": {"size": 0.42, "drill": 0.18},
                       "vias": [[35.525, 40.095]]}],
        }
    d, p = scratch(mutate)
    r = must_pass(prep(p), "prep with deterministic copper")
    contains(r.out, "prep seed_stubs: 1 segments/vias placed before KRT",
             "prep did not report the pre-route seed")
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    code = ("import pcbnew,sys\n"
            "b=pcbnew.LoadBoard(sys.argv[1]); n=b.FindNet('E_PLUS').GetNetCode()\n"
            "v=[t for t in b.GetTracks() if t.GetClass()=='PCB_VIA' "
            "and t.GetNetCode()==n]\n"
            "print('@@'+repr((len(v),round(pcbnew.ToMM(v[0].GetWidth("
            "pcbnew.F_Cu)),3),round(pcbnew.ToMM(v[0].GetDrillValue()),3))))\n")
    got = must_pass(run([KPY, "-c", code, r0]), "inspect preseeded r0")
    eq(eval(got.out.split("@@", 1)[1].strip()), (1, 0.42, 0.18),
       "the per-bank deterministic via geometry did not ride into r0")


@test("prep.pad_rescue places collision-checked plane drops before KRT")
def t_prep_pad_rescue():
    """Plane-pad rescue belongs before routing: later waves must treat every
    legal barrel/stub as an obstacle rather than consume its only site and
    leave a post-fill pad island.  The normal stitch pass remains the safety
    net for sites that genuinely require routed copper to exist first."""
    def mutate(cfg, _d):
        cfg.setdefault("prep", {})["pad_rescue"] = True
        cfg.setdefault("stitch", {}).setdefault("pad_rescue", {})["require"] = "none"

    d, p = scratch(mutate)
    r = must_pass(prep(p), "prep with early plane-pad rescue")
    contains(r.out, "prep pad_rescue:",
             "prep did not report the early plane-drop pass")
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    code = ("import pcbnew,sys\n"
            "b=pcbnew.LoadBoard(sys.argv[1]); n=b.FindNet('GND').GetNetCode()\n"
            "print('@@'+str(sum(1 for t in b.GetTracks() "
            "if t.GetClass()=='PCB_VIA' and t.GetNetCode()==n)))\n")
    got = must_pass(run([KPY, "-c", code, r0]), "inspect early-rescued r0")
    check(int(got.out.split("@@", 1)[1].strip()) > 0,
          "early pad_rescue placed no GND barrels on r0")


@test("the KRT command line carries the geometry, keepouts and per-wave overrides")
def t_krt_cmdline():
    d, p = scratch(use_stub)
    must_pass(prep(p), "prep")
    r = must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    check(len(calls) == 3, f"expected 3 waves, got {len(calls)}")
    for c in calls:
        for flag in ("--layers", "--via-size", "--via-drill", "--fab-tier",
                     "--no-stub-layer-swap", "--keepout", "--nets"):
            check(flag in c, f"wave missing {flag}: {c}")
        check(c[c.index("--clearance") + 1] == "0.21",
              "the hole-to-hole-safe clearance did not reach KRT")
    # wave 1 is the analog-guard wave; waves 2-3 use the normal keepout layer
    check(calls[0][calls[0].index("--keepout-layer") + 1] == "User.3",
          "the bridge wave lost its analog-guard keepout layer")
    check(calls[1][calls[1].index("--keepout-layer") + 1] == "User.2",
          "a later wave inherited the analog guard")
    check(calls[2][calls[2].index("--track-width") + 1] == "0.25",
          "the signal wave lost its per-wave track width")
    contains(r.out, "waves done", "route stdout")


@test("a differential wave selects route_diff and carries only its pair geometry")
def t_krt_diff_engine():
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["waves"][0]["engine"] = "diff"
        cfg["route"]["waves"][0]["diff_pair_gap"] = 0.17
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    r = must_pass(run([sys.executable, RS, "route", p]), "diff route")
    calls = krt_calls(d / "krt")
    check(len(calls) == 3, f"expected 3 waves, got {len(calls)}")
    check("--diff-pair-gap" in calls[0], "diff gap did not reach route_diff")
    check(calls[0][calls[0].index("--diff-pair-gap") + 1] == "0.17",
          "wrong diff-pair gap")
    check("--diff-pair-gap" not in calls[1],
          "diff-only option leaked into route.py")
    contains(r.out, "wave an (diff)", "diff engine report")


@test("the no-via-in-pad search constraint reaches differential waves")
def t_krt_diff_forbid_via_in_pad_reaches_argv():
    """The realized-board guard grades every engine, so its matching search
    constraint must reach every engine too.  Otherwise a differential search
    can spend its run producing a candidate that the next gate must reject."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["forbid_new_via_in_pad"] = True
        cfg["route"]["waves"][0]["engine"] = "diff"
        cfg["route"]["waves"][0]["diff_pair_gap"] = 0.17

    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "guarded diff route")
    calls = krt_calls(d / "krt")
    check("--forbid-via-in-pad" in calls[0],
          "the declared no-via-in-pad policy did not constrain route_diff.py")


@test("a differential wave cannot authenticate or promote skipped fanouts",
      kind="known_bad")
def t_kb_diff_skipped_fanout_is_hard_failure():
    def mutate(cfg, d):
        use_stub(cfg, d, json_summary={
            "successful": 0, "failed": 0,
            "skipped_bad_fanout": ["AN_P/AN_N"],
        })
        cfg["route"]["waves"][0]["engine"] = "diff"
        cfg["route"]["waves"][0]["diff_pair_gap"] = 0.17
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    final = d / "06_build" / "route" / "FINAL"
    final.write_text("stale-success.kicad_pcb\n")
    must_fail(run([sys.executable, RS, "route", p]),
              "diff wave that skipped its targets", "skipped 1 requested")
    check(not final.exists(), "a skipped diff wave retained stale FINAL")
    progress = json.loads(
        (d / "06_build" / "route" / "route_progress.json").read_text())
    eq(progress["waves"], [],
       "a skipped diff wave became an authenticated prefix")


@test("a differential wave cannot authenticate single-ended deferrals",
      kind="known_bad")
def t_kb_diff_single_ended_deferral_is_hard_failure():
    def mutate(cfg, d):
        use_stub(cfg, d, json_summary={
            "successful": 0, "failed": 0,
            "skipped_bad_fanout": [],
            "single_ended_diff_pairs": ["AN"],
            "failed_diff_pairs": [],
        })
        cfg["route"]["waves"][0]["engine"] = "diff"
        cfg["route"]["waves"][0]["diff_pair_gap"] = 0.17
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p]),
              "diff wave that deferred its targets", "did not coupled-route")
    progress = json.loads(
        (d / "06_build" / "route" / "route_progress.json").read_text())
    eq(progress["waves"], [],
       "a deferred diff wave became an authenticated prefix")


@test("KRT waves are CHAINED: each wave routes the previous wave's output")
def t_krt_chaining():
    """Routing every wave from r0 instead of the previous output throws away
    earlier waves — the whole point of hardest-first ordering."""
    d, p = scratch(use_stub)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    ins = [Path(c[0]).name for c in calls]
    outs = [Path(c[c.index("--output") + 1]).name for c in calls]
    check(ins == ["r0.kicad_pcb", "r1.kicad_pcb", "r2.kicad_pcb"],
          f"waves not chained: inputs were {ins}")
    check(outs == ["r1.kicad_pcb", "r2.kicad_pcb", "r3.kicad_pcb"],
          f"unexpected chain outputs {outs}")


@test("the per-wave gate refuses a router-created via in an SMD land",
      kind="known_bad")
def t_kb_route_new_via_in_pad():
    """A router can report success by drilling an ordinary via into a boxed
    endpoint.  A reviewed source-owned EP via field is allowed because it is
    present in the wave input; newly-added via-in-pad geometry must stop the
    exact wave before it becomes resumable or promotable."""
    def mutate(cfg, d):
        cfg["route"]["krt"] = str(stub_krt_via_in_pad(d))
        cfg["route"]["python"] = KPY
        cfg["route"]["kicad_python"] = KPY
        cfg["route"]["forbid_new_via_in_pad"] = True
        cfg["route"].pop("final", None)

    d, p = scratch(mutate)
    source = d / "04_kicad" / f"{STEM}.kicad_pcb"
    # A reviewed source-owned via-in-pad is already in the wave input and must
    # remain allowed. The fake router adds a SECOND via at the same net+site;
    # multiset subtraction must identify exactly that new item.
    edit_board(source, """
p=next(p for f in b.GetFootprints() for p in f.Pads()
       if p.GetDrillSize().x<=0 and p.GetNetname())
v=pcbnew.PCB_VIA(b); v.SetPosition(p.GetPosition())
v.SetWidth(pcbnew.FromMM(0.6)); v.SetDrill(pcbnew.FromMM(0.3))
v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu); v.SetNet(p.GetNet()); b.Add(v)
""")
    must_pass(prep(p), "prep")
    final = d / "06_build" / "route" / "FINAL"
    final.write_text("stale-success.kicad_pcb\n")
    must_fail(run([sys.executable, RS, "route", p]),
              "route whose first wave adds via-in-pad", "forbidden via-in-pad")
    check(not final.exists(), "failed per-wave gate retained a stale FINAL")
    report = json.loads(
        (d / "06_build" / "route" / "wave_1_via_in_pad.json").read_text())
    eq(report["verdict"], "FAIL", "via-in-pad wave verdict")
    eq(len(report["new_via_in_pad"]), 1,
       "source-owned via must be allowed; only the router addition is new")
    progress = json.loads(
        (d / "06_build" / "route" / "route_progress.json").read_text())
    eq(progress["waves"], [],
       "a rejected wave became an authenticated/resumable prefix")


@test("the opt-in via-in-pad wave gate passes a clean copied chain")
def t_route_via_in_pad_guard_clean():
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["kicad_python"] = KPY
        cfg["route"]["forbid_new_via_in_pad"] = True

    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    r = must_pass(run([sys.executable, RS, "route", p]),
                  "clean route with per-wave via-in-pad guard")
    contains(r.out, "waves done", "clean guarded route")
    calls = krt_calls(d / "krt")
    check(calls and all("--forbid-via-in-pad" in call for call in calls),
          "the realized-board via-in-pad policy did not constrain KRT search")
    for i in range(1, 4):
        report = json.loads(
            (d / "06_build" / "route" / f"wave_{i}_via_in_pad.json").read_text())
        eq(report["verdict"], "PASS", f"clean wave {i} guard verdict")


@test("all race lanes independently apply the via-in-pad wave gate",
      kind="known_bad")
def t_kb_race_via_in_pad_guard():
    def mutate(cfg, d):
        cfg["route"]["krt"] = str(stub_krt_via_in_pad(d))
        cfg["route"]["python"] = KPY
        cfg["route"]["kicad_python"] = KPY
        cfg["route"]["forbid_new_via_in_pad"] = True
        cfg["route"].pop("final", None)

    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p, "--race", "2"]),
              "race whose lanes add via-in-pad", "all 2 race candidates")
    for lane in ("c0", "c1"):
        report = json.loads(
            (d / "06_build" / "route" / "race" / lane /
             "wave_1_via_in_pad.json").read_text())
        eq(report["verdict"], "FAIL", f"{lane} via-in-pad verdict")


@test("an early route validation failure invalidates stale build FINAL",
      kind="known_bad")
def t_kb_route_early_failure_invalidates_final():
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["waves"] = []

    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    final = d / "06_build" / "route" / "FINAL"
    final.write_text("stale-success.kicad_pcb\n")
    must_fail(run([sys.executable, RS, "route", p]),
              "route with invalid empty wave contract", "route.waves is empty")
    check(not final.exists(),
          "early route validation failure retained a stale promotable FINAL")


@test("via-in-pad guard ignores undrilled mask-only apertures")
def t_route_via_in_pad_guard_ignores_mask_only_pad():
    d = tmpdir("t2_vip_mask_")
    before = d / "before.kicad_pcb"
    after = d / "after.kicad_pcb"
    shutil.copy(_cached_board(), before)
    shutil.copy(before, after)
    edit_board(after, """
fp=pcbnew.FOOTPRINT(b); fp.SetReference('MASK1')
fp.SetPosition(pcbnew.VECTOR2I_MM(80,70))
p=pcbnew.PAD(fp); p.SetNumber('1'); p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
p.SetShape(pcbnew.PAD_SHAPE_RECT); p.SetSize(pcbnew.VECTOR2I_MM(1,1))
ls=pcbnew.LSET(); ls.AddLayer(pcbnew.F_Mask); p.SetLayerSet(ls)
p.SetPosition(pcbnew.VECTOR2I_MM(80,70)); fp.Add(p); b.Add(fp)
v=pcbnew.PCB_VIA(b); v.SetPosition(p.GetPosition())
v.SetWidth(pcbnew.FromMM(0.6)); v.SetDrill(pcbnew.FromMM(0.3))
v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu); v.SetNet(b.FindNet('GND')); b.Add(v)
""")
    report = d / "report.json"
    must_pass(run([KPY, VIP_GUARD, before, after, "--json", report]),
              "guard over a mask-only aperture")
    eq(json.loads(report.read_text())["new_via_in_pad"], [],
       "mask-only aperture was misclassified as an SMD copper land")


@test("stitch runs the passes in the CONFIGURED order and gates clean")
def t_stitch_order():
    d, p = scratch()
    r = must_pass(stitch(p), "stitch")
    order = [l.strip(" -") for l in r.out.splitlines()
             if l.startswith("-- ") and l.endswith(" --")]
    import yaml
    want = [x for x in yaml.safe_load(p.read_text())["stitch"]["passes"]]
    check(order == want, f"pass order drifted:\n got {order}\nwant {want}")
    contains(r.out, "gate: clean", "stitch verdict")


@test("stitch NEVER changes connectivity: same node set in, same node set out")
def t_stitch_preserves_nodes():
    """The regression this pins: drop_dangling's first cut had no T-junction
    test and deleted segments whose end sat mid-body of another — 8 pads
    went unconnected on a board that had routed 100%."""
    d, p = scratch()
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    before = board_nodes(board)
    must_pass(stitch(p), "stitch")
    after = board_nodes(board)
    check(before == after,
          f"stitch changed connectivity: "
          f"{sorted(set(before.items()) ^ set(after.items()))[:10]}")


@test("stitching twice reproduces byte-identical boards and connectivity")
def t_stitch_determinism():
    boards, nodes = [], []
    for _ in (1, 2):
        d, p = scratch()
        must_pass(stitch(p), "stitch")
        board = d / "04_kicad" / f"{STEM}.kicad_pcb"
        boards.append(board.read_bytes())
        nodes.append(board_nodes(board))
    check(nodes[0] == nodes[1],
          "two stitch runs produced different connectivity")
    eq(boards[0], boards[1],
       "identical stitch inputs did not reproduce byte-identical boards")


@test("a removal pass is followed by a fresh-interpreter barrier")
def t_swig_barrier():
    """board.Remove() poisons the board's SWIG iterators for the rest of the
    interpreter. Without the automatic barrier the NEXT pass raised
    'SwigPyObject is not iterable' and the run saved a half-applied board."""
    def mutate(cfg, d):
        cfg["stitch"]["passes"] = ["drop_micro_fragments", "drop_dangling",
                                   "fill", "gate"]
    d, p = scratch(mutate)
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    # a real removal must happen or the barrier is never exercised
    edit_board(board,
               "n=b.FindNet('GND')\n"
               "t=pcbnew.PCB_TRACK(b)\n"
               "t.SetStart(pcbnew.VECTOR2I_MM(30.0,30.0))\n"
               "t.SetEnd(pcbnew.VECTOR2I_MM(30.05,30.0))\n"
               "t.SetWidth(pcbnew.FromMM(0.25))\nt.SetLayer(pcbnew.F_Cu)\n"
               "t.SetNetCode(n.GetNetCode())\nb.Add(t)\n")
    before = board_nodes(board)
    r = must_pass(stitch(p), "stitch with back-to-back removal passes")
    contains(r.out, "removed 1 dangling micro-fragment", "removal did not happen")
    contains(r.out, "SWIG barrier", "barrier did not fire")
    contains(r.out, "gate: clean", "stitch verdict")
    check(before == board_nodes(board),
          "the barrier run changed connectivity")


@test("micro-fragment anchor tolerance does not turn a nearby endpoint into a join")
def t_micro_fragment_anchor_tolerance():
    """A router rounding whisker can end only 14.4 um from a real endpoint.
    The historical 50 um served-test called that free end connected and kept
    the DRC-dangling fragment.  A project may tighten this geometric test
    without changing the more tolerant cleanup passes."""
    def mutate(cfg, _d):
        cfg["stitch"]["passes"] = ["drop_micro_fragments", "fill"]
        cfg["stitch"]["drop_micro_fragments"] = {
            "max_length": 0.02,
            "require_free_end": True,
            "anchor_tol": 0.005,
        }
    d, p = scratch(mutate)
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    edit_board(board,
               "n=b.FindNet('GND')\n"
               "a=pcbnew.PCB_TRACK(b)\n"
               "a.SetStart(pcbnew.VECTOR2I_MM(30.0,30.0))\n"
               "a.SetEnd(pcbnew.VECTOR2I_MM(40.0,30.0))\n"
               "a.SetWidth(pcbnew.FromMM(0.25)); a.SetLayer(pcbnew.F_Cu)\n"
               "a.SetNetCode(n.GetNetCode()); b.Add(a)\n"
               "w=pcbnew.PCB_TRACK(b)\n"
               "w.SetStart(pcbnew.VECTOR2I_MM(29.9856,30.0))\n"
               "w.SetEnd(pcbnew.VECTOR2I_MM(30.0,30.0))\n"
               "w.SetWidth(pcbnew.FromMM(0.25)); w.SetLayer(pcbnew.F_Cu)\n"
               "w.SetNetCode(n.GetNetCode()); b.Add(w)\n")
    r = must_pass(stitch(p), "micro-fragment tolerance stitch")
    contains(r.out, "removed 1 dangling micro-fragment",
             "nearby endpoint was mistaken for a real join")
    probe = must_pass(run([
        KPY, "-c",
        "import pcbnew,sys; b=pcbnew.LoadBoard(sys.argv[1]); "
        "print(sum(t.GetClass()=='PCB_TRACK' and "
        "t.GetLength()/1e6 < 0.02 for t in b.GetTracks()))",
        board]), "micro-fragment board probe")
    eq(probe.out.strip(), "0", "14.4 um whisker survived cleanup")


@test("protect_via_in_pad promotes the realized SMT-land set into one Type-VII family")
def t_protect_via_in_pad():
    """The manufacturing process must follow realized router geometry, not
    only the source-owned thermal-via plan."""
    def mutate(cfg, _d):
        cfg["stitch"]["passes"] = ["protect_via_in_pad", "fill"]
        cfg["stitch"]["protect_via_in_pad"] = {
            "via": {"size": 0.50, "drill": 0.20},
            "via_protection": {"capping": True, "filling": True},
            "min": 1,
        }
    d, p = scratch(mutate)
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    edit_board(board,
               "pad=next(p for f in b.GetFootprints() for p in f.Pads() "
               "if p.GetDrillSize().x==0 and p.GetNetname())\n"
               "v=pcbnew.PCB_VIA(b); v.SetPosition(pad.GetPosition())\n"
               "v.SetWidth(pcbnew.FromMM(0.45)); "
               "v.SetDrill(pcbnew.FromMM(0.20))\n"
               "v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu); v.SetNet(pad.GetNet())\n"
               "b.Add(v)\n")
    r = must_pass(stitch(p), "protect realized via-in-pad")
    contains(r.out, "protected 1 realized via-in-pad barrel(s)",
             "realized via-in-pad coverage")
    probe = must_pass(run([
        KPY, "-c",
        "import pcbnew,sys; b=pcbnew.LoadBoard(sys.argv[1]); "
        "v=next(t for t in b.GetTracks() if t.GetClass()=='PCB_VIA'); "
        "print(round(pcbnew.ToMM(v.GetWidth(pcbnew.F_Cu)),3), "
        "round(pcbnew.ToMM(v.GetDrill()),3), "
        "v.GetCappingMode()==pcbnew.CAPPING_MODE_CAPPED, "
        "v.GetFillingMode()==pcbnew.FILLING_MODE_FILLED)",
        board]), "protected via-in-pad probe")
    eq(probe.out.strip(), "0.5 0.2 True True",
       "via-in-pad was not converted to the declared Type-VII family")


@test("fresh_reload unconditionally rebuilds connectivity in a new process")
def t_fresh_reload_barrier():
    """Zone connectivity can be stale even when no board object was removed.
    The explicit post-fill barrier therefore must fire unconditionally; the
    ordinary removal-driven `reload` semantics are intentionally insufficient
    for this position in the pipeline."""
    def mutate(cfg, _d):
        cfg["stitch"]["passes"] = ["fill", "fresh_reload", "gate"]
    d, p = scratch(mutate)
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    before = board_nodes(board)
    r = must_pass(stitch(p), "stitch with an unconditional connectivity barrier")
    contains(r.out, "fresh connectivity rebuild", "fresh_reload did not re-exec")
    contains(r.out, "gate: clean", "post-reload stitch verdict")
    check(before == board_nodes(board),
          "fresh_reload changed electrical connectivity")


@test("bridge_via_endpoints makes a copper-contained overlap an explicit "
      "centreline join without enlarging copper")
def t_bridge_via_endpoints():
    """KRT stops one 0.1-mm cell short when a 0.25-mm track already touches
    a 0.45-mm via.  The overlap is electrically conductive, but deleting an
    unused transition via later leaves an implicit cap-to-cap join.  Snapping
    a micro-segment from the endpoint to the via centre is geometry-preserving
    only when the whole bridge remains inside the via's existing copper disk.
    """
    d = tmpdir("t2_snapvia_")
    board = d / "snap.kicad_pcb"
    script = d / "probe.py"
    script.write_text(
        "import sys\n"
        f"sys.path.insert(0, {str(SCRIPTS)!r})\n"
        "import pcbnew, route_and_stitch_generic as rs\n"
        "b=pcbnew.BOARD(); b.SetCopperLayerCount(2)\n"
        "n=pcbnew.NETINFO_ITEM(b,'SIG'); b.Add(n)\n"
        "def pair(y,gap):\n"
        " t=pcbnew.PCB_TRACK(b); t.SetStart(pcbnew.VECTOR2I_MM(10,y))\n"
        " t.SetEnd(pcbnew.VECTOR2I_MM(11,y)); t.SetWidth(pcbnew.FromMM(0.25))\n"
        " t.SetLayer(pcbnew.F_Cu); t.SetNet(n); b.Add(t)\n"
        " v=pcbnew.PCB_VIA(b); v.SetPosition(pcbnew.VECTOR2I_MM(11+gap,y))\n"
        " v.SetWidth(pcbnew.FromMM(0.45)); v.SetDrill(pcbnew.FromMM(0.20))\n"
        " v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu); v.SetNet(n); b.Add(v)\n"
        "pair(10,0.10); pair(20,0.101)\n"
        f"b.Save({str(board)!r})\n"
        f"ctx=rs.Ctx({{'stitch':{{'clearance':0.20}}}}, {str(board)!r})\n"
        "rs.MM=pcbnew.ToMM\n"
        "rs.p_bridge_via_endpoints(ctx,{'tol':0.01,'max_move':0.20})\n"
        "bridges=[]\n"
        "for t in ctx.board.GetTracks():\n"
        " if t.GetClass()=='PCB_TRACK':\n"
        "  a=(round(pcbnew.ToMM(t.GetStart().x),2),round(pcbnew.ToMM(t.GetStart().y),2))\n"
        "  z=(round(pcbnew.ToMM(t.GetEnd().x),2),round(pcbnew.ToMM(t.GetEnd().y),2))\n"
        "  bridges.append((a,z))\n"
        "print('BRIDGES',sorted(bridges))\n"
        "print('COUNT',ctx.counts.get('via_endpoint_bridges'))\n")
    r = must_pass(run([KPY, script]), "via endpoint normalization probe")
    contains(r.out, "((11.0, 10.0), (11.1, 10.0))",
             "contained track/via overlap got no explicit bridge")
    not_contains(r.out, "((11.0, 20.0), (11.1, 20.0))",
                 "normalizer accepted a just-over-boundary copper capsule")
    contains(r.out, "COUNT 1", "unexpected via endpoint snap denominator")


# ======================================================== KNOWN-BAD =====
@test("route-prep REFUSES a board that still has routed segments", kind="known_bad")
def t_kb_tracked_input():
    """KRT re-parses pcbnew tracks wrong and routes straight through them
    (400+ silent crossings, observed twice). The router reports success."""
    d, p = scratch()
    edit_board(d / "04_kicad" / f"{STEM}.kicad_pcb",
               "t=pcbnew.PCB_TRACK(b)\n"
               "t.SetStart(pcbnew.VECTOR2I_MM(30.0,30.0))\n"
               "t.SetEnd(pcbnew.VECTOR2I_MM(32.0,30.0))\n"
               "t.SetWidth(pcbnew.FromMM(0.25))\nt.SetLayer(pcbnew.F_Cu)\n"
               "b.Add(t)\n")
    must_fail(prep(p), "prep on a tracked board", "SEGMENT-FREE")


@test("route-prep REFUSES to hand KRT a netclass-less project (canon R1)",
      kind="known_bad")
def t_kb_no_netclasses():
    """The fleet audit found EVERY board's route input carrying only
    Default 0.2mm, so ampacity floors were enforced only by the post-route
    DRC — the router never knew about them."""
    d, p = scratch()
    pro = d / "04_kicad" / f"{STEM}.kicad_pro"
    j = json.loads(pro.read_text())
    j["net_settings"] = {"classes": [{"name": "Default"}],
                         "netclass_patterns": []}
    pro.write_text(json.dumps(j))
    must_fail(prep(p), "prep with no netclasses", "canon R1")


@test("a wave naming a net the board does not have is a hard error",
      kind="known_bad")
def t_kb_unknown_wave_net():
    """A typo'd net name silently routes one net fewer; nothing downstream
    compares the wave lists against the board."""
    def mutate(cfg, d):
        cfg["prep"]["waves"]["groups"]["an"] = ["E_PLUS", "S_PLUZ"]
    d, p = scratch(mutate)
    must_fail(prep(p), "prep with a typo'd wave net", "S_PLUZ")


@test("a KRT wave that exits nonzero blocks the chain", kind="known_bad")
def t_kb_krt_nonzero():
    def mutate(cfg, d):
        use_stub(cfg, d, exit_code=3)
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p]), "route with a failing KRT",
              "exited 3")


@test("a KRT wave that exits 0 but writes NO output is caught", kind="known_bad")
def t_kb_krt_lies():
    """'Believing an autorouter's 0 fails without an import + DRC ground
    truth' is in the failure museum. The cheapest version of that lie is a
    router that reports success and produces nothing."""
    def mutate(cfg, d):
        use_stub(cfg, d, write_output=False)
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p]),
              "route with a silent KRT", "produced no")


@test("a single-ended KRT wave cannot authenticate unresolved nets",
      kind="known_bad")
def t_kb_krt_zero_with_unresolved_net():
    """route.py can exit zero after writing a partial candidate. Physical
    wave DRC intentionally defers opens, so its machine summary must block
    promotion when a requested net remains unresolved."""
    def mutate(cfg, d):
        use_stub(cfg, d, json_summary={
            "routed_single": [],
            "failed_single": ["E_PLUS"],
            "failed_multipoint": [],
            "successful": 0,
            "failed": 1,
        })
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p]),
              "zero-exit partial KRT wave", "left requested net(s) unresolved")
    progress = json.loads(
        (d / "06_build" / "route" / "route_progress.json").read_text())
    eq(progress["waves"], [],
       "an incomplete single-ended wave became an authenticated prefix")


@test("every KRT wave carries .kicad_pro and .kicad_dru rule sidecars")
def t_krt_rule_sidecars_survive_each_wave():
    """KiCad loads custom rules by the board basename.  KRT historically
    copied rN.kicad_pro but dropped rN.kicad_dru, so `quick` declared a route
    clean while the final imported board reported its sub-floor tracks.  The
    route driver owns canon R1 and must carry both sidecars across every wave,
    independent of what a particular KRT version happens to copy."""
    def mutate(cfg, d):
        use_stub(cfg, d)
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    route_dir = d / "06_build" / "route"
    outputs = sorted(route_dir.glob("r[1-9]*.kicad_pcb"))
    check(outputs, "stub route emitted no wave outputs")
    for board in outputs:
        for ext in (".kicad_pro", ".kicad_dru"):
            sidecar = board.with_suffix(ext)
            check(sidecar.is_file(),
                  f"canon R1: {sidecar.name} missing beside {board.name}")


@test("importing onto a board that ALREADY has tracks is a hard error",
      kind="known_bad")
def t_kb_double_import():
    """Re-importing a KRT output into a tracked board DOUBLES everything
    (holes_co_located x69, 2026-07)."""
    d, p = scratch()
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    edit_board(board,
               "t=pcbnew.PCB_TRACK(b)\n"
               "t.SetStart(pcbnew.VECTOR2I_MM(30.0,30.0))\n"
               "t.SetEnd(pcbnew.VECTOR2I_MM(32.0,30.0))\n"
               "t.SetWidth(pcbnew.FromMM(0.25))\nt.SetLayer(pcbnew.F_Cu)\n"
               "b.Add(t)\n")
    chain = d / "06_build" / "route" / "r9.kicad_pcb"
    chain.parent.mkdir(parents=True, exist_ok=True)
    shutil.copy(_cached_board(), chain)
    import yaml
    cfg = yaml.safe_load(p.read_text())
    cfg["route"]["final"] = str(chain)
    p.write_text(yaml.safe_dump(cfg))
    must_fail(run([KPY, RS, "import", p]), "import onto a tracked board",
              "DOUBLES")


@test("import preserves and dedupes source-owned vias inherited by KRT")
def t_import_source_vias():
    """The final KRT board inherits source vias from r0. Importing that chain
    into the source board must retain one barrel, not reject the base as
    tracked and not place a duplicate barrel on top."""
    d, p = scratch()
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    edit_board(board,
               "v=pcbnew.PCB_VIA(b)\n"
               "v.SetPosition(pcbnew.VECTOR2I_MM(60.0,55.0))\n"
               "v.SetWidth(pcbnew.FromMM(0.5))\n"
               "v.SetDrill(pcbnew.FromMM(0.2))\n"
               "v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu)\n"
               "v.SetNet(b.FindNet('GND'))\nb.Add(v)\n")
    chain = d / "03_src" / "source-via-chain.kicad_pcb"
    shutil.copy(board, chain)
    import yaml
    cfg = yaml.safe_load(p.read_text())
    cfg["route"]["final"] = str(chain)
    p.write_text(yaml.safe_dump(cfg))
    r = must_pass(run([KPY, RS, "import", p, "--route-source", "promoted"]),
                  "import a chain carrying an inherited source via")
    contains(r.out, "import base: 1 source-owned vias preserved",
             "import via ownership")
    contains(r.out, "imported 0 segments, 0 vias", "source-via dedupe")
    eq(via_nets(board).get("GND", 0), 1,
       "the inherited source via was duplicated or removed")


@test("import_krt is byte-deterministic and mints no duplicate UUIDs")
def t_import_krt_uuid_determinism():
    """Imported copper used KiCad's process-random UUID stream.  Two clean
    imports had identical coordinates/nets but different save order; that in
    turn perturbed zone-fill tessellation and changed fabrication bytes.
    Identical base + chain inputs must now produce byte-identical boards."""
    d = tmpdir("t2_import_repro_")
    base = _cached_board()
    chain = d / "chain.kicad_pcb"
    chain.write_text(
        '(kicad_pcb\n'
        '  (net 0 "")\n'
        '  (net 1 "GND")\n'
        '  (segment (start 40.0 40.0) (end 41.0 40.0) (width 0.2) '
        '(layer "F.Cu") (net "GND"))\n'
        '  (segment (start 41.0 40.0) (end 41.0 41.0) (width 0.2) '
        '(layer "F.Cu") (net "GND"))\n'
        '  (via (at 41.0 41.0) (size 0.5) (drill 0.2) '
        '(layers "F.Cu" "B.Cu") (net "GND"))\n'
        ')\n')
    outs = [d / "first.kicad_pcb", d / "second.kicad_pcb"]
    for out in outs:
        must_pass(run([KPY, SCRIPTS / "import_krt.py", chain, base, out,
                       "--no-fill"]), "deterministic import_krt replay")
    eq(outs[0].read_bytes(), outs[1].read_bytes(),
       "identical import inputs did not reproduce byte-identical boards")
    uuids = re.findall(r'\(uuid "([0-9a-f-]+)"\)',
                       outs[0].read_text(encoding="utf-8-sig"))
    eq(len(uuids), len(set(uuids)),
       "deterministic import created duplicate KiCad UUIDs")


@test("import_krt REFUSES inherited source-via geometry drift",
      kind="known_bad")
def t_kb_import_source_via_geometry_drift():
    """Same position/net is only a duplicate if its manufactured geometry
    agrees. Silently accepting a changed drill would make the source recipe
    and routed board describe different thermal structures."""
    d, _p = scratch()
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    edit_board(board,
               "v=pcbnew.PCB_VIA(b)\n"
               "v.SetPosition(pcbnew.VECTOR2I_MM(60.0,55.0))\n"
               "v.SetWidth(pcbnew.FromMM(0.5))\n"
               "v.SetDrill(pcbnew.FromMM(0.2))\n"
               "v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu)\n"
               "v.SetNet(b.FindNet('GND'))\nb.Add(v)\n")
    chain = d / "03_src" / "drifted-via-chain.kicad_pcb"
    chain.write_text('(kicad_pcb\n  (net 0 "")\n  (net 1 "GND")\n'
                     '  (via (at 60.0 55.0) (size 0.6) (drill 0.3) '
                     '(layers "F.Cu" "B.Cu") (net "GND"))\n)\n')
    out = d / "out.kicad_pcb"
    must_fail(run([KPY, SCRIPTS / "import_krt.py", chain, board, out,
                   "--no-fill"]), "import drifted source via",
              "geometry disagrees")


@test("import REFUSES a chain file that does not exist", kind="known_bad")
def t_kb_missing_chain():
    def mutate(cfg, d):
        cfg["route"]["final"] = "03_src/route/nope.kicad_pcb"
    d, p = scratch(mutate)
    must_fail(run([KPY, RS, "import", p]), "import with no chain file",
              "not found")


@test("import_krt maps In3.Cu/In4.Cu segments (6-layer inner layers), not "
      "just F/B/In1/In2")
def t_import_in3_in4_layers():
    """A 6-layer board routes signal on In3.Cu/In4.Cu. import_krt's LAY map
    knew only F/B/In1/In2, so an In3.Cu segment tripped 'unknown layer' and
    the whole import aborted rather than silently dumping it on F.Cu (a
    deliberate hard-fail, per the module docstring). GREEN: a KRT chain
    carrying one In3.Cu and one In4.Cu segment imports BOTH. RED-verified
    against the pre-fix map (HEAD), where the first In3.Cu segment raised
    SystemExit 'unknown layer' and the import exited nonzero — 2026-07-23."""
    IMPORT = SCRIPTS / "import_krt.py"
    d = tmpdir("t2_imp63_")
    base = _cached_board()
    krt = d / "chain.kicad_pcb"
    krt.write_text(
        '(kicad_pcb\n'
        '  (net 0 "")\n'
        '  (net 1 "GND")\n'
        '  (segment (start 40.0 40.0) (end 41.0 40.0) (width 0.2) '
        '(layer "In3.Cu") (net "GND"))\n'
        '  (segment (start 42.0 40.0) (end 43.0 40.0) (width 0.2) '
        '(layer "In4.Cu") (net "GND"))\n'
        ')\n')
    out = d / "out.kicad_pcb"
    r = run([KPY, IMPORT, krt, base, out, "--no-fill"])
    must_pass(r, "import_krt with In3.Cu/In4.Cu segments")
    contains(r.out, "imported 2 segments",
             "both inner-layer segments must import")


@test("route inputs resolve historical repository-relative paths from a project root")
def t_repository_relative_route_input_resolution():
    """The conductor runs from the project root, while older configs name
    `projects/<project>/...`.  That dialect must resolve at the worktree root
    without duplicating the project prefix."""
    d = tmpdir("route_input_repo_")
    (d / ".git").write_text("gitdir: fixture\n")
    project = d / "projects" / "board"
    target = project / "03_src" / "rules" / "fab.txt"
    target.parent.mkdir(parents=True)
    target.write_text("min_clearance=0.09\n")
    sys.path.insert(0, str(SCRIPTS))
    from route_and_stitch_generic import _resolve_route_input_path
    got = _resolve_route_input_path(
        {"_root": project}, "projects/board/03_src/rules/fab.txt",
        "fab overrides")
    eq(got, target.resolve(), "repository-relative route authority")


@test("a fab_overrides route option reaches KRT as --fab-overrides on every "
      "wave")
def t_krt_fab_overrides():
    """The KRT --fab-overrides pass (2026-07-23) is wired through
    _KRT_FLAGMAP. GREEN: fab_overrides in the common route options emits
    --fab-overrides <val> on every wave's KRT command line. RED-verified
    against the pre-fix flagmap (HEAD), where the key was not recognized and
    route hard-failed 'unknown KRT option' — the exact gate t_kb_unknown_krt_flag
    proves bites — 2026-07-23."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        override = d / "jlc_2layer_6mil"
        override.write_text("min_clearance=0.09\n")
        cfg["route"]["common"]["fab_overrides"] = override.name
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    check(len(calls) >= 1, "no KRT waves were invoked")
    for c in calls:
        check("--fab-overrides" in c, f"wave missing --fab-overrides: {c}")
        eq(c[c.index("--fab-overrides") + 1],
           str((d / "jlc_2layer_6mil").resolve()),
           "the fab_overrides value did not reach KRT")


@test("a hole_to_hole_clearance route option reaches KRT on every wave")
def t_krt_hole_to_hole_clearance():
    """A board may deliberately carry a drill-spacing margin above its fab
    tier.  If the wrapper cannot pass that floor into search, KRT can emit a
    route that is manufacturable at the tier yet fails the board's authored
    DRC after the expensive wave completes."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["common"]["hole_to_hole_clearance"] = 0.5
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    check(len(calls) >= 1, "no KRT waves were invoked")
    for c in calls:
        check("--hole-to-hole-clearance" in c,
              f"wave missing --hole-to-hole-clearance: {c}")
        eq(c[c.index("--hole-to-hole-clearance") + 1], "0.5",
           "the hole-to-hole floor did not reach KRT")


@test("a length_match_group in route.yaml REACHES route.py's argv as a "
      "repeatable --length-match-group, and its tolerance/amplitude with it")
def t_krt_length_match_reaches_argv():
    """THE FAILURE MODE THIS PINS IS SILENT. A key in `route.yaml` that the
    driver drops produces a route with NO length matching and NO error — the
    yaml says the arms are matched, the copper is not, and the DRC gate is
    green either way. So the assertion is on ARGV: the flag, its patterns, and
    the exact grouping.

    PROVENANCE (pluto-rx2-8way, 2026-07-29). KRT does single-ended inter-net
    length matching — MEASURED, `--length-match-group 'ANT*' 'RX2_OUT'
    --length-match-tolerance 0.15` printed "8 nets (0 diff pairs, 8
    single-ended), target=19.83mm" and took the group spread 2.237 -> 1.1586 mm
    (29.5 -> 15.28 deg at 6 GHz), 11/11 routed, min_clearance_used 0.2. The
    repo had asserted twice that no such tool existed. Because these three keys
    were absent from `_KRT_FLAGMAP`, the better route could only be produced BY
    HAND, and the recipe was therefore unexpressible in 03_src/ — canon M3.

    RED-VERIFIED against the pre-fix flagmap (HEAD), where `route` hard-died
    `unknown KRT option 'length_match_group'` before invoking KRT at all —
    measured pre-fix: 0 KRT calls, rc != 0, the exact error t_kb_unknown_krt_flag
    proves bites — 2026-07-29."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["common"]["length_match_group"] = ["ANT*", "RX2_OUT"]
        cfg["route"]["common"]["length_match_tolerance"] = 0.15
        cfg["route"]["common"]["meander_amplitude"] = 0.8
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    check(len(calls) >= 1, "no KRT waves were invoked")
    for c in calls:
        i = c.index("--length-match-group")
        eq(c[i + 1:i + 3], ["ANT*", "RX2_OUT"],
           "a flat list must reach KRT as ONE nargs='+' group")
        eq(c[c.index("--length-match-tolerance") + 1], "0.15",
           "the tolerance did not reach KRT — the residual spread IS this "
           "number, so dropping it silently changes the result")
        eq(c[c.index("--meander-amplitude") + 1], "0.8",
           "the meander amplitude did not reach KRT")
        eq(c.count("--length-match-group"), 1, "exactly one group")


@test("a diff_pair_intra_match wave option reaches route_diff.py, and cannot "
      "leak into a single-ended wave")
def t_krt_diff_pair_intra_match_reaches_argv():
    """A P/N ``length_match_group`` is not the same mechanism as KRT's
    intra-pair matcher.  The former groups routed results; the latter measures
    and compensates the two individual conductors generated from one coupled
    centerline.  On usb-controlled-debug-hub-v1, omitting this flag produced a
    route accepted by KRT while the independent realized-copper audit measured
    1.4837 mm end-to-end P/N spread on port 4 against a 1.0 mm ceiling.

    Pin the actual argv because a YAML key that never reaches route_diff.py is
    indistinguishable from a design that deliberately disabled matching.
    """
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["waves"][0]["engine"] = "diff"
        cfg["route"]["waves"][0]["diff_pair_intra_match"] = True
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    check("--diff-pair-intra-match" in calls[0],
          "diff_pair_intra_match did not reach route_diff.py")

    def bad(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["waves"][0]["engine"] = "single"
        cfg["route"]["waves"][0]["diff_pair_intra_match"] = True
    d2, p2 = scratch(bad)
    must_pass(prep(p2), "prep")
    must_fail(run([sys.executable, RS, "route", p2]),
              "diff-only option on a single-ended wave",
              "unknown KRT option 'diff_pair_intra_match'")


@test("a LIST OF LISTS becomes one --length-match-group per group (the flag is "
      "argparse action='append'), and a mis-shaped one is a hard error")
def t_krt_length_match_multiple_groups():
    """`--length-match-group` is `action="append", nargs="+"`, so two groups are
    two occurrences. Flattening them into one would silently match nets that
    must NOT be matched to each other — a wrong board with a green gate. The
    mis-shaped case is a hard error rather than a coercion for the same
    reason."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["common"]["length_match_group"] = [["ANT*"], ["QSPI_*"]]
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    for c in krt_calls(d / "krt"):
        eq(c.count("--length-match-group"), 2, "one flag occurrence per group")
        i, j = (k for k, v in enumerate(c) if v == "--length-match-group")
        eq(c[i + 1:i + 2], ["ANT*"], "first group")
        eq(c[j + 1:j + 2], ["QSPI_*"], "second group")

    def bad(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["common"]["length_match_group"] = "ANT*"   # not a list
    d2, p2 = scratch(bad)
    must_pass(prep(p2), "prep")
    must_fail(run([sys.executable, RS, "route", p2]),
              "a bare string length_match_group",
              "must be a non-empty list of net patterns")


@test("neckdown_length / neckdown_taper_length reach KRT — the answer to a "
      "vendor land that cannot carry the impedance width")
def t_krt_neckdown_reaches_argv():
    """MEASURED on PE42482A-X (pluto-rx2-8way, 2026-07-29): the 0.60 x 0.30 mm
    land at 0.50 mm pitch puts a GND land edge 0.350 mm off the RF centreline,
    and a 0.36 mm trace needs 0.180 + 0.200 = 0.380 mm — deficit 0.030 mm. Six
    of eleven rf nets routed; the five pins with GND on BOTH flanks failed. Max
    landable width is the pad width itself, 0.30 mm = 55.3 ohm, which FAILS the
    RF50_width floor. Relaxing clearance to <= 0.17 mm was REFUSED on measured
    grounds (the stitch fence would sit 0.15-0.17 mm from a 0.36 mm arm, g/h
    ~ 0.8, detuning the 50.5 ohm pure microstrip the width was derived from).
    A neck-down + taper is the intended answer and it was unexpressible.

    RED-VERIFIED against the pre-fix flagmap (HEAD): `unknown KRT option
    'neckdown_length'`, rc != 0, 0 KRT calls — 2026-07-29."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["waves"][0]["neckdown_length"] = 1.2
        cfg["route"]["waves"][0]["neckdown_taper_length"] = 0.4
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    eq(calls[0][calls[0].index("--neckdown-length") + 1], "1.2",
       "the neck-down length did not reach KRT")
    eq(calls[0][calls[0].index("--neckdown-taper-length") + 1], "0.4",
       "the neck-down taper length did not reach KRT")
    for c in calls[1:]:
        check("--neckdown-length" not in c,
              "a per-wave neck-down leaked into a later wave")


@test("every key in _KRT_FLAGMAP is a flag route.py ACTUALLY accepts")
def t_flagmap_matches_krt_argparse():
    """canon M1, and the cheapest possible version of it. `_krt_args` dies on a
    key it does not know, but nothing stopped the map itself from carrying a
    flag KRT dropped or renamed — in which case argparse would reject the whole
    command and the route stage would die on wave 1 with a message about a flag
    the board's author never wrote. Cross-checked against route.py's own
    --help text, not against a copy of the list."""
    import importlib
    sys.path.insert(0, str(SCRIPTS))
    rs = importlib.import_module("route_and_stitch_generic")
    import yaml
    krt = (yaml.safe_load((LC / "03_src" / "route.yaml").read_text())
           .get("route", {}).get("krt") or "~/gits/KiCadRoutingTools")
    kd = Path(krt).expanduser()
    if not (kd / "route.py").is_file():
        return                       # KRT not checked out here; nothing to pin
    # route.py delegates --fab-tier/--fab-overrides to fab_tiers.add_fab_tier_args,
    # so both files are the argparse surface.
    src = "".join((kd / f).read_text(errors="replace")
                  for f in ("route.py", "fab_tiers.py") if (kd / f).is_file())
    missing = [f"{k} -> {v[0]}" for k, v in rs._KRT_FLAGMAP.items()
               if f'"{v[0]}"' not in src and f"'{v[0]}'" not in src]
    check(not missing,
          f"_KRT_FLAGMAP names flags route.py does not define: {missing}")
    # and the five that were missing until 2026-07-29 are present now
    for k in ("neckdown_length", "neckdown_taper_length", "length_match_group",
              "length_match_tolerance", "meander_amplitude"):
        check(k in rs._KRT_FLAGMAP, f"{k} is not expressible in route.yaml")


@test("via_site_ok checks the board's FULL copper stack by default, catching "
      "an inner-layer conflict a F/B-only check misses")
def t_via_site_full_custack():
    """A standard through-hole via occupies EVERY copper layer between F.Cu
    and B.Cu. via_site_ok's old hardcoded layers=(F_Cu, B_Cu) default silently
    skipped In*.Cu, so a via checked 'ok' while landing inside clearance of a
    same-spot In2.Cu track — 200 shorting_items + 501 clearance findings on a
    6-layer board whose routing lives on the inner layers (central-v2,
    2026-07-23), invisible to this check yet fatal at the kicad-cli DRC gate.
    The default now derives from board.GetEnabledLayers().CuStack(). GREEN: a
    via placed on top of an In2.Cu track of a DIFFERENT net is rejected.
    RED-verified against the F/B-only default (HEAD), which returned ok=True
    and this test's expected rejection failed — 2026-07-23."""
    d = tmpdir("t2_vck_")
    script = d / "probe.py"
    script.write_text(
        "import os, sys\n"
        f"sys.path.insert(0, {str(SCRIPTS)!r})\n"
        "import pcbnew\n"
        "from pcb_toolkit import Toolkit\n"
        "b = pcbnew.BOARD()\n"
        "b.SetCopperLayerCount(6)\n"
        "n1 = pcbnew.NETINFO_ITEM(b, 'SIG'); b.Add(n1)\n"
        "n2 = pcbnew.NETINFO_ITEM(b, 'OTHER'); b.Add(n2)\n"
        "t = pcbnew.PCB_TRACK(b)\n"
        "t.SetStart(pcbnew.VECTOR2I_MM(50.0, 50.0))\n"
        "t.SetEnd(pcbnew.VECTOR2I_MM(50.5, 50.0))\n"
        "t.SetWidth(pcbnew.FromMM(0.2))\n"
        "t.SetLayer(pcbnew.In2_Cu)\n"
        "t.SetNet(n1)\n"
        "b.Add(t)\n"
        "tk = Toolkit(b, clearance_mm=0.11)\n"
        "custack = tuple(b.GetEnabledLayers().CuStack())\n"
        "print('CUSTACK_HAS_IN2', pcbnew.In2_Cu in custack)\n"
        "print('VIA_OK', tk.via_site_ok(50.0, 50.0, n2.GetNetCode()))\n")
    r = run([KPY, script])
    must_pass(r, "via_site_ok CuStack probe")
    contains(r.out, "CUSTACK_HAS_IN2 True",
             "the 6-layer board's CuStack must include In2.Cu")
    contains(r.out, "VIA_OK False",
             "a via on top of an In2.Cu foreign-net track must be REJECTED — "
             "an F/B-only default misses it")


@test("via_site_ok honours a pad's local copper and solder-mask clearance",
      kind="known_bad")
def t_kb_via_site_pad_local_clearance():
    """A whole-board stitch-grid point landed 1.118 mm from a 1-mm
    fiducial.  Common 0.20-mm copper clearance approved it, while the pad's
    authored 0.60-mm clearance required 1.325 mm centre distance and its
    0.50-mm mask expansion also overlapped the via aperture.  Full DRC then
    reported clearance, hole_clearance and solder_mask_bridge for each of two
    fiducials.  The site predicate must consume the realized pad overrides so
    the invalid vias are never emitted.
    """
    d = tmpdir("t2_padclr_")
    script = d / "probe.py"
    script.write_text(
        "import sys\n"
        f"sys.path.insert(0, {str(SCRIPTS)!r})\n"
        "import pcbnew\n"
        "from pcb_toolkit import Toolkit\n"
        "b=pcbnew.BOARD(); b.SetCopperLayerCount(2)\n"
        "g=pcbnew.NETINFO_ITEM(b,'GND'); b.Add(g)\n"
        "def pad(ref,x,clearance,mask):\n"
        " fp=pcbnew.FOOTPRINT(b); fp.SetReference(ref)\n"
        " p=pcbnew.PAD(fp); p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)\n"
        " p.SetShape(pcbnew.PAD_SHAPE_CIRCLE)\n"
        " p.SetSize(pcbnew.VECTOR2I_MM(1.0,1.0))\n"
        " p.SetLayerSet(pcbnew.PAD.SMDMask())\n"
        " p.SetPosition(pcbnew.VECTOR2I_MM(x,10.0))\n"
        " p.SetLocalClearance(pcbnew.FromMM(clearance))\n"
        " p.SetLocalSolderMaskMargin(pcbnew.FromMM(mask))\n"
        " fp.Add(p); b.Add(fp)\n"
        "pad('FID_LOCAL',10.0,0.60,0.10)\n"
        "pad('FID_MASK',20.0,0.20,0.50)\n"
        "tk=Toolkit(b,clearance_mm=0.20)\n"
        "print('COMMON_ONLY_GAP_MM',round((1.0**2+0.5**2)**0.5-0.5-0.225,3))\n"
        "print('LOCAL_VIA_OK',tk.via_site_ok(11.0,10.5,g.GetNetCode(),"
        "size=0.45,drill=0.20,hole_to_copper=0.19))\n"
        "print('MASK_VIA_OK',tk.via_site_ok(21.0,10.5,g.GetNetCode(),"
        "size=0.45,drill=0.20,hole_to_copper=0.19))\n")
    r = must_pass(run([KPY, script]), "local-pad-clearance via probe")
    contains(r.out, "COMMON_ONLY_GAP_MM 0.393",
             "fixture no longer reproduces the measured fiducial geometry")
    contains(r.out, "LOCAL_VIA_OK False",
             "via_site_ok ignored the pad-local copper clearance")
    contains(r.out, "MASK_VIA_OK False",
             "via_site_ok ignored the pad-local solder-mask expansion")


@test("verified_astar accepts a one-layer corridor and forwards the declared "
      "hole-to-copper rule to every transition-via probe")
def t_astar_layer_and_hole_constraints():
    """A reviewed one-layer repair should not pay the two-layer search cost
    or emit surprise vias.  When a two-layer search is required, its site
    probes must use the board/fab-specific drilled-hole clearance rather than
    pcb_toolkit's generic default."""
    d = tmpdir("t2_astar_constraints_")
    script = d / "probe.py"
    script.write_text(
        "import sys\n"
        f"sys.path.insert(0, {str(SCRIPTS)!r})\n"
        "import pcbnew\n"
        "from pcb_toolkit import Toolkit\n"
        "b=pcbnew.BOARD(); b.SetCopperLayerCount(4)\n"
        "n=pcbnew.NETINFO_ITEM(b,'SIG'); b.Add(n)\n"
        "tk=Toolkit(b, clearance_mm=0.15)\n"
        "ok=tk.verified_astar('SIG',(10,10),(12,10),0.2,grid=0.1,"
        "window=0.5,attempts=2,layers=(pcbnew.In2_Cu,))\n"
        "items=list(b.GetTracks())\n"
        "print('SINGLE_OK',ok)\n"
        "print('SINGLE_VIAS',sum(x.GetClass()=='PCB_VIA' for x in items))\n"
        "print('SINGLE_LAYERS',sorted({b.GetLayerName(x.GetLayer()) for x in items}))\n"
        "try:\n"
        " tk.verified_astar('SIG',(1,1),(2,2),0.2,layers=(pcbnew.F_Cu,pcbnew.F_Cu))\n"
        "except ValueError:\n"
        " print('DUPLICATE_REJECTED',True)\n"
        "b2=pcbnew.BOARD(); b2.SetCopperLayerCount(4)\n"
        "n2=pcbnew.NETINFO_ITEM(b2,'SIG'); b2.Add(n2)\n"
        "o=pcbnew.NETINFO_ITEM(b2,'OTHER'); b2.Add(o)\n"
        "wall=pcbnew.PCB_TRACK(b2)\n"
        "wall.SetStart(pcbnew.VECTOR2I_MM(11,9)); wall.SetEnd(pcbnew.VECTOR2I_MM(11,11))\n"
        "wall.SetWidth(pcbnew.FromMM(0.4)); wall.SetLayer(pcbnew.F_Cu); wall.SetNet(o); b2.Add(wall)\n"
        "tk2=Toolkit(b2, clearance_mm=0.15); orig=tk2.via_site_ok; calls=[]\n"
        "def probe(x,y,nc,size=0.45,drill=0.2,**kw):\n"
        " calls.append(kw.get('hole_to_copper'))\n"
        " return orig(x,y,nc,size=size,drill=drill,**kw)\n"
        "tk2.via_site_ok=probe\n"
        "tk2.verified_astar('SIG',(10,10),(12,10),0.2,grid=0.1,window=0.6,"
        "attempts=2,via_size=0.25,via_drill=0.15,"
        "layers=(pcbnew.F_Cu,pcbnew.B_Cu),hole_to_copper=0.255)\n"
        "print('STRICT_CALLS',len(calls))\n"
        "print('STRICT_ALL',bool(calls) and all(x==0.255 for x in calls))\n")
    r = must_pass(run([KPY, script]), "constrained verified_astar probe")
    contains(r.out, "SINGLE_OK True", "one-layer A* did not route")
    contains(r.out, "SINGLE_VIAS 0", "one-layer A* emitted a transition via")
    contains(r.out, "SINGLE_LAYERS ['In2.Cu']",
             "one-layer A* escaped onto an undeclared layer")
    contains(r.out, "DUPLICATE_REJECTED True",
             "duplicate A* layer declarations were accepted")
    contains(r.out, "STRICT_CALLS", "two-layer A* never probed a via site")
    not_contains(r.out, "STRICT_CALLS 0", "two-layer A* made no transition probes")
    contains(r.out, "STRICT_ALL True",
             "A* did not forward the strict hole-to-copper value")


@test("tap via-site probes forward the declared fabrication hole-to-copper "
      "screen")
def t_tap_hole_to_copper_forwarded():
    d = tmpdir("t2_tap_htc_")
    script = d / "probe.py"
    script.write_text(
        "import importlib.util, pathlib\n"
        f"p=pathlib.Path({str(RS)!r})\n"
        "s=importlib.util.spec_from_file_location('rs',p)\n"
        "m=importlib.util.module_from_spec(s); s.loader.exec_module(m)\n"
        "class TK:\n"
        " def __init__(self): self.calls=[]\n"
        " def via_site_ok(self,*a,**kw): self.calls.append(kw); return True\n"
        " def collides(self,*a,**kw): return None\n"
        "t=TK(); q=m._tap_via_near(t,(10.0,10.0),1,0.3,0,0.6,0.3,0.255)\n"
        "print('POINT',q)\n"
        "print('FORWARDED',bool(t.calls) and "
        "all(c.get('hole_to_copper')==0.255 for c in t.calls))\n")
    r = must_pass(run([KPY, script]), "tap hole-to-copper forwarding probe")
    contains(r.out, "POINT (10.0, 10.0)", "tap probe did not accept pad site")
    contains(r.out, "FORWARDED True",
             "tap via-site probe dropped the declared hole-to-copper value")


@test("an unknown stitch pass name is a hard error, not a skipped pass",
      kind="known_bad")
def t_kb_unknown_pass():
    """Silently ignoring a misspelled pass ships a board that never got
    stitched — and every board-internal gate still passes."""
    def mutate(cfg, d):
        cfg["stitch"]["passes"] = ["dedupe_vias", "stich_grid", "fill", "gate"]
    d, p = scratch(mutate)
    must_fail(stitch(p), "stitch with a misspelled pass", "unknown stitch pass")


@test("a pass list with no `fill` is a hard error", kind="known_bad")
def t_kb_no_fill():
    """An unfilled board's DRC is a lie: the pours that carry GND are not
    there, so unconnected/clearance results mean nothing."""
    def mutate(cfg, d):
        cfg["stitch"]["passes"] = ["dedupe_vias", "stitch_grid", "gate"]
    d, p = scratch(mutate)
    must_fail(stitch(p), "stitch with no fill", "no 'fill'")


@test("an unknown KRT option is a hard error, not a silently dropped flag",
      kind="known_bad")
def t_kb_unknown_krt_flag():
    """Guessing a flag name (or silently dropping one) is how a board gets
    routed at the wrong geometry while the config claims otherwise."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["common"]["trackwidth"] = 0.3     # real name: track_width
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p]),
              "route with an unknown option", "unknown KRT option")


@test("the stitch grid MINIMUM bites when the grid comes up short",
      kind="known_bad")
def t_kb_grid_min():
    """A stitch grid that placed almost nothing (every site blocked) is a
    return-path problem, not a warning. Nothing else in the chain notices:
    DRC has no concept of stitch density."""
    def mutate(cfg, d):
        cfg["stitch"]["stitch_grid"]["min"] = 9999
    d, p = scratch(mutate)
    must_fail(stitch(p), "stitch with an unreachable grid minimum",
              "stitch grid too sparse")


@test("pad_rescue `require: all` bites when a plane pad stays unserved",
      kind="known_bad")
def t_kb_pad_rescue_require():
    """Force every via site to be rejected (an inset larger than the board),
    then demand every GND pad be served. The gate must fail rather than ship
    a board whose return path is whatever the pour happens to reach."""
    def mutate(cfg, d):
        cfg["stitch"]["keepin"]["inset"] = 40.0
        cfg["stitch"]["pad_rescue"]["require"] = "all"
        cfg["stitch"]["passes"] = ["pad_rescue", "fill", "gate"]
    d, p = scratch(mutate)
    must_fail(stitch(p), "stitch with an unsatisfiable pad-rescue requirement",
              "pad rescue")


@test("power_stitch bites when a pour-fed net gets too few plane bonds",
      kind="known_bad")
def t_kb_power_stitch_min():
    """A power net whose routed copper never bonds to its plane island is
    fed through a single thin trace. DRC sees a connected net and says
    nothing."""
    def mutate(cfg, d):
        cfg["stitch"]["passes"] = ["power_stitch", "fill", "gate"]
        cfg["stitch"]["power_stitch"] = {"plane_layer": "In2.Cu",
                                         "jobs": [{"net": "5V", "min": 4}]}
    d, p = scratch(mutate)
    must_fail(stitch(p), "stitch with an unmet power-stitch minimum",
              "power stitch 5V")


@test("a failed gate deletes the resume state so a rerun cannot start midway",
      kind="known_bad")
def t_kb_no_stale_resume():
    """The stitcher re-execs across SWIG barriers and remembers where it
    was. If a gate failure left that marker behind, the next run would skip
    every pass before it and 'pass' on a half-stitched board."""
    def mutate(cfg, d):
        # a removal pass FIRST so a barrier actually writes the marker,
        # then a gate that cannot pass
        cfg["stitch"]["passes"] = ["drop_micro_fragments", "stitch_grid",
                                   "fill", "gate"]
        cfg["stitch"]["stitch_grid"]["min"] = 9999
    d, p = scratch(mutate)
    board = d / "04_kicad" / f"{STEM}.kicad_pcb"
    edit_board(board,
               "n=b.FindNet('GND')\n"
               "t=pcbnew.PCB_TRACK(b)\n"
               "t.SetStart(pcbnew.VECTOR2I_MM(30.0,30.0))\n"
               "t.SetEnd(pcbnew.VECTOR2I_MM(30.05,30.0))\n"
               "t.SetWidth(pcbnew.FromMM(0.25))\nt.SetLayer(pcbnew.F_Cu)\n"
               "t.SetNetCode(n.GetNetCode())\nb.Add(t)\n")
    r = must_fail(stitch(p), "gate failure")
    contains(r.out, "SWIG barrier", "no barrier fired, so no marker was written")
    stale = Path(str(board) + ".stitch_state.json")
    check(not stale.is_file(),
          "a failed run left a resume marker — the next run would skip passes")
    contains(r.out, "FAILURES", "gate output")


# ================================= FAB-TIER CAPABILITY FLOORS (Phase A) ==
def declare_tier(d, tier="jlc_4layer_standard"):
    """Give a scratch tree the nets.yaml fab_tier declaration the generic
    backend derives capability floors from."""
    (d / "03_src" / "rules").mkdir(parents=True, exist_ok=True)
    (d / "03_src" / "rules" / "nets.yaml").write_text(f"fab_tier: {tier}\n")


@test("route derives missing via/clearance geometry from the declared fab tier")
def t_tier_derived_route_geometry():
    """The clean-room 3S board declared jlc_4layer_standard but the route
    config's hardcoded 0.6/0.3 examples were copied anyway — nothing derived
    geometry from the tier. With via_size/via_drill/clearance ABSENT, the
    KRT command line must carry the tier's floors (0.45/0.3, min_space)."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        declare_tier(d)
        # tier_preflight (2026-07-23): a tier-DERIVED route clearance
        # (min_space 0.127) under the generate_rules 0.2 hardcode is
        # exactly the crow-rv2 phantom-findings mismatch (PF-RULES-CLR),
        # so the DRC side must be declared consistent for route to run.
        (d / "03_src" / "rules" / "nets.yaml").write_text(
            "fab_tier: jlc_4layer_standard\ndefault_clearance: 0.127mm\n")
        for k in ("via_size", "via_drill", "clearance"):
            cfg["route"]["common"].pop(k, None)
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    for c in krt_calls(d / "krt"):
        eq(c[c.index("--via-size") + 1], "0.45", "tier-derived via size")
        eq(c[c.index("--via-drill") + 1], "0.3", "tier-derived via drill")
        eq(c[c.index("--clearance") + 1], "0.127", "tier-derived clearance")


@test("stitch derives missing via geometry from the declared fab tier")
def t_tier_derived_stitch_geometry():
    """stitch.via with no size/drill must emit vias at the tier's floor, not
    the hardcoded 0.6/0.3 example values."""
    def mutate(cfg, d):
        declare_tier(d, "jlc_2layer_default")     # floors 0.6/0.3
        for k in ("size", "drill"):
            cfg["stitch"]["via"].pop(k, None)
    d, p = scratch(mutate)
    r = must_pass(stitch(p), "stitch with tier-derived via geometry")
    contains(r.out, "gate: clean", "stitch verdict")
    vn = via_nets(d / "04_kicad" / f"{STEM}.kicad_pcb")
    check(sum(vn.values()) > 0, "no stitch vias to measure")
    code = ("import pcbnew,sys\nb=pcbnew.LoadBoard(sys.argv[1])\n"
            "bad=[t for t in b.GetTracks() if t.GetClass()=='PCB_VIA'"
            " and (t.GetWidth()<599000 or t.GetDrill()<299000)]\n"
            "print('SUBFLOOR' if bad else 'ALL-AT-FLOOR')\n")
    r = must_pass(run([KPY, "-c", code, d / "04_kicad" / f"{STEM}.kicad_pcb"]),
                  "via geometry scan")
    contains(r.out, "ALL-AT-FLOOR", "a stitch via was emitted below the tier floor")


@test("an explicit route via_drill below the tier floor is a hard error "
      "naming the tier", kind="known_bad")
def t_kb_route_via_below_tier():
    """The clean-room 3S incident (2026-07-20): router-emitted vias below the
    declared tier's drill floor surfaced only as 2 drill_out_of_range DRC
    violations after routing. Pre-fix, the sub-floor value passed straight to
    KRT."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        declare_tier(d)                            # floor 0.45/0.3
        cfg["route"]["common"]["via_drill"] = 0.2
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p]),
              "route with a sub-tier via drill", "jlc_4layer_standard")


@test("an explicit stitch via size below the tier floor is a hard error "
      "naming the tier", kind="known_bad")
def t_kb_stitch_via_below_tier():
    def mutate(cfg, d):
        declare_tier(d)                            # floor 0.45/0.3
        cfg["stitch"]["via"]["size"] = 0.4
    d, p = scratch(mutate)
    must_fail(stitch(p), "stitch with a sub-tier via size",
              "jlc_4layer_standard")


# ================================ NETCLASS-DERIVED WAVE WIDTHS (item 1) ==
def declare_classes(d):
    """A nets.yaml whose classes floor the pwr wave's nets at 0.4mm — the
    SAME file generate_rules_generic emits the .kicad_dru floors from."""
    (d / "03_src" / "rules").mkdir(parents=True, exist_ok=True)
    (d / "03_src" / "rules" / "nets.yaml").write_text(
        "classes:\n"
        "  PWR:\n"
        "    nets: [5V, 3V3]\n"
        "    min_width: 0.4mm\n")


@test("a wave with NO track_width derives it from the member nets' "
      "netclass floor")
def t_wave_width_derived():
    """The v4 usb-hub-3s first DRC carried 157 track_width findings: waves
    routed at widths the netclass .kicad_dru floors reject, because nothing
    derived the KRT width from the class the nets were already declared in.
    With the pwr wave's track_width ABSENT, the KRT command line must carry
    the PWR class floor (0.4); the classless sig wave keeps its explicit
    width untouched."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        declare_classes(d)
        for wv in cfg["route"]["waves"]:
            if wv["name"] == "pwr":
                wv.pop("track_width", None)
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    calls = krt_calls(d / "krt")
    eq(calls[1][calls[1].index("--track-width") + 1], "0.4",
       "the pwr wave's derived netclass-floor width")
    eq(calls[2][calls[2].index("--track-width") + 1], "0.25",
       "the classless sig wave's explicit width")


@test("a wave configured BELOW its member nets' class floor fails PREP "
      "naming the class", kind="known_bad")
def t_kb_wave_width_below_class():
    """The silent ride-under: an explicit wave width below a member net's
    netclass floor routes the whole class thin, and every segment becomes a
    track_width DRC finding after the KRT cycle is already spent (the v4
    composition: 157 of 648). Must die at PREP, naming the class.
    RED-verified against the pre-fix router (git stash swap, 2026-07-21):
    the old prep accepts the sub-floor wave and exits 0."""
    def mutate(cfg, d):
        declare_classes(d)
        for wv in cfg["route"]["waves"]:
            if wv["name"] == "pwr":
                wv["track_width"] = 0.2            # PWR floor is 0.4
    d, p = scratch(mutate)
    r = must_fail(prep(p), "prep with a sub-class-floor wave width", "PWR")
    contains(r.out, "min_width 0.4", "the failure must cite the floor")


@test("a power-net override may carry the class floor while track_width names "
      "the legal terminal neckdown")
def t_wave_width_power_override():
    """Dense power pins need a short legal neckdown while their trunks retain
    the class ampacity width.  The explicit per-net override is the trunk
    authority; rejecting the smaller base width makes this route recipe
    impossible to express and pushes it into an unreviewable manual command."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        declare_classes(d)
        for wv in cfg["route"]["waves"]:
            if wv["name"] == "pwr":
                wv["track_width"] = 0.2
                wv["power_nets"] = ["5V", "3V3"]
                wv["power_nets_widths"] = [0.4, 0.4]
    d, p = scratch(mutate)
    must_pass(prep(p), "prep with class-width power overrides")
    must_pass(run([sys.executable, RS, "route", p]), "route (stub KRT)")
    call = krt_calls(d / "krt")[1]
    eq(call[call.index("--track-width") + 1], "0.2",
       "terminal neckdown width did not reach KRT")
    eq(call[call.index("--power-nets-widths") + 1:][:2], ["0.4", "0.4"],
       "class-width trunk overrides did not reach KRT")


@test("a sub-floor power override still fails prep", kind="known_bad")
def t_kb_wave_width_power_override_below_class():
    def mutate(cfg, d):
        declare_classes(d)
        for wv in cfg["route"]["waves"]:
            if wv["name"] == "pwr":
                wv["track_width"] = 0.2
                wv["power_nets"] = ["5V", "3V3"]
                wv["power_nets_widths"] = [0.39, 0.4]
    d, p = scratch(mutate)
    must_fail(prep(p), "prep with sub-floor power override", "min_width 0.4")


# ======================================= ROUTE RACE (stochastic router) ==
def stub_krt_race(d):
    """A stub router with per-candidate QUALITY: candidate 1 'routes' by
    connecting all 5V pads on its first wave (via the KiCad interpreter);
    candidate 0 copies input through unchanged. The measurable difference
    quick must see: candidate 1 has strictly fewer routed-net unconnected."""
    k = d / "krt"
    k.mkdir(exist_ok=True)
    (k / "route.py").write_text(
        "import sys, os, shutil, json, pathlib, subprocess\n"
        "a = sys.argv[1:]\n"
        "log = pathlib.Path(__file__).parent / 'calls.jsonl'\n"
        "log.open('a').write(json.dumps(a) + '\\n')\n"
        "out = a[a.index('--output') + 1]\n"
        "shutil.copy(a[0], out)\n"
        "if os.environ.get('ROUTE_RACE_CANDIDATE') == '1' "
        "and out.endswith('r1.kicad_pcb'):\n"
        "    code = ('import pcbnew,sys\\n'\n"
        "            'b=pcbnew.LoadBoard(sys.argv[1])\\n'\n"
        "            'n=b.FindNet(\"5V\")\\n'\n"
        "            'pads=[p for f in b.GetFootprints() for p in f.Pads()'\n"
        "            ' if p.GetNetname()==\"5V\"]\\n'\n"
        "            'for p in pads[1:]:\\n'\n"
        "            ' t=pcbnew.PCB_TRACK(b)\\n'\n"
        "            ' t.SetStart(pads[0].GetPosition())\\n'\n"
        "            ' t.SetEnd(p.GetPosition())\\n'\n"
        "            ' t.SetWidth(pcbnew.FromMM(0.5))\\n'\n"
        "            ' t.SetLayer(pcbnew.F_Cu)\\n'\n"
        "            ' t.SetNetCode(n.GetNetCode())\\n'\n"
        "            ' b.Add(t)\\n'\n"
        "            'b.Save(sys.argv[1])\\n')\n"
        f"    subprocess.run(['{KPY}', '-c', code, out], check=True)\n"
        "sys.exit(0)\n")
    (k / "fix_kicad_drc_settings.py").write_text("import sys\n")
    return k


@test("route --race picks the MEASURABLY better of two stub candidates")
def t_race_picks_better():
    """KRT is stochastic, so N concurrent attempts differ; the race must
    keep the quick-measured best (fewest routed-net unconnected), record
    every candidate's numbers in race_log.json, and point FINAL at the
    winner's chain. Candidate 1's stub connects all 5V pads; candidate 0
    routes nothing — race must choose 1 for a measured reason, not by
    position (0 wins ties, so a tie would expose a broken comparison).
    RED-verified against the pre-race router (git show HEAD swap,
    2026-07-21): --race is an unknown argument there."""
    def mutate(cfg, d):
        cfg["route"]["krt"] = str(stub_krt_race(d))
        cfg["route"]["python"] = sys.executable
        cfg["route"].pop("final", None)
        # Scope this fixture's routing obligation to the one net the stub can
        # deliberately complete. The test is about measured race selection,
        # not the cook-loadcell fixture's unrelated signal routes.
        cfg["prep"]["waves"]["exclude"] = [
            "GND", "3V3", "CLK", "DAT", "RATE_SEL", "SH", "E_PLUS",
            "S_PLUS", "S_MINUS", "RING_12", "RING_23", "RING_34",
            "RING_41", "AVDD_FB", "BASE",
            "unconnected-*",
        ]
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    r = must_pass(run([sys.executable, RS, "route", p, "--race", "2"]),
                  "route --race 2 (stub KRT)")
    contains(r.out, "race winner: c1", "the measured-better candidate wins")
    log = json.loads(
        (d / "06_build" / "route" / "race_log.json").read_text())
    eq(log["chosen"], 1, "race_log chosen candidate")
    c0, c1 = log["candidates"]["0"], log["candidates"]["1"]
    check(c1["unconnected"] < c0["unconnected"],
          f"candidate 1 must measure strictly better: {c0} vs {c1}")
    final = Path((d / "06_build" / "route" / "FINAL").read_text().strip())
    check("c1" in final.parts[-2], f"FINAL must point into c1: {final}")
    code = ("import pcbnew,sys\nb=pcbnew.LoadBoard(sys.argv[1])\n"
            "print('@@', sum(1 for t in b.GetTracks()"
            " if t.GetClass()=='PCB_TRACK'))\n")
    rr = must_pass(run([KPY, "-c", code, final]), "probe winner chain")
    check(int(rr.out.split("@@")[1].strip()) >= 1,
          "the winning chain lost its routed track")


@test("a race where EVERY candidate fails is a hard error, not a silent "
      "promote", kind="known_bad")
def t_kb_race_all_fail():
    """A failing lane is disqualified; all lanes failing must fail route —
    promoting a chain that never routed would ship the r0 board and every
    downstream gate would blame the stitcher."""
    def mutate(cfg, d):
        use_stub(cfg, d, exit_code=3)
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_fail(run([sys.executable, RS, "route", p, "--race", "2"]),
              "race with all candidates failing", "all 2 race candidates")


@test("a race where every completed candidate is DIRTY fails closed and "
      "records the measurements", kind="known_bad")
def t_kb_race_all_dirty():
    """A least-bad route is not a routing success. Earlier USB Hub v4 races
    returned zero even when both quick verdicts still had routed opens; that
    deferred a router failure into the much more expensive stitch/full-DRC
    phase. The race must retain its evidence but write no promotable FINAL."""
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["race"] = 2
        cfg["route"].pop("final", None)
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    final = d / "06_build" / "route" / "FINAL"
    final.write_text("stale-route.kicad_pcb\n")
    must_fail(run([sys.executable, RS, "route", p, "--race", "2"]),
              "race with all candidates dirty", "all 2 completed race candidates are DIRTY")
    check(not final.exists(), "a failed dirty race retained a stale FINAL marker")
    log = json.loads((d / "06_build" / "route" / "race_log.json").read_text())
    eq(log["chosen"], None, "dirty race must have no chosen candidate")
    check(all(v.get("verdict") == "DIRTY" for v in log["candidates"].values()),
          f"fixture did not produce all-DIRTY candidates: {log}")


@test("route --resume continues only an authenticated contiguous wave prefix")
def t_route_resume_authenticated():
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["race"] = 1
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "initial route")
    progress_path = d / "06_build" / "route" / "route_progress.json"
    progress = json.loads(progress_path.read_text())
    check(len(progress["waves"]) >= 2, "fixture needs multiple waves")
    removed = progress["waves"].pop()
    progress_path.write_text(json.dumps(progress))
    (d / "06_build" / "route" / removed["output"]).unlink()
    before = len(krt_calls(d / "krt"))
    r = must_pass(run([sys.executable, RS, "route", p, "--resume"]),
                  "authenticated resume")
    contains(r.out, "authenticated wave(s)", "resume provenance")
    eq(len(krt_calls(d / "krt")), before + 1,
       "resume should rerun only the missing suffix")


@test("route --through-wave creates an authenticated pause without promoting "
      "a partial chain")
def t_route_through_wave_pause_and_resume():
    import yaml

    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["race"] = 1
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    waves = yaml.safe_load(p.read_text())["route"]["waves"]
    check(len(waves) >= 2, "fixture needs multiple waves")
    first = waves[0].get("name", "w1")
    r = must_pass(run([sys.executable, RS, "route", p,
                       "--through-wave", first]), "bounded first wave")
    contains(r.out, "route pause: 1/", "explicit bounded-pause receipt")
    check(not (d / "06_build" / "route" / "FINAL").exists(),
          "a partial route chain must not be promotable")
    progress = json.loads(
        (d / "06_build" / "route" / "route_progress.json").read_text())
    eq([row["name"] for row in progress["waves"]], [first],
       "the pause must authenticate exactly the requested prefix")
    before = len(krt_calls(d / "krt"))
    must_pass(run([sys.executable, RS, "route", p, "--resume"]),
              "resume bounded prefix")
    eq(len(krt_calls(d / "krt")), before + len(waves) - 1,
       "resume should run only the uncompleted suffix")
    check((d / "06_build" / "route" / "FINAL").is_file(),
          "the completed resumed chain must become promotable")


@test("route --resume rejects changed router source and records its identity",
      kind="known_bad")
def t_route_resume_rejects_router_source_drift():
    import yaml

    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["race"] = 1
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    waves = yaml.safe_load(p.read_text())["route"]["waves"]
    first = waves[0].get("name", "w1")
    must_pass(run([sys.executable, RS, "route", p,
                   "--through-wave", first]), "bounded first wave")
    progress = json.loads(
        (d / "06_build" / "route" / "route_progress.json").read_text())
    check(len(progress.get("router_source_sha256", "")) == 64,
          "route progress omitted the router implementation fingerprint")
    router = d / "krt" / "route.py"
    router.write_bytes(router.read_bytes() + b"\n# planted router drift\n")
    before = len(krt_calls(d / "krt"))
    must_fail(run([sys.executable, RS, "route", p, "--resume"]),
              "resume after router implementation drift", "KRT source changed")
    eq(len(krt_calls(d / "krt")), before,
       "KRT ran before its changed implementation was rejected")


@test("route --resume rejects a mutated intermediate instead of trusting rN",
      kind="known_bad")
def t_route_resume_rejects_mutation():
    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["race"] = 1
    d, p = scratch(mutate)
    must_pass(prep(p), "prep")
    must_pass(run([sys.executable, RS, "route", p]), "initial route")
    r1 = d / "06_build" / "route" / "r1.kicad_pcb"
    r1.write_bytes(r1.read_bytes() + b"\n# planted post-route mutation\n")
    must_fail(run([sys.executable, RS, "route", p, "--resume"]),
              "resume over mutated wave", "missing or changed")


@test("route.prefix authenticates a reviewed checkpoint and runs only its "
      "unfinished suffix")
def t_route_reviewed_prefix():
    import hashlib
    import yaml

    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["race"] = 1
    d, p = scratch(mutate)
    must_pass(prep(p), "prep reviewed-prefix fixture")
    must_pass(run([sys.executable, RS, "route", p]),
              "make reviewed-prefix fixture")
    cfg = yaml.safe_load(p.read_text())
    waves = cfg["route"]["waves"]
    check(len(waves) >= 2, "fixture needs a prefix and a suffix")
    candidate = d / "03_src" / "reviewed_prefix.kicad_pcb"
    shutil.copy(d / "06_build" / "route" / "r1.kicad_pcb", candidate)
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    digest = lambda path: hashlib.sha256(path.read_bytes()).hexdigest()
    cfg["route"]["prefix"] = {
        "board": "03_src/reviewed_prefix.kicad_pcb",
        "through_wave": waves[0].get("name", "w1"),
        "r0_sha256": digest(r0),
        "board_sha256": digest(candidate),
    }
    p.write_text(yaml.safe_dump(cfg))
    before = len(krt_calls(d / "krt"))
    got = must_pass(run([sys.executable, RS, "route", p]),
                    "consume reviewed prefix")
    contains(got.out, "route prefix: authenticated through wave 1",
             "prefix authentication receipt")
    eq(len(krt_calls(d / "krt")), before + len(waves) - 1,
       "reviewed prefix should skip exactly its authenticated waves")
    progress = json.loads(
        (d / "06_build" / "route" / "route_progress.json").read_text())
    eq(progress["prefix"]["through_index"], 1,
       "progress omitted prefix provenance")
    eq(progress["waves"][0]["index"], 2,
       "suffix progress did not begin after the prefix")


@test("route.prefix rejects changed reviewed copper before running KRT",
      kind="known_bad")
def t_kb_route_prefix_hash_drift():
    import hashlib
    import yaml

    def mutate(cfg, d):
        use_stub(cfg, d)
        cfg["route"]["race"] = 1
    d, p = scratch(mutate)
    must_pass(prep(p), "prep stale-prefix fixture")
    candidate = d / "03_src" / "reviewed_prefix.kicad_pcb"
    shutil.copy(d / "06_build" / "route" / "r0.kicad_pcb", candidate)
    cfg = yaml.safe_load(p.read_text())
    r0 = d / "06_build" / "route" / "r0.kicad_pcb"
    digest = lambda path: hashlib.sha256(path.read_bytes()).hexdigest()
    cfg["route"]["prefix"] = {
        "board": "03_src/reviewed_prefix.kicad_pcb",
        "through_wave": cfg["route"]["waves"][0].get("name", "w1"),
        "r0_sha256": digest(r0),
        "board_sha256": digest(candidate),
    }
    p.write_text(yaml.safe_dump(cfg))
    candidate.write_bytes(candidate.read_bytes() + b"\n# changed after review\n")
    before = len(krt_calls(d / "krt"))
    must_fail(run([sys.executable, RS, "route", p]),
              "changed reviewed prefix", "board hash mismatch")
    eq(len(krt_calls(d / "krt")), before,
       "KRT ran before the stale reviewed-prefix refusal")


# ============================================= QUICK (loop cheapener) ====
def quick_scratch():
    """A scratch tree whose 04_kicad board is a COPY of the sealed
    (routed + stitched, DRC-clean) cook-loadcell board, with its rules
    sidecars — the post-route state `quick` evaluates. Sealed files are
    only ever read."""
    d, p = scratch(with_board=False)
    for ext in (".kicad_pcb", ".kicad_pro", ".kicad_dru"):
        src = LC / "04_kicad" / f"{STEM}{ext}"
        if src.is_file():
            shutil.copy(src, d / "04_kicad" / f"{STEM}{ext}")
    return d, p


def quick(p, d):
    return run([KPY, RS, "quick", p])


@test("quick passes a fully-routed board and reports the split in seconds")
def t_quick_clean():
    d, p = quick_scratch()
    r = must_pass(quick(p, d), "quick on the sealed-equivalent board")
    contains(r.out, "quick verdict: CLEAN", "quick verdict")
    contains(r.out, "0 ratsnest", "unconnected headline")
    j = json.loads((d / "06_build" / "route" / "quick.json").read_text())
    eq(j["verdict"], "CLEAN", "json verdict")
    eq(j["unconnected"]["routed_total"], 0, "routed-net unconnected")
    check(not j["violations"], f"copper violations on a clean board: "
                               f"{j['violations']}")


@test("quick CATCHES a planted unconnected net (routed-net open -> exit 1)",
      kind="known_bad")
def t_kb_quick_unconnected():
    """Delete one routed 5V segment from a clean board: the net opens, and
    quick must fail naming it — this is the signal a routing iteration
    actually needs, at seconds-cost instead of the full rebuild + DRC cycle
    (~8-10 min on the v4 board). GND stays deferred: pours own it.
    RED-verified against the pre-quick router (git show HEAD swap,
    2026-07-21): the subcommand does not exist there and all three quick
    tests fail."""
    d, p = quick_scratch()
    edit_board(d / "04_kicad" / f"{STEM}.kicad_pcb",
               "segs=[t for t in b.GetTracks() if t.GetClass()=='PCB_TRACK'"
               " and t.GetNetname()=='5V']\n"
               "assert segs, 'fixture: no 5V segment to remove'\n"
               "b.Remove(segs[0])\n")
    r = must_fail(quick(p, d), "quick on a board with an opened 5V",
                  "quick verdict: DIRTY")
    contains(r.out, "ROUTED-NET OPEN: 5V", "the opened net must be named")
    j = json.loads((d / "06_build" / "route" / "quick.json").read_text())
    check(j["unconnected"]["routed"].get("5V", 0) >= 1,
          f"5V missing from the routed-net split: {j['unconnected']}")


@test("quick CATCHES a planted sub-floor track (track_width -> exit 1)",
      kind="known_bad")
def t_kb_quick_subfloor_track():
    """A 0.1mm segment on 5V, whose netclass .kicad_dru floor is 0.4mm. The
    board's rules ride along (canon R1), so quick sees the same floor the
    full gate enforces — a wave that rode under its class is caught in
    seconds, not at the end of the chain."""
    d, p = quick_scratch()
    edit_board(d / "04_kicad" / f"{STEM}.kicad_pcb",
               "n=b.FindNet('5V')\n"
               "segs=[t for t in b.GetTracks() if t.GetClass()=='PCB_TRACK'"
               " and t.GetNetname()=='5V']\n"
               "e=segs[0].GetEnd()\n"
               "t=pcbnew.PCB_TRACK(b)\n"
               "t.SetStart(e)\n"
               "t.SetEnd(pcbnew.VECTOR2I(e.x+pcbnew.FromMM(1.5),e.y))\n"
               "t.SetWidth(pcbnew.FromMM(0.1))\n"
               "t.SetLayer(segs[0].GetLayer())\n"
               "t.SetNetCode(n.GetNetCode())\nb.Add(t)\n")
    r = must_fail(quick(p, d), "quick on a board with a sub-floor track",
                  "track_width")
    j = json.loads((d / "06_build" / "route" / "quick.json").read_text())
    check(j["violations"].get("track_width", {}).get("count", 0) >= 1,
          f"track_width missing from the quick report: {j['violations']}")


# ================================================== TAPS (canon M8) ======
# A tiny 2-layer board: two SIG pads 20mm apart, plus optional other-net
# blocking strips so strategy 1 (same-layer join) can be forced to fail and
# strategy 2 (via hop) or the whole tap can be forced to fail. Hermetic —
# every emitted segment/via is toolkit-collision-checked, so the assertions
# are net/via-count PROPERTIES.
_MK_TAP = r'''
import pcbnew, sys, json
out = sys.argv[1]; blockers = json.loads(sys.argv[2])
BX, BY = 30.0, 15.0
b = pcbnew.BOARD()
for (x1,y1),(x2,y2) in [((0,0),(BX,0)),((BX,0),(BX,BY)),((BX,BY),(0,BY)),((0,BY),(0,0))]:
    s=pcbnew.PCB_SHAPE(b); s.SetShape(pcbnew.SHAPE_T_SEGMENT)
    s.SetStart(pcbnew.VECTOR2I_MM(x1,y1)); s.SetEnd(pcbnew.VECTOR2I_MM(x2,y2))
    s.SetLayer(pcbnew.Edge_Cuts); s.SetWidth(pcbnew.FromMM(0.1)); b.Add(s)
def mknet(n): x=pcbnew.NETINFO_ITEM(b,n); b.Add(x); return x
nets={"SIG":mknet("SIG"), "GND":mknet("GND")}
for i,(x,y) in enumerate([(5.0,7.5),(25.0,7.5)],1):
    fp=pcbnew.FOOTPRINT(b); fp.SetReference("U%d"%i)
    fp.SetPosition(pcbnew.VECTOR2I_MM(x,y))
    p=pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT)
    p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
    p.SetSize(pcbnew.VECTOR2I_MM(1.0,1.0)); p.SetLayerSet(pcbnew.PAD.SMDMask())
    p.SetPosition(pcbnew.VECTOR2I_MM(x,y)); p.SetNumber("1"); p.SetNet(nets["SIG"])
    fp.Add(p); b.Add(fp)
for blk in blockers:
    t=pcbnew.PCB_TRACK(b)
    t.SetStart(pcbnew.VECTOR2I_MM(blk["x1"],blk["y1"]))
    t.SetEnd(pcbnew.VECTOR2I_MM(blk["x2"],blk["y2"]))
    t.SetWidth(pcbnew.FromMM(blk.get("w",1.0)))
    t.SetLayer(getattr(pcbnew, blk.get("layer","F.Cu").replace(".","_")))
    t.SetNetCode(nets["GND"].GetNetCode())
    b.Add(t)
b.Save(out)
'''


def tap_scratch(blockers, connections, tap_via=None):
    """A scratch project whose route.yaml has ONLY project + taps."""
    import yaml
    d = tmpdir("t2_tap_")
    (d / "03_src").mkdir()
    (d / "04_kicad").mkdir()
    board = d / "04_kicad" / "tap.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_TAP, board, json.dumps(blockers)]),
              "build tap board")
    taps = {"clearance": 0.15, "connections": connections}
    if tap_via:
        taps["via"] = tap_via
    cfg = {"project": {"name": "tap", "board": "04_kicad/tap.kicad_pcb"},
           "taps": taps}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


def taps_cmd(p):
    return run([KPY, RS, "taps", p])


# F.Cu wall spanning the whole board height at x=15 — every same-layer
# join candidate between x=5 and x=25 must cross it
_WALL_F = {"x1": 15.0, "y1": -1.0, "x2": 15.0, "y2": 16.0, "w": 1.0,
           "layer": "F.Cu"}
_WALL_B = dict(_WALL_F, layer="B.Cu")


@test("a clear tap routes on the pad layer with NO vias (strategy 1)")
def t_tap_direct():
    d, p, board = tap_scratch([], [{"net": "SIG", "from": "U1.1",
                                    "to": "U2.1", "width": 0.3}])
    r = must_pass(taps_cmd(p), "taps (clear board)")
    contains(r.out, "OK joinpath", "strategy 1 verdict")
    eq(via_nets(board).get("SIG", 0), 0, "a direct tap must not spend vias")
    code = ("import pcbnew,sys\nb=pcbnew.LoadBoard(sys.argv[1])\n"
            "n=sum(1 for t in b.GetTracks() if t.GetClass()=='PCB_TRACK'"
            " and t.GetNetname()=='SIG')\nprint('SEGS',n)\n")
    r = must_pass(run([KPY, "-c", code, board]), "count tap segments")
    check("SEGS 0" not in r.out, "no tap copper was emitted")


@test("a pad-centred tap via emits no half-micron rounding stub")
def t_tap_exact_pad_site():
    """KiCad footprints may place a pad on a half-micron coordinate. The
    zero-offset via site is that exact coordinate; rounding it to 0.001 mm
    created a 0.0005 mm full-width segment and a false adjacent-pad conflict."""
    d, p, board = tap_scratch([], [{"net": "SIG", "from": "U1.1",
                                    "to": [10.0, 7.5], "width": 0.3,
                                    "plane": True}])
    edit_board(board,
               "f=b.FindFootprintByReference('U1')\n"
               "p=next(x for x in f.Pads() if x.GetNumber()=='1')\n"
               "p.SetPosition(pcbnew.VECTOR2I_MM(5.0005,7.5))\n")
    must_pass(taps_cmd(p), "pad-centred plane tap")
    code = ("import pcbnew,sys,math\nb=pcbnew.LoadBoard(sys.argv[1])\n"
            "tiny=[]\nfor t in b.GetTracks():\n"
            "  if t.GetClass()=='PCB_TRACK':\n"
            "    a=t.GetStart(); z=t.GetEnd()\n"
            "    if math.hypot(a.x-z.x,a.y-z.y)<1000: tiny.append(t)\n"
            "print('TINY',len(tiny))\n")
    r = must_pass(run([KPY, "-c", code, board]), "inspect tap microsegments")
    contains(r.out, "TINY 0", "tap pad-site rounding emitted dead copper")


@test("a plane drop places one via and no redundant in-pour neck")
def t_tap_plane_drop():
    """When the declared plane is already under a pad, the complete bond is
    one via. The generic mode must not require a fake target, add a second
    barrel, or draw a track that the same-net pour will replace."""
    d, p, board = tap_scratch([], [{"net": "SIG", "from": "U1.1",
                                    "width": 0.3, "plane": True,
                                    "drop": True}])
    r = must_pass(taps_cmd(p), "single-via plane drop")
    contains(r.out, "OK plane_drop", "plane-drop strategy verdict")
    eq(via_nets(board).get("SIG", 0), 1,
       "a plane drop must spend exactly one via")
    code = ("import pcbnew,sys\nb=pcbnew.LoadBoard(sys.argv[1])\n"
            "print('SEGS',sum(1 for t in b.GetTracks() "
            "if t.GetClass()=='PCB_TRACK' and t.GetNetname()=='SIG'))\n")
    got = must_pass(run([KPY, "-c", code, board]), "inspect plane drop")
    contains(got.out, "SEGS 0", "plane drop emitted a redundant neck")


@test("a plane drop can carry exact per-via geometry and Type VII protection")
def t_tap_plane_drop_process():
    d, p, board = tap_scratch([], [{
        "net": "SIG", "from": "U1.1", "width": 0.3,
        "plane": True, "drop": True,
        "via": {"size": 0.5, "drill": 0.2, "exact": True},
        "via_protection": {"capping": True, "filling": True},
    }])
    must_pass(taps_cmd(p), "item-level Type VII plane drop")
    code = (
        "import pcbnew,sys\n"
        "b=pcbnew.LoadBoard(sys.argv[1])\n"
        "v=next(t for t in b.GetTracks() if t.GetClass()=='PCB_VIA')\n"
        "p=b.FindFootprintByReference('U1').FindPadByNumber('1').GetPosition()\n"
        "print('@@',v.GetPosition()==p,round(v.GetWidth(pcbnew.F_Cu)/1e6,3),"
        "round(v.GetDrill()/1e6,3),v.GetCappingMode(),v.GetFillingMode())\n")
    got = must_pass(run([KPY, "-c", code, board]),
                    "inspect item-level Type VII drop")
    contains(got.out, "@@ True 0.5 0.2 1 1",
             "exact via geometry/protection did not survive save")


@test("drop without a declared plane is a hard config error", kind="known_bad")
def t_kb_tap_drop_without_plane():
    d, p, _board = tap_scratch([], [{"net": "SIG", "from": "U1.1",
                                     "width": 0.3, "drop": True}])
    must_fail(taps_cmd(p), "unowned via drop", "requires `plane: true`")


@test("exact tap-via placement is legal only for a deterministic plane drop",
      kind="known_bad")
def t_kb_tap_exact_without_drop():
    d, p, _board = tap_scratch([], [{
        "net": "SIG", "from": "U1.1", "to": "U2.1", "width": 0.3,
        "via": {"size": 0.5, "drill": 0.2, "exact": True},
    }])
    must_fail(taps_cmd(p), "exact via outside a plane drop",
              "`via.exact: true` requires a plane drop")


@test("a named tap REFUSES silent width fallback", kind="known_bad")
def t_kb_tap_width_fallback():
    """A declared 1.2 mm power tap cannot quietly become the toolkit's
    generic 0.2 mm fallback. The fixture leaves a legal narrow corridor: old
    behavior routed it at 0.2 mm; the named tap must now refuse instead."""
    blockers = []
    for layer in ("F.Cu", "B.Cu"):
        for y in (6.7, 8.3):
            blockers.append({"x1": 0.0, "y1": y, "x2": 30.0, "y2": y,
                             "w": 0.2, "layer": layer})
    d, p, _board = tap_scratch(
        blockers, [{"net": "SIG", "from": "U1.1", "to": "U2.1",
                    "width": 1.2}])
    must_fail(taps_cmd(p), "tap whose declared width cannot fit",
              "unrouted taps")


@test("a blocked tap hops through vias to the hop layer (strategy 2)")
def t_tap_via_hop():
    """An other-net F.Cu wall blocks every same-layer candidate; the tap must
    escape by stub -> via -> B.Cu join -> via, all collision-checked — the
    clean-room 3S route_taps.py 'via_b' move, now config."""
    d, p, board = tap_scratch([_WALL_F], [{"net": "SIG", "from": "U1.1",
                                           "to": "U2.1", "width": 0.3}])
    r = must_pass(taps_cmd(p), "taps (F.Cu wall)")
    contains(r.out, "OK via_hop", "strategy 2 verdict")
    eq(via_nets(board).get("SIG", 0), 2, "a via hop is exactly two vias")


@test("a tap that CANNOT be routed is a hard error, not a silent skip",
      kind="known_bad")
def t_kb_tap_unroutable():
    """Walls on BOTH layers: no join exists. Pre-promotion, a failed bespoke
    tap script printed FAIL and the open only resurfaced as a DRC unconnected
    item after fill; the generic step must refuse to save."""
    d, p, board = tap_scratch([_WALL_F, _WALL_B],
                              [{"net": "SIG", "from": "U1.1", "to": "U2.1",
                                "width": 0.3}])
    must_fail(taps_cmd(p), "taps with both layers walled", "unrouted taps")


@test("a tap endpoint naming a missing pad / wrong net is a hard error",
      kind="known_bad")
def t_kb_tap_bad_endpoint():
    d, p, board = tap_scratch([], [{"net": "SIG", "from": "U9.1",
                                    "to": "U2.1", "width": 0.3}])
    must_fail(taps_cmd(p), "tap from a missing footprint", "no footprint")
    # wrong-net pad: U2.1 is SIG, the tap says GND — must never bridge.
    # (the corner stub keeps the padless GND net from being pruned on save)
    d, p, board = tap_scratch([{"x1": 1.0, "y1": 1.0, "x2": 2.0, "y2": 1.0,
                                "w": 0.3, "layer": "B.Cu"}],
                              [{"net": "GND", "from": "U1.1",
                                "to": "U2.1", "width": 0.3}])
    must_fail(taps_cmd(p), "tap onto a pad of another net", "never bridge")


@test("taps.via below the declared tier floor is a hard error naming the "
      "tier", kind="known_bad")
def t_kb_tap_via_below_tier():
    d, p, board = tap_scratch([_WALL_F],
                              [{"net": "SIG", "from": "U1.1", "to": "U2.1",
                                "width": 0.3}],
                              tap_via={"size": 0.3, "drill": 0.2})
    declare_tier(d)                                # floor 0.45/0.3
    must_fail(taps_cmd(p), "taps with a sub-tier via", "jlc_4layer_standard")


# ============================ 4-LAYER PLANE FIXTURES (GAP A / GAP B) =====
# cook-loadcell is 2-layer, so the plane machinery (per-pad rescue to an inner
# solid plane, plane-drop stub floors) was never exercised in T2. These build a
# tiny synthetic 4-layer board (In1=GND solid plane, In2=VIN power plane) with
# unbonded SMD pads — the clean-room 3S power board's exact shape. Assertions
# are DRC counts + via-per-net: PROPERTIES, not bytes.
_MK_4L = r'''
import pcbnew, sys, json
out = sys.argv[1]; cfg = json.loads(sys.argv[2])
BX, BY = 30.0, 20.0
b = pcbnew.BOARD(); b.SetCopperLayerCount(4)
for (x1,y1),(x2,y2) in [((0,0),(BX,0)),((BX,0),(BX,BY)),((BX,BY),(0,BY)),((0,BY),(0,0))]:
    s=pcbnew.PCB_SHAPE(b); s.SetShape(pcbnew.SHAPE_T_SEGMENT)
    s.SetStart(pcbnew.VECTOR2I_MM(x1,y1)); s.SetEnd(pcbnew.VECTOR2I_MM(x2,y2))
    s.SetLayer(pcbnew.Edge_Cuts); s.SetWidth(pcbnew.FromMM(0.1)); b.Add(s)
def mknet(n): x=pcbnew.NETINFO_ITEM(b,n); b.Add(x); return x
nets={"GND":mknet("GND"), "VIN":mknet("VIN")}
def plane(net, layer):
    z=pcbnew.ZONE(b); z.SetNet(net)
    ls=pcbnew.LSET(); (getattr(ls,"AddLayer",None) or getattr(ls,"addLayer"))(layer)
    z.SetLayer(layer); z.SetLayerSet(ls); z.SetPadConnection(pcbnew.ZONE_CONNECTION_FULL)
    z.Outline().NewOutline()
    for x,y in [(0.3,0.3),(BX-0.3,0.3),(BX-0.3,BY-0.3),(0.3,BY-0.3)]:
        z.Outline().Append(pcbnew.VECTOR2I_MM(x,y))
    b.Add(z)
plane(nets["GND"], pcbnew.In1_Cu); plane(nets["VIN"], pcbnew.In2_Cu)
n=0
for netname, pads in cfg.items():
    for entry in pads:
        x, y = float(entry[0]), float(entry[1])
        thermal = len(entry) > 2 and entry[2] == "thermal"
        n+=1; fp=pcbnew.FOOTPRINT(b); fp.SetReference("U%d"%n)
        fp.SetPosition(pcbnew.VECTOR2I_MM(x,y))
        p=pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT)
        p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
        p.SetSize(pcbnew.VECTOR2I_MM(1.2,1.2)); p.SetLayerSet(pcbnew.PAD.SMDMask())
        p.SetPosition(pcbnew.VECTOR2I_MM(x,y)); p.SetNumber("1"); p.SetNet(nets[netname])
        fp.Add(p); b.Add(fp)
        if thermal:
            # a footprint-native thermal via grid INSIDE the SMD pad outline
            # (the 3S clean-room HTSSOP-20 EP shape, scaled down)
            for k, dx in enumerate((-0.3, 0.3)):
                q=pcbnew.PAD(fp); q.SetShape(pcbnew.PAD_SHAPE_CIRCLE)
                q.SetAttribute(pcbnew.PAD_ATTRIB_PTH)
                q.SetSize(pcbnew.VECTOR2I_MM(0.6,0.6))
                q.SetDrillSize(pcbnew.VECTOR2I_MM(0.3,0.3))
                q.SetLayerSet(pcbnew.PAD.PTHMask())
                q.SetPosition(pcbnew.VECTOR2I_MM(x+dx,y))
                q.SetNumber("%d"%(100+k)); q.SetNet(nets[netname])
                fp.Add(q)
b.Save(out)
'''


def four_layer_scratch(pads, pad_rescue, passes=("pad_rescue", "fill", "gate"),
                       dru_floor=3.7, keepin_inset=0.5):
    """A scratch project: a 4-layer synthetic board + a route.yaml whose stitch
    runs `pad_rescue`. `pads` is {net: [[x,y],...]}. The .kicad_dru carries a
    3.7mm VIN trunk floor (the ampacity floor a plane-drop stub violates)."""
    import yaml
    d = tmpdir("t2_4l_")
    (d / "03_src").mkdir(); (d / "04_kicad").mkdir(); (d / "06_build").mkdir()
    board = d / "04_kicad" / "syn4.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_4L, board, json.dumps(pads)]), "build 4L board")
    (d / "04_kicad" / "syn4.kicad_dru").write_text(
        "(version 1)\n(rule width_vin\n  (condition \"A.NetName == 'VIN'\")\n"
        f"  (constraint track_width (min {dru_floor}mm)))\n")
    cfg = {"project": {"name": "syn4", "board": "04_kicad/syn4.kicad_pcb",
                       "build_dir": "06_build"},
           "stitch": {"clearance": 0.15,
                      "via": {"size": 0.6, "drill": 0.3, "spacing": 0.62},
                      "keepin": {"inset": keepin_inset}, "passes": list(passes),
                      "pad_rescue": pad_rescue}}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


def drc_counts(board):
    """kicad-cli DRC -> {track_width, unconnected, isolated}. Reads the
    <stem>.kicad_dru beside the board (the trunk floor + any scoped sub-floor
    pad_rescue appended)."""
    from collections import Counter
    outj = Path(board).parent / "drc.json"
    run(["kicad-cli", "pcb", "drc", "--severity-all", "--refill-zones",
         "--format", "json", "-o", str(outj), str(board)])
    g = json.loads(outj.read_text())
    c = Counter(v["type"] for v in g["violations"])
    return {"track_width": c.get("track_width", 0),
            "unconnected": len(g["unconnected_items"]),
            "isolated": c.get("isolated_copper", 0)}


def via_nets(board):
    """netname -> via count on the board."""
    code = ("import pcbnew,sys,json\nb=pcbnew.LoadBoard(sys.argv[1])\no={}\n"
            "for t in b.GetTracks():\n"
            "  if t.GetClass()=='PCB_VIA':\n"
            "    n=t.GetNetname(); o[n]=o.get(n,0)+1\n"
            "print('@@'+json.dumps(o))\n")
    r = must_pass(run([KPY, "-c", code, str(board)]), "via_nets")
    return json.loads(r.out.split("@@", 1)[1].strip())


def vias_in_smd_pads(board):
    """Descriptions of ordinary vias whose centres land in any SMD pad."""
    code = (
        "import pcbnew,sys,json\n"
        "b=pcbnew.LoadBoard(sys.argv[1]); o=[]\n"
        "for t in b.GetTracks():\n"
        " if t.GetClass()!='PCB_VIA': continue\n"
        " hits=[f'{f.GetReference()}.{p.GetNumber()}' "
        "for f in b.GetFootprints() for p in f.Pads() "
        "if p.GetDrillSize().x<=0 and p.HitTest(t.GetPosition())]\n"
        " if hits: o.append([t.GetNetname(),t.GetPosition().x,t.GetPosition().y,hits])\n"
        "print('@@'+json.dumps(o))\n")
    r = must_pass(run([KPY, "-c", code, str(board)]), "vias_in_smd_pads")
    return json.loads(r.out.split("@@", 1)[1].strip())


@test("pad_rescue via-bonds EVERY configured plane net (GAP A: two inner planes)")
def t_pad_rescue_multiplane():
    """A 4-layer board with In1=GND and In2=VIN needs BOTH plane-nets rescued
    per-pad. The single-net stitcher served one and left the other's pads to
    fall through to stitch_grid — a chunk of the clean-room 3S board's 52
    unconnected. Property: both planes' pads end up via-bonded, DRC 0
    unconnected. (RED against pre-fix: VIN gets 0 rescue vias.)"""
    d, p, board = four_layer_scratch(
        {"GND": [[7, 15], [23, 15]], "VIN": [[7, 10], [23, 10]]},
        {"nets": [{"net": "GND", "layer": "In1.Cu"},
                  {"net": "VIN", "layer": "In2.Cu"}],
         "via_in_pad": False, "stub_width": 0.3})
    must_pass(stitch(p), "multi-plane pad rescue")
    vn = via_nets(board)
    check(vn.get("GND", 0) >= 2 and vn.get("VIN", 0) >= 2,
          f"a plane net got no rescue vias (single-net stitcher): {vn}")
    counts = drc_counts(board)
    check(counts["unconnected"] == 0,
          f"multi-plane rescue left {counts['unconnected']} unconnected: {counts}")


@test("pad_rescue rejects a blocked via+stub atomically (no orphan via)")
def t_pad_rescue_rejected_stub_leaves_no_via():
    """A legal via site beyond a foreign-net wall is not a legal pad rescue:
    the required same-net stub crosses the wall.  The candidate must be
    rejected as one transaction.  Pre-fix, pad_rescue committed the via,
    discovered the stub collision afterwards, and left that orphan barrel on
    the board; repeated candidates consumed every nearby spacing window."""
    d, p, board = four_layer_scratch(
        {"GND": [[15, 10]]},
        {"net": "GND", "via_in_pad": False, "stub_width": 0.3,
         "rings": [1.0], "angle_step": 360, "require": "none"})
    edit_board(board, """
sig=pcbnew.NETINFO_ITEM(b,'SIG'); b.Add(sig)
t=pcbnew.PCB_TRACK(b); t.SetNet(sig); t.SetLayer(pcbnew.F_Cu)
t.SetWidth(pcbnew.FromMM(0.3))
t.SetStart(pcbnew.VECTOR2I_MM(15.75,8.0))
t.SetEnd(pcbnew.VECTOR2I_MM(15.75,12.0)); b.Add(t)
""")
    must_pass(stitch(p), "pad rescue with a blocked compound candidate")
    eq(via_nets(board).get("GND", 0), 0,
       "a rejected via+stub candidate left an orphan via")


@test("pad_rescue via_in_pad:false also rejects another same-net SMD land")
def t_pad_rescue_no_foreign_same_net_pad_landing():
    """Same-net copper is legal to `via_site_ok`, but it is not permission to
    reinterpret `via_in_pad:false`.  A rescue candidate for the first pad is
    placed exactly at the second pad centre; the pass must skip that site and
    may use a genuinely adjacent site for the second pad."""
    d, p, board = four_layer_scratch(
        {"GND": [[15.0, 10.0], [16.6, 10.0]]},
        {"net": "GND", "via_in_pad": False, "stub_width": 0.3,
         "rings": [1.0], "angle_step": 360, "require": "none"})
    must_pass(stitch(p), "pad rescue beside another same-net SMD pad")
    check(via_nets(board).get("GND", 0) >= 1,
          "fixture placed no adjacent rescue via; the assertion is vacuous")
    eq(vias_in_smd_pads(board), [],
       "via_in_pad:false still placed a rescue via in an SMD land")


# ======================================================== KNOWN-BAD =====
@test("pad_rescue require:all bites when a SECOND plane's pad stays unserved",
      kind="known_bad")
def t_kb_pad_rescue_second_plane():
    """require:all must fail if ANY configured plane net is unserved, not only
    the first. The board has one VIN pad and no GND pads to rescue, at a site
    where no via fits (huge keepin inset): GND rescues 0/0 cleanly, VIN cannot
    be served. The single-net stitcher only ever looked at GND, so it shipped a
    board with an unconnected VIN pad and a green gate (clean-room 3S, 2026)."""
    d, p, board = four_layer_scratch(
        {"VIN": [[15, 10]]},
        {"nets": [{"net": "GND", "layer": "In1.Cu"},
                  {"net": "VIN", "layer": "In2.Cu"}],
         "require": "all", "via_in_pad": False},
        keepin_inset=40.0)
    must_fail(stitch(p), "require:all with an unserved second plane",
              "VIN pad rescue")


@test("pad_rescue SCOPES the plane-drop stub out of the trunk ampacity floor",
      kind="known_bad")
def t_kb_stub_floor_scoped():
    """A VIN rescue drops a ~0.3mm stub on a net whose trunk floor is 3.7mm;
    DRC flags it as track_width (33 such on the clean-room 3S board). The stub
    is a via drop, not a trunk, so pad_rescue emits a named rule area with a
    relaxed sub-floor (KiCad last-match precedence, the cook-hub u7_taps
    pattern). Proven both ways: scope OFF, the trunk floor STILL bites the
    stub; scope ON, the stub is legal. (RED against pre-fix: no rule area, so
    the stub stays a violation.)"""
    base = {"net": "VIN", "via_in_pad": False, "stub_width": 0.3}
    # teeth: the unscoped stub genuinely violates the 3.7mm floor
    d, p, board = four_layer_scratch({"VIN": [[7, 10], [23, 10]]},
                                     dict(base, stub_scope=False))
    must_pass(stitch(p), "stitch (scope off)")
    off = drc_counts(board)
    check(off["track_width"] >= 2,
          f"the 3.7mm trunk floor did not bite the plane-drop stub: {off}")
    # fix: the rule area exempts exactly the stub, floor untouched elsewhere
    d, p, board = four_layer_scratch({"VIN": [[7, 10], [23, 10]]}, base)
    must_pass(stitch(p), "stitch (scope on)")
    on = drc_counts(board)
    check(on["track_width"] == 0,
          f"the plane-drop stub was NOT scoped out of the floor: "
          f"{on['track_width']} track_width violation(s)")


@test("pad_rescue SKIPS a pad already served by its footprint's own thermal "
      "via grid (zero rescue vias)")
def t_pad_rescue_thermal_grid_skip():
    """Footprints with built-in thermal via grids carry same-net PTH pads
    inside the SMD pad outline; their barrels already bond the pad to the
    plane. Pre-fix, pad_rescue's has_via() only saw TRACK vias, so it dropped
    its own via on/next to the grid — the stacked drills the 3S clean-room
    run's cleanup_vias.py part 1 existed to delete post-hoc (hole_to_hole).
    Property: the grid-served pad gains ZERO rescue vias and still verifies
    connected. RED-VERIFIED against the pre-fix stitcher (git stash swap,
    2026-07-21): the old code emits 1 GND rescue via and this test fails."""
    d, p, board = four_layer_scratch(
        {"GND": [[7, 15, "thermal"]]},
        {"nets": [{"net": "GND", "layer": "In1.Cu"}],
         "via_in_pad": True, "require": "all"})
    must_pass(stitch(p), "pad rescue over a thermal grid")
    eq(via_nets(board).get("GND", 0), 0,
       "a grid-served pad must gain ZERO rescue vias")
    counts = drc_counts(board)
    eq(counts["unconnected"], 0, "the grid must genuinely serve the pad")


# ================================== DANGLING STITCH-VIA PRUNING (item 9) ==
# A 2-layer synthetic board whose GND pour exists on ONE or BOTH layers: a
# stitch via over a single-layer pour connects on one layer only — the DRC
# `via_dangling` class. via_janitor credits the zone OUTLINE, so only a
# filled-poly test catches it (the 3S cleanup_vias.py stray-via deletions).
_MK_POUR = r'''
import pcbnew, sys, json
out = sys.argv[1]; layers = json.loads(sys.argv[2])
BX, BY = 30.0, 20.0
b = pcbnew.BOARD()
for (x1,y1),(x2,y2) in [((0,0),(BX,0)),((BX,0),(BX,BY)),((BX,BY),(0,BY)),((0,BY),(0,0))]:
    s=pcbnew.PCB_SHAPE(b); s.SetShape(pcbnew.SHAPE_T_SEGMENT)
    s.SetStart(pcbnew.VECTOR2I_MM(x1,y1)); s.SetEnd(pcbnew.VECTOR2I_MM(x2,y2))
    s.SetLayer(pcbnew.Edge_Cuts); s.SetWidth(pcbnew.FromMM(0.1)); b.Add(s)
gnd=pcbnew.NETINFO_ITEM(b,"GND"); b.Add(gnd)
fp=pcbnew.FOOTPRINT(b); fp.SetReference("U1")
fp.SetPosition(pcbnew.VECTOR2I_MM(4.0,10.0))
p=pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT)
p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
p.SetSize(pcbnew.VECTOR2I_MM(1.2,1.2)); p.SetLayerSet(pcbnew.PAD.SMDMask())
p.SetPosition(pcbnew.VECTOR2I_MM(4.0,10.0)); p.SetNumber("1"); p.SetNet(gnd)
fp.Add(p); b.Add(fp)
for lname in layers:
    lay=getattr(pcbnew, lname.replace(".","_"))
    z=pcbnew.ZONE(b); z.SetNet(gnd)
    ls=pcbnew.LSET(); (getattr(ls,"AddLayer",None) or getattr(ls,"addLayer"))(lay)
    z.SetLayer(lay); z.SetLayerSet(ls)
    z.Outline().NewOutline()
    for x,y in [(0.3,0.3),(BX-0.3,0.3),(BX-0.3,BY-0.3),(0.3,BY-0.3)]:
        z.Outline().Append(pcbnew.VECTOR2I_MM(x,y))
    b.Add(z)
b.Save(out)
'''


def pour_scratch(layers, passes):
    import yaml
    d = tmpdir("t2_pour_")
    (d / "03_src").mkdir()
    (d / "04_kicad").mkdir()
    (d / "06_build").mkdir()
    board = d / "04_kicad" / "pour.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_POUR, board, json.dumps(layers)]),
              "build pour board")
    cfg = {"project": {"name": "pour", "board": "04_kicad/pour.kicad_pcb",
                       "build_dir": "06_build"},
           "stitch": {"clearance": 0.15,
                      "via": {"size": 0.6, "drill": 0.3, "spacing": 0.62},
                      "keepin": {"inset": 0.8}, "passes": list(passes),
                      "stitch_grid": {"net": "GND", "x": [8, 28, 5],
                                      "y": [5, 18, 5]}}}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


@test("route_fence closes both saved-centreline flanks, including endpoint "
      "spans, and is idempotent")
def t_route_fence_saved_centreline():
    """The emitter must follow realized copper, not a declared lattice, and
    the independent gate must include the launch/package lead-in and run-out.
    A second run proves existing plated elements are remeasured and credited
    instead of receiving a duplicate row of vias.
    """
    import yaml
    _d, config, board = pour_scratch(["F.Cu", "B.Cu"],
                                     ["route_fence", "fill", "gate"])
    edit_board(
        board,
        "rf=pcbnew.NETINFO_ITEM(b,'RF_TEST'); b.Add(rf)\n"
        "for a,z in [((6.0,10.0),(14.0,10.0)),"
        "            ((14.0,10.0),(18.0,14.0)),"
        "            ((18.0,14.0),(26.0,14.0))]:\n"
        " t=pcbnew.PCB_TRACK(b)\n"
        " t.SetStart(pcbnew.VECTOR2I_MM(*a))\n"
        " t.SetEnd(pcbnew.VECTOR2I_MM(*z))\n"
        " t.SetWidth(pcbnew.FromMM(0.30)); t.SetLayer(pcbnew.F_Cu)\n"
        " t.SetNet(rf); b.Add(t)\n")
    cfg = yaml.safe_load(config.read_text())
    cfg["stitch"]["route_fence"] = {
        "net": "GND", "nets": ["RF_TEST"], "layer": "F.Cu",
        "nominal_pitch": 1.0, "maximum_pitch": 1.4, "band": 1.0,
        "lateral_offsets": [0.70, 0.80, 0.90], "require": "all",
    }
    config.write_text(yaml.safe_dump(cfg))

    first = must_pass(stitch(config), "first route-following fence run")
    contains(first.out, "2/2 flank(s)", "in-process fence denominator")
    contains(first.out, "corner anchor(s)",
             "bends are reserved before greedy straight-span filling")
    count = via_nets(board).get("GND", 0)
    check(count >= 20, f"implausibly few realized fence vias: {count}")
    measured = must_pass(
        run([KPY, FENCE, board, "1.0", "1.4", "--nets", "RF_TEST"]),
        "independent saved-board fence measurement")
    contains(measured.out, "2/2 configured arm-sides graded; 2/2 pass",
             "saved-board endpoint-inclusive denominator")

    second = must_pass(stitch(config), "idempotent fence rerun")
    contains(second.out, "route fence: 0 new via(s)",
             "rerun did not credit existing realized sites")
    eq(via_nets(board).get("GND", 0), count,
       "idempotent fence rerun duplicated plated sites")


@test("route_fence follows a native KiCad arc by arclength and the independent "
      "gate agrees")
def t_route_fence_native_arc():
    import yaml
    _d, config, board = pour_scratch(["F.Cu", "B.Cu"],
                                     ["route_fence", "fill", "gate"])
    edit_board(
        board,
        "rf=pcbnew.NETINFO_ITEM(b,'RF_ARC'); b.Add(rf)\n"
        "t=pcbnew.PCB_TRACK(b); t.SetStart(pcbnew.VECTOR2I_MM(6,10)); "
        "t.SetEnd(pcbnew.VECTOR2I_MM(14,10)); t.SetWidth(pcbnew.FromMM(.3)); "
        "t.SetLayer(pcbnew.F_Cu); t.SetNet(rf); b.Add(t)\n"
        "a=pcbnew.PCB_ARC(b); a.SetStart(pcbnew.VECTOR2I_MM(14,10)); "
        "a.SetMid(pcbnew.VECTOR2I_MM(16.828427,11.171573)); "
        "a.SetEnd(pcbnew.VECTOR2I_MM(18,14)); "
        "a.SetWidth(pcbnew.FromMM(.3)); a.SetLayer(pcbnew.F_Cu); "
        "a.SetNet(rf); b.Add(a)\n"
        "t=pcbnew.PCB_TRACK(b); t.SetStart(pcbnew.VECTOR2I_MM(18,14)); "
        "t.SetEnd(pcbnew.VECTOR2I_MM(26,14)); t.SetWidth(pcbnew.FromMM(.3)); "
        "t.SetLayer(pcbnew.F_Cu); t.SetNet(rf); b.Add(t)\n")
    cfg = yaml.safe_load(config.read_text())
    cfg["stitch"]["route_fence"] = {
        "net": "GND", "nets": ["RF_ARC"], "layer": "F.Cu",
        "nominal_pitch": 1.0, "maximum_pitch": 1.4, "band": 1.0,
        "lateral_offsets": [0.70, 0.80, 0.90], "require": "all",
    }
    config.write_text(yaml.safe_dump(cfg))
    r = must_pass(stitch(config), "native-arc route fence")
    contains(r.out, "2/2 flank(s)", "arc fence denominator")
    measured = must_pass(
        run([KPY, FENCE, board, "1.0", "1.4", "--nets", "RF_ARC"]),
        "independent native-arc fence measurement")
    contains(measured.out, "2/2 configured arm-sides graded; 2/2 pass",
             "independent arc coverage")
    arcs = must_pass(run([KPY, "-c",
                          "import pcbnew,sys; b=pcbnew.LoadBoard(sys.argv[1]); print(sum(t.GetClass()=='PCB_ARC' for t in b.GetTracks()))",
                          board]), "count retained native arcs")
    contains(arcs.out, "1", "native arc retained after stitch")


def via_xy(board):
    """[(x_mm, y_mm)] of every via on the board, sorted."""
    code = ("import pcbnew,sys,json\nb=pcbnew.LoadBoard(sys.argv[1])\no=[]\n"
            "for t in b.GetTracks():\n"
            "  if t.GetClass()=='PCB_VIA':\n"
            "    p=t.GetPosition(); o.append([p.x/1e6, p.y/1e6])\n"
            "print('@@'+json.dumps(sorted(o)))\n")
    r = must_pass(run([KPY, "-c", code, str(board)]), "via_xy")
    return [tuple(v) for v in json.loads(r.out.split("@@", 1)[1].strip())]


def _grid_pitch_scratch(pitch, passes=("stitch_grid", "fill", "gate")):
    """A pour board whose stitch grid steps at `pitch` mm over a fixed span."""
    import yaml
    d, p, board = pour_scratch(["F.Cu", "B.Cu"], passes)
    cfg = yaml.safe_load(p.read_text())
    cfg["stitch"]["stitch_grid"] = {"net": "GND", "x": [8.0, 20.0, pitch],
                                    "y": [5.0, 17.0, pitch]}
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


@test("stitch_grid honours a FRACTIONAL pitch: every via lands on the DECLARED "
      "lattice, not on the integer one `range(int(...))` produced")
def t_grid_fractional_pitch():
    """THE FENCE IS THE PRODUCT ON AN RF BOARD, and its pitch is not an
    integer. `p_stitch_grid` stepped with `range(int(a), int(b), int(s))`, so
    a declared 1.35 mm pitch became 1 mm — silently, and not as a refusal but
    as a DIFFERENT BOARD (~2.8x the via count).

    MEASURED, pluto-rx2-8way-v2 2026-07-30: ARCHITECTURE sec 6 requires a
    ground-via fence flanking every arm at <= 1.35 mm (the largest round value
    under the derived guided lambda_g/20 = 1.3693 mm, ADR-0003). The only
    expressible choices were 1 mm (a via forest, ~2500 sites) or 2 mm, and the
    board shipped at **2.0 mm = lambda_g/13.7** — conservative against the
    SOURCED free-space lambda/20 = 2.5 mm at 6 GHz, and NOT meeting its own
    guided bound. The lambda that governs a fence in substrate is the GUIDED
    one (rf-design.md 3(b)): the fence samples the wave ON THE LINE, whose
    wavelength is lambda_0/sqrt(eps_eff) — shorter than free space, hence the
    stricter bound, and passing the free-space one proves nothing about it.

    ASSERTED AS A LATTICE PROPERTY, NOT A COUNT, because how many sites
    survive `try_via` is collision-dependent and this board is deliberately
    tiny. Every via placed must sit at `start + k*pitch` on both axes; under
    the pre-fix stepper they sit on whole millimetres, which fails this for
    every odd k.

    RED-VERIFIED 2026-07-30 by restoring the pre-fix loop body
    (`for x in range(int(gx[0]), int(gx[1]), int(gx[2]))`) in place: this test
    failed with **128 of 144 vias OFF the declared 1.5 mm lattice**, e.g.
    (8.0, 6.0), (8.0, 7.0), (8.0, 9.0), (8.0, 10.0) — a 1 mm grid wearing a
    1.5 mm config. Whole suite 76 passed / 2 failed; restored, 78 / 0.

    BLAST RADIUS MEASURED BEFORE LANDING, over every `stitch_grid` in the repo
    — 7 live boards, 5 archived, 1 template: **0 declare a fractional start,
    stop or pitch, and 0 candidate lattices move**. The new stepper counts with
    `ceil((stop-start)/pitch)`, which is `range`'s own length rule, so each
    integer config produces a byte-identical site set (cook-loadcell 35/35,
    cooksense 110/110, rx2-v2 680/680, ...). `smc0985-cooksense` was mid-seal
    when this landed and is provably untouched — that check is the reason this
    fix could land at all rather than waiting."""
    pitch = 1.5
    d, p, board = _grid_pitch_scratch(pitch)
    must_pass(stitch(p), "stitch with a fractional grid pitch")
    vias = via_xy(board)
    check(vias, "the fractional-pitch grid placed no vias at all — the "
                "property under test has no subject")
    off = [(x, y) for x, y in vias
           if abs(((x - 8.0) / pitch) - round((x - 8.0) / pitch)) > 1e-6
           or abs(((y - 5.0) / pitch) - round((y - 5.0) / pitch)) > 1e-6]
    check(not off,
          f"{len(off)} of {len(vias)} vias are OFF the declared {pitch} mm "
          f"lattice, e.g. {off[:4]} — the pitch was truncated to an integer")
    # and the lattice is genuinely fractional: at least one via must sit at a
    # coordinate the integer stepper could never have produced.
    check(any(abs(x - round(x)) > 1e-6 or abs(y - round(y)) > 1e-6
              for x, y in vias),
          "every via landed on a whole millimetre, so this fixture cannot "
          "tell the two steppers apart — pick a pitch whose lattice is "
          "genuinely fractional")


@test("stitch_grid refuses an ordinary same-net via centred in an SMD land")
def t_grid_no_undeclared_via_in_pad():
    """Same-net overlap is DRC-legal but not process-neutral.

    Pluto RX2 8-way v5's 5-mm GND lattice placed an unfilled 0.45/0.20-mm
    barrel at (42.50,77.50), inside keyed SWD connector J11.3.  DRC stayed
    clean because both objects were GND, but the undeclared via-in-pad could
    wick solder from the 0.74 x 2.79-mm SMT land.  Every ordinary stitch
    emitter shares ``try_via``; the common site seam must reject the exact
    SMD shape unless its caller explicitly owns via-in-pad processing.
    """
    _d, config, board = pour_scratch(
        ["F.Cu", "B.Cu"], ["stitch_grid", "fill", "gate"])
    edit_board(
        board,
        "fp=pcbnew.FOOTPRINT(b); fp.SetReference('J11')\n"
        "pad=pcbnew.PAD(fp); pad.SetNumber('3')\n"
        "pad.SetShape(pcbnew.PAD_SHAPE_ROUNDRECT)\n"
        "pad.SetRoundRectRadiusRatio(0.15)\n"
        "pad.SetAttribute(pcbnew.PAD_ATTRIB_SMD)\n"
        "pad.SetSize(pcbnew.VECTOR2I_MM(0.74,2.79))\n"
        "pad.SetLayerSet(pcbnew.PAD.SMDMask())\n"
        "pad.SetPosition(pcbnew.VECTOR2I_MM(8.0,5.0))\n"
        "pad.SetNet(b.FindNet('GND')); fp.Add(pad); b.Add(fp)\n")
    must_pass(stitch(config), "stitch grid beside same-net SMD copper")
    check((8.0, 5.0) not in via_xy(board),
          "ordinary stitch via landed in J11.3 despite no via-in-pad owner")


@test("stitch_grid minimum grades the realized saved grid on an idempotent "
      "rerun, not only newly emitted vias")
def t_grid_min_idempotent():
    """A completed grid makes every second-run `try_via` a correct no-op.
    Its density contract must stay green by measuring the plated result;
    otherwise every resumed/post-review stitch run falsely reports `0 < min`.
    """
    import yaml
    _d, p, _board = _grid_pitch_scratch(2.0)
    cfg = yaml.safe_load(p.read_text())
    cfg["stitch"]["stitch_grid"]["min"] = 20
    p.write_text(yaml.safe_dump(cfg))
    must_pass(stitch(p), "initial stitch-grid realization")
    second = must_pass(stitch(p), "idempotent stitch-grid rerun")
    contains(second.out, "stitch grid: 0 vias added",
             "rerun unexpectedly duplicated the existing grid")
    contains(second.out, "declared sites served",
             "rerun did not grade the saved plated result")


@test("a NON-POSITIVE stitch pitch is a hard error — pre-fix it placed ZERO "
      "vias and said nothing", kind="known_bad")
def t_kb_grid_nonpositive_pitch():
    """The two steppers fail differently on the same bad config, and BOTH are
    unacceptable for the pass that places a board's return-path stitching:
    `range(a, b, -2)` yields nothing, so the pre-fix pass printed
    `stitch grid: 0 vias` and carried on (only an explicit `min:` would have
    noticed, and no fleet config sets one); the float stepper would not
    terminate. So the fix has to REFUSE rather than pick a behaviour.

    RED-VERIFIED 2026-07-30 against the pre-fix loop, and the transcript is
    the argument — `stitch` exited 0 on a `pitch: -2.0` config:

        -- stitch_grid --
        stitch grid: 0 vias

        -- fill --
        filled 2 zones

        -- gate --
        gate: clean

    A board with NO stitching at all, gated CLEAN, from a config that asked
    for a grid. `must_fail` did not fire. Restored, both pitches refuse."""
    for pitch in (-2.0, 0):
        d, p, board = _grid_pitch_scratch(pitch)
        r = must_fail(stitch(p), f"stitch with pitch {pitch}", "POSITIVE pitch")
        contains(r.out, "stitch_grid.x", "the finding must name the axis")
        not_contains(r.out, "stitch grid: 0 vias",
                     "the pass must refuse BEFORE placing, not report an "
                     "empty grid as a completed one")


_PRUNE_PASSES = ("stitch_grid", "fill", "prune_stitch_dangling", "gate")


@test("normalize_vias uses KiCad 10's layer-aware via diameter API")
def t_normalize_vias_layer_width():
    d, p, board = pour_scratch(
        ["F.Cu", "B.Cu"], ("normalize_vias", "fill", "gate"))
    edit_board(board,
               "n=b.FindNet('GND')\n"
               "v=pcbnew.PCB_VIA(b)\n"
               "v.SetPosition(pcbnew.VECTOR2I_MM(26.0,16.0))\n"
               "v.SetWidth(pcbnew.FromMM(0.3))\n"
               "v.SetDrill(pcbnew.FromMM(0.2))\n"
               "v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu)\n"
               "v.SetNetCode(n.GetNetCode())\nb.Add(v)\n")
    r = must_pass(stitch(p), "normalize a sub-floor via")
    contains(r.out, "normalized 1 sub-spec via", "normalize pass did not run")
    not_contains(r.out, "GetWidth called without a layer argument",
                 "normalize used KiCad 10's deprecated via-width API")


@test("prune_stitch_dangling keeps vias that bond two filled pours (control)")
def t_prune_keeps_bonded():
    d, p, board = pour_scratch(["F.Cu", "B.Cu"], _PRUNE_PASSES)
    r = must_pass(stitch(p), "stitch on a two-pour board")
    contains(r.out, "pruned 0 dangling", "nothing should be pruned")
    not_contains(r.out, "GetWidth called without a layer argument",
                 "pruner used KiCad 10's deprecated via-width API")
    check(via_nets(board).get("GND", 0) > 0, "grid placed no vias to keep")


@test("prune_stitch_dangling removes ONLY the stitcher's own single-layer "
      "vias, never an imported one")
def t_prune_scope():
    """GND pour on F.Cu only: every grid via connects on one layer (the
    via_dangling DRC class — janitor's OUTLINE credit passes it, the filled
    polys do not). All stitch-emitted vias must go; a pre-existing
    'imported' via at the same kind of site — equally dangling — must
    SURVIVE, because imported-route/footprint vias are design intent.
    RED-VERIFIED against the pre-fix stitcher (git stash swap, 2026-07-21):
    the pass does not exist there and the config errors out."""
    d, p, board = pour_scratch(["F.Cu"], _PRUNE_PASSES)
    edit_board(board,
               "n=b.FindNet('GND')\n"
               "v=pcbnew.PCB_VIA(b)\n"
               "v.SetPosition(pcbnew.VECTOR2I_MM(26.0,16.0))\n"
               "v.SetWidth(pcbnew.FromMM(0.6))\nv.SetDrill(pcbnew.FromMM(0.3))\n"
               "v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu)\n"
               "v.SetNetCode(n.GetNetCode())\nb.Add(v)\n")
    r = must_pass(stitch(p), "stitch on a one-pour board")
    check("pruned 0 dangling" not in r.out,
          "the single-layer grid vias were not pruned")
    eq(via_nets(board).get("GND", 0), 1,
       "exactly the imported via must survive")


@test("prune_stitch_dangling REFUSES to run before fill", kind="known_bad")
def t_kb_prune_before_fill():
    """On an unfilled board every stitch via looks dangling — running the
    pruner there would eat the whole grid and the board would still gate
    clean."""
    d, p, board = pour_scratch(["F.Cu", "B.Cu"],
                               ("stitch_grid", "prune_stitch_dangling",
                                "fill", "gate"))
    must_fail(stitch(p), "prune before fill", "AFTER `fill`")


# ============================= POUR-ISLAND AUTO-HEAL (heal_islands) ======
# The v4 usb-hub-3s clean-room canary's tail: 4 of its last 7 gate findings
# were same-net zone splits (unconnected_items "Zone [X] <-> Zone [X]" on
# LX1/LX2/VIN_S/VBUSA3 — priority-2 F.Cu pours sliced by escape tracks,
# 2026-07-21), each bridged BY HAND by an expensive agent. These fixtures
# reproduce the class on a tiny synthetic board: a dumbbell PWR pour on
# F.Cu whose neck is cut by a foreign SIG track, so the fill produces two
# islands. Modes:
#   short_slice — the SIG wall covers only the neck: a same-layer track
#                 bridge exists AROUND it (the next-narrowest-gap search)
#   full_slice  — the SIG wall spans the whole board: every same-layer
#                 path collides; only a via through a B.Cu plane can heal
#   bplane      — adds a whole-board PWR plane on B.Cu (the shared plane)
#   two_nets    — two adjacent single-island zones of DIFFERENT nets and
#                 no split at all: the healer must emit NOTHING
_MK_SPLIT = r'''
import pcbnew, sys, json
out = sys.argv[1]; cfg = json.loads(sys.argv[2])
BX, BY = 30.0, 20.0
b = pcbnew.BOARD()
for (x1,y1),(x2,y2) in [((0,0),(BX,0)),((BX,0),(BX,BY)),((BX,BY),(0,BY)),((0,BY),(0,0))]:
    s=pcbnew.PCB_SHAPE(b); s.SetShape(pcbnew.SHAPE_T_SEGMENT)
    s.SetStart(pcbnew.VECTOR2I_MM(x1,y1)); s.SetEnd(pcbnew.VECTOR2I_MM(x2,y2))
    s.SetLayer(pcbnew.Edge_Cuts); s.SetWidth(pcbnew.FromMM(0.1)); b.Add(s)
def mknet(n): x=pcbnew.NETINFO_ITEM(b,n); b.Add(x); return x
nets={"PWR":mknet("PWR"), "SIG":mknet("SIG")}
def zone(net, layer, pts):
    z=pcbnew.ZONE(b); z.SetNet(net)
    ls=pcbnew.LSET(); (getattr(ls,"AddLayer",None) or getattr(ls,"addLayer"))(layer)
    z.SetLayer(layer); z.SetLayerSet(ls)
    z.SetPadConnection(pcbnew.ZONE_CONNECTION_FULL)
    z.Outline().NewOutline()
    for x,y in pts: z.Outline().Append(pcbnew.VECTOR2I_MM(float(x),float(y)))
    b.Add(z)
def pad(ref, net, x, y):
    fp=pcbnew.FOOTPRINT(b); fp.SetReference(ref)
    fp.SetPosition(pcbnew.VECTOR2I_MM(x,y))
    p=pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT)
    p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
    p.SetSize(pcbnew.VECTOR2I_MM(1.2,1.2)); p.SetLayerSet(pcbnew.PAD.SMDMask())
    p.SetPosition(pcbnew.VECTOR2I_MM(x,y)); p.SetNumber("1"); p.SetNet(nets[net])
    fp.Add(p); b.Add(fp)
mode = cfg["mode"]
if mode == "two_nets":
    zone(nets["PWR"], pcbnew.F_Cu, [(1,2),(13,2),(13,18),(1,18)])
    zone(nets["SIG"], pcbnew.F_Cu, [(17,2),(29,2),(29,18),(17,18)])
    pad("U1","PWR",7.0,10.0); pad("U2","SIG",23.0,10.0)
else:
    # dumbbell PWR pour: two lobes joined by a neck (y 8..12)
    zone(nets["PWR"], pcbnew.F_Cu,
         [(1,2),(13,2),(13,8),(17,8),(17,2),(29,2),(29,18),(17,18),
          (17,12),(13,12),(13,18),(1,18)])
    y0, y1 = (7.0, 13.0) if mode == "short_slice" else (0.5, 19.5)
    t=pcbnew.PCB_TRACK(b)
    t.SetStart(pcbnew.VECTOR2I_MM(15.0,y0)); t.SetEnd(pcbnew.VECTOR2I_MM(15.0,y1))
    t.SetWidth(pcbnew.FromMM(0.4)); t.SetLayer(pcbnew.F_Cu)
    t.SetNet(nets["SIG"]); b.Add(t)
    pad("U1","PWR",7.0,10.0); pad("U2","PWR",23.0,10.0)
    if cfg.get("bplane"):
        zone(nets["PWR"], pcbnew.B_Cu,
             [(0.3,0.3),(BX-0.3,0.3),(BX-0.3,BY-0.3),(0.3,BY-0.3)])
b.Save(out)
'''


def heal_scratch(mode, bplane=False, passes=("fill", "heal_islands", "gate"),
                 pwr_class_width=0.5):
    """A scratch project whose stitch runs `heal_islands` on the synthetic
    split-pour board. rules/nets.yaml declares a PWR netclass floor so the
    bridge width is measurable (the pass must use the net-class width)."""
    import yaml
    d = tmpdir("t2_heal_")
    (d / "03_src").mkdir()
    (d / "04_kicad").mkdir()
    (d / "06_build").mkdir()
    board = d / "04_kicad" / "split.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_SPLIT, board,
                   json.dumps({"mode": mode, "bplane": bplane})]),
              "build split-pour board")
    if pwr_class_width:
        (d / "03_src" / "rules").mkdir(parents=True, exist_ok=True)
        (d / "03_src" / "rules" / "nets.yaml").write_text(
            "classes:\n  PWR:\n    nets: [PWR]\n"
            f"    min_width: {pwr_class_width}mm\n")
    cfg = {"project": {"name": "split", "board": "04_kicad/split.kicad_pcb",
                       "build_dir": "06_build"},
           "stitch": {"clearance": 0.15,
                      "via": {"size": 0.6, "drill": 0.3, "spacing": 0.62},
                      "keepin": {"inset": 0.8}, "passes": list(passes),
                      "heal_islands": {"min_bbox": 0.8}}}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


def copper_counts(board):
    """(PCB_TRACK count by net, via count by net) — the healer's entire
    observable output is new copper, so these are the no-op meters."""
    code = ("import pcbnew,sys,json\nb=pcbnew.LoadBoard(sys.argv[1])\n"
            "t={};v={}\n"
            "for x in b.GetTracks():\n"
            "  d = v if x.GetClass()=='PCB_VIA' else t\n"
            "  n=x.GetNetname(); d[n]=d.get(n,0)+1\n"
            "print('@@'+json.dumps([t,v]))\n")
    r = must_pass(run([KPY, "-c", code, str(board)]), "copper_counts")
    t, v = json.loads(r.out.split("@@", 1)[1].strip())
    return t, v


def bridge_widths(board, net):
    code = ("import pcbnew,sys,json\nb=pcbnew.LoadBoard(sys.argv[1])\n"
            "w=[t.GetWidth()/1e6 for t in b.GetTracks()"
            " if t.GetClass()=='PCB_TRACK' and t.GetNetname()==sys.argv[2]]\n"
            "print('@@'+json.dumps(w))\n")
    r = must_pass(run([KPY, "-c", code, str(board), net]), "bridge_widths")
    return json.loads(r.out.split("@@", 1)[1].strip())


@test("heal_islands bridges a split same-net pour: 2 island groups -> 1, "
      "connectivity restored, bridge at the net-class width")
def t_heal_same_layer():
    """The v4 tail class (LX1/LX2/VIN_S/VBUSA3, 2026-07-21) made mechanical:
    a foreign track cuts the pour's neck, the narrowest gaps are all blocked
    by that track, and the healer walks to the NEXT-narrowest gap that is
    collision-clear and bridges there — with a track at the PWR net-class
    width (0.5mm from rules/nets.yaml), never a guessed width. The DRC
    re-check is kicad-cli (a different method than the healer's own
    grouping, canon M1)."""
    d, p, board = heal_scratch("short_slice")
    r = must_pass(stitch(p), "stitch with heal_islands")
    contains(r.out, "heal PWR: track bridge", "the same-layer strategy")
    contains(r.out, "PWR (2->1)", "island group count 2 -> 1")
    ws = bridge_widths(board, "PWR")
    check(len(ws) >= 1, "no bridge track was emitted")
    check(all(abs(w - 0.5) < 1e-6 for w in ws),
          f"bridge not at the PWR net-class width 0.5: {ws}")
    eq(via_nets(board).get("PWR", 0), 0,
       "a same-layer heal must not spend vias")
    counts = drc_counts(board)
    eq(counts["unconnected"], 0,
       f"DRC still sees the split after healing: {counts}")


@test("heal_islands falls back to a via through a shared plane when every "
      "same-layer gap is blocked")
def t_heal_via_plane():
    """The full-height slice leaves NO collision-clear same-layer path, so
    the healer must hop: a via inside each F.Cu island where the whole-board
    B.Cu PWR plane overlaps it (two group merges through the plane = the
    via pair). Every via goes through try_via/via_site_ok."""
    d, p, board = heal_scratch("full_slice", bplane=True)
    r = must_pass(stitch(p), "stitch with heal_islands (walled)")
    contains(r.out, "plane via", "the via strategy verdict")
    check(via_nets(board).get("PWR", 0) >= 2,
          f"expected a via pair, got {via_nets(board)}")
    counts = drc_counts(board)
    eq(counts["unconnected"], 0,
       f"DRC still sees the split after via healing: {counts}")


@test("heal_islands NEVER bridges zones of different nets (no-op on two "
      "adjacent single-island pours)")
def t_heal_no_cross_net():
    """Safety rail (a). Two closest-proximity zones of DIFFERENT nets, no
    split anywhere: the healer must emit NOTHING — a net-blind 'nearest
    island' heal would short PWR to SIG here. RED-VERIFIED 2026-07-21 by
    disabling the net guard (grouping collapsed to one pseudo-net + the
    emit-path netcode die removed): the broken healer emitted 'heal PWR:
    track bridge' INTO the SIG zone and this test failed (the run also
    died at the re-verify, because a cross-net bridge cannot merge the
    per-net groups — defense in depth observed working); guard restored,
    test green."""
    d, p, board = heal_scratch("two_nets")
    r = must_pass(stitch(p), "stitch on two different-net pours")
    contains(r.out, "nothing to heal", "the healer must be a no-op")
    t, v = copper_counts(board)
    check(not t and not v,
          f"the healer emitted copper on a board with no same-net split: "
          f"tracks={t} vias={v}")


@test("heal_islands is IDEMPOTENT: a second run on a healed board emits "
      "nothing")
def t_heal_idempotent():
    """Safety rail (c). After heal + refill the bridge track seats both
    islands in one connectivity group, so a rerun must find nothing to do.
    RED-VERIFIED 2026-07-21 by breaking the island-seating step (the
    union(island, item) call removed): detection then re-reports the healed
    pour as split forever, the run fails its own did-not-reduce check, and
    this test caught it on the FIRST stitch exiting nonzero (a healer that
    silently re-emitted instead would fail the copper-count comparison
    below)."""
    d, p, board = heal_scratch("short_slice")
    must_pass(stitch(p), "first heal")
    t1, v1 = copper_counts(board)
    r = must_pass(stitch(p), "second run on the healed board")
    contains(r.out, "nothing to heal", "second run must be a no-op")
    t2, v2 = copper_counts(board)
    check((t1, v1) == (t2, v2),
          f"second run emitted copper: {t1}/{v1} -> {t2}/{v2}")


@test("a heal path that would violate clearance is rejected, and a genuine "
      "unbridgeable split still hard-errors at the post-refill re-verify",
      kind="known_bad")
def t_kb_heal_unbridgeable():
    """Safety rail (b). The full-height wall blocks every same-layer gap
    (collides catches each candidate) and there is no shared plane, so no
    legal bridge exists. The healer must NEVER emit a violating bridge —
    and it must NEVER let the split through. RED-VERIFIED 2026-07-21 by
    disabling the collision check (`collides(...) is not None: continue`
    removed), 4/4 runs FAIL: the broken healer emitted a bridge straight
    through the SIG wall and this test caught it — and the illegal overlap
    additionally made KiCad's connectivity net-propagation rewire the
    padless SIG wall onto PWR (measured: the wall reloaded as net PWR),
    which is exactly the corruption the collision guard exists to prevent.
    Check restored, test green.

    RELOCATED GATE (2026-07-23): `_heal_net` no longer DIEs eagerly on an
    unbridgeable leftover — it DEFERS it to the mode=ALWAYS refill, because
    the leftover is usually an orphan pour sliver a refill dissolves (the
    cooksense 252mm win: deferring stopped spurious hard-errors on slivers
    the refill removed). But a GENUINE split holding real copper on BOTH
    sides (here each lobe carries a PWR pad) SURVIVES the refill, so the
    post-refill re-verify inside p_heal_islands still HARD-ERRORS naming the
    net. The gate did not vanish; it moved from `_heal_net` to the
    heal+refill re-check — and it now bites only a split a refill could not
    heal. RED-VERIFIED 2026-07-23: this fixture exits nonzero with the
    re-verify message; a healer that returned success on the deferred
    leftover (dropping the re-verify) would exit 0 and fail must_fail."""
    d, p, board = heal_scratch("full_slice", bplane=False)
    r = must_fail(stitch(p), "unbridgeable split must still hard-error",
                  "disconnected island group")
    contains(r.out, "PWR", "the failure must name the net")
    contains(r.out, "unbridgeable orphan group",
             "the leftover must be DEFERRED to the refill, not eagerly killed")
    t, v = copper_counts(board)
    check(not t.get("PWR") and not v.get("PWR"),
          f"a failed heal left PWR bridge copper on disk: {t}/{v}")


@test("the DRC/unconnected gate CATCHES an unbridgeable island even with "
      "heal_islands out of the pipeline (the relocated backstop lives)",
      kind="known_bad")
def t_kb_unbridgeable_island_caught_by_drc():
    """Companion to the relocation in t_kb_heal_unbridgeable. `_heal_net` now
    DEFERS an unbridgeable orphan to the refill, on the premise that any
    residual open the refill does NOT dissolve is still caught downstream by
    the release DRC gate (cooksense: 3 such opens caught by kicad-cli DRC,
    2026-07-23). This proves that backstop is real and not merely asserted:
    the SAME full-height-sliced, no-shared-plane PWR pour — an island the
    healer cannot bridge — is FILLED with heal_islands removed from the pass
    list, so nothing hard-errors at stitch time; the board saves. The
    independent-method gate (kicad-cli DRC, --refill-zones) then reports the
    two PWR lobes as UNCONNECTED. A disconnected island can never slip past
    both the heal re-verify AND this DRC gate. RED sense: if the pour fused
    or DRC went blind, unconnected would be 0 and this check would fail."""
    d, p, board = heal_scratch("full_slice", bplane=False, passes=("fill",))
    must_pass(stitch(p), "fill-only stitch (heal_islands omitted)")
    counts = drc_counts(board)
    check(counts["unconnected"] >= 1,
          f"the DRC gate did not catch the unbridgeable PWR island: {counts}")


@test("heal_islands REFUSES to run before fill", kind="known_bad")
def t_kb_heal_before_fill():
    """On an unfilled board there are no islands, so a pre-fill heal would
    verify nothing and report success on a board whose pours may split at
    the very next fill."""
    d, p, board = heal_scratch("short_slice",
                               passes=("heal_islands", "fill", "gate"))
    must_fail(stitch(p), "heal before fill", "AFTER `fill`")


# --- island seating agrees with KiCad copper-touch, not via-CENTRE-in-poly ---
# The seating predicate `_island_holds` decides which filled island belongs to
# which same-net connectivity group. cooksense v1.2 (task#21, 2026-07-24) stalled
# the stitch on a FALSE-positive orphan: a pinched-off GND fill patch whose only
# same-net copper was a plane via whose ANNULAR RING overlapped it — but the via
# CENTRE sat a hair OUTSIDE the patch outline. The old via-centre-in-poly seating
# read the via as UNSEATED, so the patch became a phantom orphan group; no legal
# NEW via could bridge it (every in-patch site is inside the existing via's
# hole-to-hole spacing), so heal_islands declared it unbridgeable and the
# post-refill re-verify HARD-ERRORED on copper `kicad-cli pcb drc --refill-zones`
# reports as 0-unconnected. A `die()` there leaves the stitch resume-state behind,
# so the babysitting driver re-execs and re-hits the same orphan forever. The fix
# makes seating a COPPER-OVERLAP test (a disc of the via's ring radius reaching
# the fill) — KiCad's own connectivity — WITHOUT weakening it: copper genuinely
# out of reach is still UNSEATED, so a real orphan is still flagged.
_PROBE_SEAT = r'''
import sys, math
sys.path.insert(0, "__SCRIPTS__")
import pcbnew
import route_and_stitch_generic as R
MM = pcbnew.FromMM

def sq(x0, y0, x1, y1):
    c = pcbnew.SHAPE_LINE_CHAIN()
    for x, y in [(x0, y0), (x1, y0), (x1, y1), (x0, y1)]:
        c.Append(pcbnew.VECTOR2I(MM(x), MM(y)))
    c.SetClosed(True)
    return c

b = pcbnew.BOARD(); b.SetCopperLayerCount(2)
gnd = pcbnew.NETINFO_ITEM(b, "GND"); b.Add(gnd)

def via(x, y, w=0.6):
    v = pcbnew.PCB_VIA(b); v.SetViaType(pcbnew.VIATYPE_THROUGH)
    v.SetPosition(pcbnew.VECTOR2I(MM(x), MM(y)))
    v.SetWidth(MM(w)); v.SetDrill(MM(0.3)); v.SetNet(gnd); b.Add(v); return v

class Ctx: pcbnew = pcbnew
ctx = Ctx()

# A 3x3mm filled-island outline; a GND via whose ring (r=0.3mm) reaches its left
# edge while the via CENTRE (x=9.85) is OUTSIDE the island (left edge x=10.0);
# and a second GND via well out of reach.
isl = {"chain": sq(10.0, 8.0, 13.0, 11.0), "layer": pcbnew.F_Cu}
v_ring = via(9.85, 9.5)     # ring overlaps: 0.15mm outside, ring reaches 0.3mm
v_far = via(5.0, 5.0)       # >5mm away, ring nowhere near

fp = pcbnew.FOOTPRINT(b); b.Add(fp)
def pad(x, y, sx=0.4, sy=0.4):
    p = pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT)
    p.SetSize(pcbnew.VECTOR2I_MM(sx, sy)); p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
    p.SetLayerSet(pcbnew.PAD.SMDMask()); p.SetPosition(pcbnew.VECTOR2I_MM(x, y))
    p.SetNet(gnd); fp.Add(p); return p
p_edge = pad(9.85, 9.0)     # centre outside; exact rectangular land crosses edge
p_far = pad(5.0, 5.0)       # exact land nowhere near the island

# The pre-fix predicate, reproduced inline to prove the fixture is RED against it.
def old_holds(o, item):
    return o.PointInside(item.GetPosition())

o = isl["chain"]
print("OLD_RING_SEATED", old_holds(o, v_ring))     # the bug: False (missed)
print("NEW_RING_SEATED", R._island_holds(ctx, isl, v_ring))   # fixed: True
print("NEW_FAR_SEATED", R._island_holds(ctx, isl, v_far))     # still: False
print("OLD_PAD_SEATED", old_holds(o, p_edge))       # boundary-overlap bug: False
print("NEW_PAD_SEATED", R._island_holds(ctx, isl, p_edge))    # fixed: True
print("NEW_FAR_PAD_SEATED", R._island_holds(ctx, isl, p_far)) # still: False
# _copper_reaches is exact at the boundary: ring radius == edge distance -> touch
edge = o.NearestPoint(v_ring.GetPosition())
d = math.hypot(edge.x - v_ring.GetPosition().x,
               edge.y - v_ring.GetPosition().y) / 1e6
print("RING_EDGE_MM %.4f" % d)
'''


@test("island seating uses copper-overlap (via ring), not via-centre-in-poly: "
      "a ring-overlap island is SEATED, out-of-reach copper is NOT")
def t_heal_island_ring_overlap_seated():
    """The exact cooksense v1.2 false-positive, pinned at the predicate. A GND
    via whose annular ring overlaps a pinched-off fill patch (centre just
    outside the patch) is CONNECTED per KiCad, so `_island_holds` must SEAT it
    — otherwise the patch is a phantom orphan that stalls heal_islands into a
    resume-state loop. RED-VERIFIED INLINE: `OLD_RING_SEATED False` is the
    pre-fix via-centre-in-poly verdict (the bug); the fixed copper-overlap
    predicate returns `NEW_RING_SEATED True`. The fix does NOT weaken to
    never-flag: a via >5mm away stays `NEW_FAR_SEATED False`, so a genuinely
    isolated island is still its own group (still flaggable — the companion
    integration guard is t_kb_heal_unbridgeable, which stays RED-capable)."""
    d = tmpdir("t2_seat_")
    probe = d / "probe.py"
    probe.write_text(_PROBE_SEAT.replace("__SCRIPTS__", str(SCRIPTS)))
    r = must_pass(run([KPY, probe]), "island-seating predicate probe")
    contains(r.out, "OLD_RING_SEATED False",
             "the pre-fix via-centre-in-poly test must MISS the ring overlap "
             "(this is the fixture's RED baseline — if it seated the patch, "
             "the fix would be untested)")
    contains(r.out, "NEW_RING_SEATED True",
             "the fixed copper-overlap seating must recognise the via ring "
             "reaching the island as CONNECTED")
    contains(r.out, "NEW_FAR_SEATED False",
             "copper out of ring reach must stay UNSEATED — the fix must not "
             "weaken orphan detection into never-flagging")
    contains(r.out, "OLD_PAD_SEATED False",
             "the pre-fix pad-centre test must MISS a rectangular land whose "
             "copper crosses the island boundary")
    contains(r.out, "NEW_PAD_SEATED True",
             "exact flashed-pad overlap must seat the boundary-crossing land")
    contains(r.out, "NEW_FAR_PAD_SEATED False",
             "a distant pad must remain unseated")
    # the via CENTRE sits OUTSIDE the island (edge distance > 0, and
    # OLD_RING_SEATED False confirms it), but by LESS than the 0.30mm ring
    # radius, so the ring genuinely overlaps the fill — not an interior point
    edge_mm = float([l for l in r.out.splitlines()
                     if l.startswith("RING_EDGE_MM")][0].split()[1])
    check(0.0 < edge_mm < 0.30,
          f"fixture must have the via CENTRE outside the island but within the "
          f"0.30mm ring radius, got edge distance {edge_mm}mm")


# ==================== SAME-NET ZONE PRIORITY UNIFY (item 1, zones_intersect)
# usb-hub-3s v1.0 hand-fixed same-net same-priority overlapping pours as the
# "P3-union" (bump the smaller to a distinct priority); v1.1 re-learned it (3
# zones_intersect, 2026-07-22 journal). unify_zone_priorities mechanises it.
# A dumbbell same-net pour whose two lobes overlap at the SAME priority is the
# `zones_intersect_same_net` class; two DIFFERENT-net overlapping pours are a
# SHORT the pass must REFUSE.
_MK_ZINT = r'''
import pcbnew, sys, json
out = sys.argv[1]; cfg = json.loads(sys.argv[2])
BX, BY = 30.0, 20.0
b = pcbnew.BOARD()
for (x1,y1),(x2,y2) in [((0,0),(BX,0)),((BX,0),(BX,BY)),((BX,BY),(0,BY)),((0,BY),(0,0))]:
    s=pcbnew.PCB_SHAPE(b); s.SetShape(pcbnew.SHAPE_T_SEGMENT)
    s.SetStart(pcbnew.VECTOR2I_MM(x1,y1)); s.SetEnd(pcbnew.VECTOR2I_MM(x2,y2))
    s.SetLayer(pcbnew.Edge_Cuts); s.SetWidth(pcbnew.FromMM(0.1)); b.Add(s)
def mknet(n): x=pcbnew.NETINFO_ITEM(b,n); b.Add(x); return x
nets={"PWR":mknet("PWR"), "SIG":mknet("SIG")}
def zone(net, prio, pts):
    z=pcbnew.ZONE(b); z.SetNet(net)
    ls=pcbnew.LSET(); (getattr(ls,"AddLayer",None) or getattr(ls,"addLayer"))(pcbnew.F_Cu)
    z.SetLayer(pcbnew.F_Cu); z.SetLayerSet(ls); z.SetAssignedPriority(prio)
    z.SetPadConnection(pcbnew.ZONE_CONNECTION_FULL)
    z.Outline().NewOutline()
    for x,y in pts: z.Outline().Append(pcbnew.VECTOR2I_MM(float(x),float(y)))
    b.Add(z)
    return z
def pad(ref, net, x, y):
    fp=pcbnew.FOOTPRINT(b); fp.SetReference(ref); fp.SetPosition(pcbnew.VECTOR2I_MM(x,y))
    p=pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT); p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
    p.SetSize(pcbnew.VECTOR2I_MM(1.2,1.2)); p.SetLayerSet(pcbnew.PAD.SMDMask())
    p.SetPosition(pcbnew.VECTOR2I_MM(x,y)); p.SetNumber("1"); p.SetNet(nets[net])
    fp.Add(p); b.Add(fp)
# two overlapping F.Cu zones, SAME priority 0 -> zones_intersect
z1=zone(nets["PWR"], 0, [(2,2),(18,2),(18,18),(2,18)])
if cfg["mode"] == "cross":
    z2=zone(nets["SIG"], 0, [(12,5),(28,5),(28,15),(12,15)])
    # Plant an impossible saved-state defect: each foreign-net zone carries
    # its full outline as filled copper, so their shared area is a real short.
    # A normal joint refill clips foreign zones apart and cannot construct the
    # defect this known-bad needs to prove the pre-refill refusal.
    for z in (z1,z2):
        z.SetFilledPolysList(pcbnew.F_Cu,pcbnew.SHAPE_POLY_SET(z.Outline()))
        z.SetIsFilled(True)
    pad("U1","PWR",7,10); pad("U2","SIG",23,10)
else:
    zone(nets["PWR"], 0, [(12,5),(28,5),(28,15),(12,15)])
    pad("U1","PWR",7,10); pad("U2","PWR",23,10)
b.Save(out)
'''


def zint_scratch(mode, passes=("fill", "unify_zone_priorities", "gate")):
    import yaml
    d = tmpdir("t2_zint_")
    (d / "03_src").mkdir(); (d / "04_kicad").mkdir(); (d / "06_build").mkdir()
    board = d / "04_kicad" / "zint.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_ZINT, board, json.dumps({"mode": mode})]),
              "build zones-intersect board")
    cfg = {"project": {"name": "zint", "board": "04_kicad/zint.kicad_pcb",
                       "build_dir": "06_build"},
           "stitch": {"clearance": 0.15,
                      "via": {"size": 0.6, "drill": 0.3, "spacing": 0.62},
                      "keepin": {"inset": 0.8}, "passes": list(passes),
                      "unify_zone_priorities": {"min_bbox": 0.8}}}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


def zones_intersect_count(board):
    outj = Path(board).parent / "zi.json"
    run(["kicad-cli", "pcb", "drc", "--severity-all", "--refill-zones",
         "--format", "json", "-o", str(outj), str(board)])
    g = json.loads(outj.read_text())
    zi = sum(1 for v in g["violations"] if v["type"] == "zones_intersect")
    return zi, len(g["unconnected_items"])


@test("unify_zone_priorities clears a same-net same-priority pour overlap "
      "(zones_intersect_same_net -> 0), no new opens")
def t_unify_same_net():
    """The v1.0 P3-union / v1.1 re-learn (2026-07-22) made mechanical: KiCad
    reports 'Copper zones intersect (intersecting zones must have distinct
    priorities)' on two same-net pours at the same priority. The pass bumps
    the smaller to a distinct priority so the union NESTS legally — same net,
    identical copper, only the priority integer changes. The DRC re-check is
    kicad-cli (a different method than the pass's own outline-boolean
    detection, canon M1)."""
    d, p, board = zint_scratch("same")
    zi0, _ = zones_intersect_count(board)
    check(zi0 >= 1, f"fixture must start with a zones_intersect: got {zi0}")
    r = must_pass(stitch(p), "stitch with unify_zone_priorities")
    contains(r.out, "re-prioritised", "the pass reports the bump")
    zi1, un1 = zones_intersect_count(board)
    eq(zi1, 0, "unify_zone_priorities did not clear the intersection")
    eq(un1, 0, "the priority bump opened the pour (traded intersect for open)")


@test("unify_zone_priorities is IDEMPOTENT: a second run finds nothing to do")
def t_unify_idempotent():
    """Safety (c). Once the overlapping zones carry distinct priorities the
    same-net same-priority predicate matches nothing, so a rerun is a no-op.
    Runs the pass twice in one stitch (pre-fill state carries between them)."""
    d, p, board = zint_scratch(
        "same", passes=("fill", "unify_zone_priorities",
                        "unify_zone_priorities", "gate"))
    r = must_pass(stitch(p), "stitch with two unify passes")
    contains(r.out, "nothing to unify", "the second pass must be a no-op")


@test("unify_zone_priorities REFUSES a cross-net zone overlap (a short) — "
      "never a mechanical priority bump", kind="known_bad")
def t_kb_unify_cross_net():
    """Safety (b)/(d). Two DIFFERENT-net pours overlapping is a SHORT, not a
    same-net union: bumping a priority would HIDE the short. The pass must die
    naming both nets and pointing at shorting_items — refuse, do not guess.
    RED-VERIFIED 2026-07-21 by classing the cross-net pair as same (removing
    the netcode split in _zone_overlap_pairs): the broken pass bumped a
    priority and 'cleared' the intersection, shipping the short — this test
    then failed because stitch exited 0."""
    d, p, board = zint_scratch(
        "cross", passes=("unify_zone_priorities", "fill", "gate"))
    r = must_fail(stitch(p), "stitch on a cross-net zone overlap",
                  "DIFFERENT nets")
    contains(r.out, "SHORT", "the refusal must call it a short")


# ========================= DETERMINISTIC SEED STUBS (item 2, canon M8) ======
# usb-hub-3s plan_seed_stubs.py + add_seed_stubs.py emitted pour-fed chip-pin
# stubs by hand (v1.0, then v1.1: LX1/VOUT_PDS/VOUT_PD long U1 runs). The
# `seed_stubs` pass promotes the EMITTER (explicit geometry, collision REFUSAL,
# idempotent). Fixture: a PWR pour on B.Cu, an F.Cu SMD pin unbonded to it
# (open), a second B.Cu PWR pad as the ratsnest anchor. A stub via at the pin
# drops to the pour and bonds it; a stub segment crossing a foreign track is
# REFUSED.
_MK_SEED = r'''
import pcbnew, sys, json
out = sys.argv[1]; cfg = json.loads(sys.argv[2])
BX, BY = 30.0, 20.0
b = pcbnew.BOARD(); b.SetCopperLayerCount(2)
for (x1,y1),(x2,y2) in [((0,0),(BX,0)),((BX,0),(BX,BY)),((BX,BY),(0,BY)),((0,BY),(0,0))]:
    s=pcbnew.PCB_SHAPE(b); s.SetShape(pcbnew.SHAPE_T_SEGMENT)
    s.SetStart(pcbnew.VECTOR2I_MM(x1,y1)); s.SetEnd(pcbnew.VECTOR2I_MM(x2,y2))
    s.SetLayer(pcbnew.Edge_Cuts); s.SetWidth(pcbnew.FromMM(0.1)); b.Add(s)
def mknet(n): x=pcbnew.NETINFO_ITEM(b,n); b.Add(x); return x
nets={"PWR":mknet("PWR"), "SIG":mknet("SIG")}
z=pcbnew.ZONE(b); z.SetNet(nets["PWR"])
ls=pcbnew.LSET(); (getattr(ls,"AddLayer",None) or getattr(ls,"addLayer"))(pcbnew.B_Cu)
z.SetLayer(pcbnew.B_Cu); z.SetLayerSet(ls); z.SetPadConnection(pcbnew.ZONE_CONNECTION_FULL)
z.Outline().NewOutline()
for x,y in [(0.3,0.3),(BX-0.3,0.3),(BX-0.3,BY-0.3),(0.3,BY-0.3)]:
    z.Outline().Append(pcbnew.VECTOR2I_MM(x,y))
b.Add(z)
def pad(ref, net, x, y, layer):
    fp=pcbnew.FOOTPRINT(b); fp.SetReference(ref); fp.SetPosition(pcbnew.VECTOR2I_MM(x,y))
    p=pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT); p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
    p.SetSize(pcbnew.VECTOR2I_MM(1.2,1.2))
    if layer == "F":
        p.SetLayerSet(pcbnew.PAD.SMDMask())
    else:
        m=pcbnew.LSET(); (getattr(m,"AddLayer",None) or getattr(m,"addLayer"))(pcbnew.B_Cu)
        p.SetLayerSet(m)
    p.SetPosition(pcbnew.VECTOR2I_MM(x,y)); p.SetNumber("1"); p.SetNet(nets[net])
    fp.Add(p); b.Add(fp)
pad("U1","PWR",15,10,"F")     # the OPEN pour-fed pin (F.Cu, no via to B pour)
pad("U2","PWR",5,10,"B")      # anchor: B.Cu pad bonded to the pour
# a SIG SMD pad so the SIG net survives the save (net-guard fixture)
pad("U3","SIG",25,17,"F")
if cfg.get("blocker"):
    t=pcbnew.PCB_TRACK(b); t.SetStart(pcbnew.VECTOR2I_MM(18,3)); t.SetEnd(pcbnew.VECTOR2I_MM(18,17))
    t.SetWidth(pcbnew.FromMM(0.5)); t.SetLayer(pcbnew.F_Cu)
    t.SetNetCode(nets["SIG"].GetNetCode()); b.Add(t)
b.Save(out)
'''


def seed_scratch(stubs, blocker=False,
                 passes=("seed_stubs", "fill", "gate")):
    import yaml
    d = tmpdir("t2_seed_")
    (d / "03_src").mkdir(); (d / "04_kicad").mkdir(); (d / "06_build").mkdir()
    board = d / "04_kicad" / "seed.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_SEED, board,
                   json.dumps({"blocker": blocker})]), "build seed board")
    cfg = {"project": {"name": "seed", "board": "04_kicad/seed.kicad_pcb",
                       "build_dir": "06_build"},
           "stitch": {"clearance": 0.15,
                      "via": {"size": 0.6, "drill": 0.3, "spacing": 0.62},
                      "keepin": {"inset": 0.8}, "passes": list(passes),
                      "seed_stubs": {"clearance": 0.13,
                                     "via": {"size": 0.6, "drill": 0.3},
                                     "stubs": stubs}}}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


@test("seed_stubs bonds a pour-fed pin its via drops to the plane "
      "(unconnected -> 0)")
def t_seed_stubs_serves():
    """The pour-fed-pin open (usb-hub-3s LX1/VOUT_PD class) made mechanical.
    Baseline: the F.Cu pin is genuinely open (1 unconnected). A configured
    stub via at the pin drops to the B.Cu pour and the fill bonds it. DRC
    (kicad-cli — a different method than the pass) confirms 0 unconnected."""
    d0, _, board0 = seed_scratch([])          # baseline: no stub
    base = drc_counts(board0)
    check(base["unconnected"] >= 1,
          f"fixture must start with the pin OPEN: {base}")
    d, p, board = seed_scratch([{"net": "PWR", "pin": "U1.1",
                                 "vias": [[15, 10]]}])
    r = must_pass(stitch(p), "stitch with seed_stubs")
    contains(r.out, "seed_stubs: 1 bank(s) served", "the pass served the pin")
    eq(drc_counts(board)["unconnected"], 0,
       "the seed stub did not bond the pour-fed pin")


@test("seed_stubs is IDEMPOTENT: a second pass on the still-unfilled board "
      "emits no new copper")
def t_seed_stubs_idempotent():
    """Safety (c). Two seed_stubs passes before fill: the first places the
    via, the second finds identical same-net copper and skips it."""
    d, p, board = seed_scratch(
        [{"net": "PWR", "pin": "U1.1", "vias": [[15, 10]]}],
        passes=("seed_stubs", "seed_stubs", "fill", "gate"))
    r = must_pass(stitch(p), "stitch with two seed_stubs passes")
    contains(r.out, "1 idempotent-skip", "the second pass must skip its copper")


@test("seed_stubs can defer one bank to a later declared occurrence")
def t_seed_stubs_deferred_occurrence():
    """A seed blocked by router offcuts may be admitted only after the
    configured prune pass. Other banks still run in the early occurrence;
    no transient refusal is recorded and the deferred bank is emitted once."""
    d, p, board = seed_scratch(
        [{"net": "PWR", "pin": "U1.1", "vias": [[15, 10]],
          "defer_until_occurrence": 2}],
        passes=("seed_stubs", "seed_stubs", "fill", "gate"))
    r = must_pass(stitch(p), "stitch with a deferred seed bank")
    contains(r.out, "1 deferred at occurrence 1", "first pass did not defer")
    contains(r.out, "1 bank(s) served", "second pass did not emit the bank")
    eq(drc_counts(board)["unconnected"], 0,
       "the deferred seed did not bond the pour-fed pin")


@test("seed_stubs preserves authored sub-micron endpoint identity")
def t_seed_stubs_preserves_native_grid_endpoint():
    """Prepared copper can start on a half-micron package-pad centre.
    Quantizing it to a 0.001 mm drawing grid leaves physical overlap but makes
    KRT's exact terminal-component model report the pin as disconnected."""
    d, p, board = seed_scratch(
        [{"net": "PWR", "pin": "U1.1",
          "segments": [{"layer": "F.Cu", "width": 0.2,
                        "pts": [[15.0005, 10], [17.0005, 10]]}]}],
        passes=("seed_stubs", "fill"))
    must_pass(stitch(p), "stitch with a half-micron seed endpoint")
    code = ("import pcbnew,sys\n"
            "b=pcbnew.LoadBoard(sys.argv[1])\n"
            "t=next(t for t in b.GetTracks() if t.GetClass()=='PCB_TRACK')\n"
            "print('@@'+repr((t.GetStart().x,t.GetEnd().x)))\n")
    got = must_pass(run([KPY, "-c", code, board]),
                    "inspect half-micron seed endpoint")
    eq(eval(got.out.split("@@", 1)[1].strip()), (15000500, 17000500),
       "seed_stubs quantized an authored native-grid endpoint")


@test("seed_stubs emits a native RF arc and reruns idempotently")
def t_seed_stubs_native_arc():
    d, p, board = seed_scratch(
        [{"net": "PWR", "pin": "U1.1",
          "arcs": [{"layer": "F.Cu", "width": 0.25,
                    "start": [15, 10], "mid": [16.414214, 10.585786],
                    "end": [17, 12]}], "vias": [[17, 12]]}],
        passes=("seed_stubs", "seed_stubs", "fill", "gate"))
    r = must_pass(stitch(p), "native-arc seed stub")
    contains(r.out, "2 idempotent-skip", "arc and via idempotency")
    arcs = must_pass(run([KPY, "-c",
                          "import pcbnew,sys; b=pcbnew.LoadBoard(sys.argv[1]); print(sum(t.GetClass()=='PCB_ARC' for t in b.GetTracks()))",
                          board]), "count seed arcs")
    contains(arcs.out, "1", "one native seed arc")


@test("seed_stubs REFUSES a stub segment that would collide foreign copper "
      "and the gate escalates", kind="known_bad")
def t_kb_seed_stubs_collide():
    """Safety (b)/(d). A stub whose segment crosses a foreign SIG track must
    be REFUSED WHOLE (the add_seed_stubs discipline: refuse, never shave a
    clearance), recorded as a gate failure so the run escalates rather than
    shipping a stub grazing another net. RED-VERIFIED 2026-07-21 by making
    the collision probe always-clear (`tk.collides(...) is not None` -> the
    branch skipped): the broken pass placed the grazing segment, DRC found a
    clearance violation, and stitch exited 0 — this test then failed on the
    missing refusal."""
    d, p, board = seed_scratch(
        [{"net": "PWR", "pin": "U1.1",
          "segments": [{"layer": "F.Cu", "width": 0.25,
                        "pts": [[15, 10], [22, 10]]}], "vias": [[22, 10]]}],
        blocker=True)
    r = must_fail(stitch(p), "seed_stub crossing a foreign track",
                  "REFUSED")
    contains(r.out, "FAILURES", "the refusal must reach the gate")


@test("seed_stubs REFUSES a pin on the wrong net — a stub must never bridge "
      "nets", kind="known_bad")
def t_kb_seed_stubs_net_guard():
    """Safety (d). A `pin` whose pad is on a DIFFERENT net than the stub is a
    config error that would otherwise emit a short; the pass dies naming the
    mismatch. (U1.1 is PWR; the stub claims net SIG.)"""
    d, p, board = seed_scratch([{"net": "SIG", "pin": "U1.1",
                                 "vias": [[15, 10]]}])
    must_fail(stitch(p), "seed_stub pin on the wrong net", "NEVER bridge nets")


@test("seed_stubs REFUSES to run after fill", kind="known_bad")
def t_kb_seed_stubs_after_fill():
    """A stub laid after fill is not flowed around by the pour, so the pin it
    serves stays open — the pass must run BEFORE fill or refuse."""
    d, p, board = seed_scratch(
        [{"net": "PWR", "pin": "U1.1", "vias": [[15, 10]]}],
        passes=("fill", "seed_stubs", "gate"))
    must_fail(stitch(p), "seed_stubs after fill", "BEFORE `fill`")


# --------- REACHABILITY: the pass must survive the trip through `import` ----
# The five fixtures above all hand `stitch` a HAND-BUILT board. That is where
# the pass was reachable and NOWHERE ELSE: `import_krt.py` has carried
# `--no-fill` since it was written, `cmd_import` never passed it, so every
# board arriving at stitch through prep -> route -> import arrived with its
# pours FILLED — and `p_seed_stubs` HARD-DIES on a filled zone. The backend's
# only EXPLICIT-GEOMETRY surface was therefore unreachable through the
# pipeline: this whole schema, those five fixtures and its contract row could
# only ever be exercised off-pipeline. pluto-cal-switch (0 tracks; its
# published artifact IS a phase delta, so its two RF arms are owed as
# deterministic copper) could reach the pass only by HAND-UNFILLING between
# import and stitch — a recipe not expressible in `route.yaml`, which is a
# canon-M3 violation wearing a green gate, and its agent rightly refused to
# promote the chain.
#
# So asserting that `--no-fill` reaches argv would NOT be enough: a flag that
# arrives while the pass still dies is not a fix. These two tests drive the
# REAL `import` command on a real chain file and then the REAL `stitch`, and
# own both halves of `_import_may_fill` — the plan that must not fill, and
# every other board, which must fill exactly as it did before.
_SEED_CHAIN = ('(kicad_pcb\n  (net 0 "")\n  (net 1 "SIG")\n'
               '  (segment (start 25.0 17.0) (end 27.0 17.0) (width 0.25) '
               '(layer "F.Cu") (net "SIG"))\n)\n')


def seed_pipeline(stubs):
    """seed_scratch's board wired for the IMPORT leg: a promoted KRT chain
    file plus `route.final` pointing at it, so `import` runs the same
    cmd_import every board goes through. Also returns the PRISTINE pre-import
    copy of the base — the reference for the byte comparison."""
    import yaml
    d = tmpdir("t2_seedpipe_")
    for sub in ("03_src", "04_kicad", "06_build"):
        (d / sub).mkdir()
    board = d / "04_kicad" / "seed.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_SEED, board, json.dumps({"blocker": False})]),
              "build seed board")
    pristine = d / "base_pristine.kicad_pcb"
    shutil.copy(board, pristine)
    chain = d / "03_src" / "chain.kicad_pcb"
    chain.write_text(_SEED_CHAIN)
    cfg = {"project": {"name": "seed", "board": "04_kicad/seed.kicad_pcb",
                       "build_dir": "06_build"},
           "route": {"final": "03_src/chain.kicad_pcb"},
           "stitch": {"clearance": 0.15,
                      "via": {"size": 0.6, "drill": 0.3, "spacing": 0.62},
                      "keepin": {"inset": 0.8},
                      "passes": ["seed_stubs", "fill", "gate"],
                      "seed_stubs": {"clearance": 0.13,
                                     "via": {"size": 0.6, "drill": 0.3},
                                     "stubs": stubs}}}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board, chain, pristine


def zone_fill(board):
    """[[netname, is_filled, filled-area-nm2], ...] per copper zone, read back
    with pcbnew from the SAVED file — a different method than the driver's own
    bookkeeping (canon M1)."""
    code = ("import pcbnew,sys,json\nb=pcbnew.LoadBoard(sys.argv[1]); o=[]\n"
            "for z in b.Zones():\n"
            "  if z.GetIsRuleArea(): continue\n"
            "  o.append([z.GetNetname(), bool(z.IsFilled()),\n"
            "            int(z.GetFilledArea())])\n"
            "print('@@'+json.dumps(o))\n")
    r = must_pass(run([KPY, "-c", code, str(board)]), "zone_fill")
    return json.loads(r.out.split("@@", 1)[1].strip())


@test("import --route-source promoted ignores a leftover build FINAL and "
      "records the selected lineage")
def t_import_source_is_explicit():
    d, p, _board, promoted, _pristine = seed_pipeline([])
    stale = d / "03_src" / "stale_build_chain.kicad_pcb"
    stale.write_text('(kicad_pcb\n  (net 0 "")\n)\n')
    marker = d / "06_build" / "FINAL"
    marker.write_text(str(stale) + "\n")
    must_pass(run([KPY, RS, "import", p, "--route-source", "promoted"]),
              "explicit promoted import")
    receipt = json.loads((d / "06_build" / "import_provenance.json").read_text())
    eq(receipt["selected_source"], "promoted", "selected route lineage")
    eq(receipt["chain_sha256"], __import__("hashlib").sha256(
        promoted.read_bytes()).hexdigest(), "receipt chain hash")


@test("route import retains declared fabrication authority instead of stale Board Setup defaults")
def t_import_fabrication_authority():
    """RED against pre-fix import: successful import leaves .45/.13 defaults.
    Native copper import plus a hermetic capability adapter exercises the public
    command; saved named classes and severities must remain unchanged.
    """
    import yaml
    d, p, board, _chain, _pristine = seed_pipeline([])
    krt = d / "krt"
    krt.mkdir()
    (krt / "fix_kicad_drc_settings.py").write_text(
        "import json,sys,pathlib\n"
        "assert all(v in sys.argv for v in ('--no-clamp-netclasses','--keep-courtyards','--keep-mask','--keep-footprint','--keep-thermal'))\n"
        "p=pathlib.Path(sys.argv[1]).with_suffix('.kicad_pro')\n"
        "d=json.loads(p.read_text())\n"
        "d['board']['design_settings']['rules'].update(min_via_diameter=.3,min_via_annular_width=.05)\n"
        "p.write_text(json.dumps(d))\n")
    overrides = d / "fab.txt"
    overrides.write_text("via_diameter=.3\nvia_drill=.2\n")
    cfg = yaml.safe_load(p.read_text())
    cfg['route'].update(krt=str(krt), python=str(KPY),
                        common={'fab_tier': 'advanced', 'fab_overrides': str(overrides)})
    p.write_text(yaml.safe_dump(cfg))
    pro = board.with_suffix('.kicad_pro')
    before = {'board': {'design_settings': {'rules': {
        'min_via_diameter': .45, 'min_via_annular_width': .13}},
        'drc_severities': {'clearance': 'error', 'starved_thermal': 'error'}},
        'net_settings': {'classes': [{'name': 'POWER', 'track_width': 1.2}],
                         'netclass_patterns': [{'pattern': '5V', 'netclass': 'POWER'}]}}
    pro.write_text(json.dumps(before))
    must_pass(run([KPY, RS, "import", p, "--route-source", "promoted"]),
              "native import with declared capability settings")
    after = json.loads(pro.read_text())
    eq(after['board']['design_settings']['rules']['min_via_diameter'], .3,
       "imported board carries declared via diameter, not stale default")
    eq(after['board']['design_settings']['rules']['min_via_annular_width'], .05,
       "imported board carries declared annular floor")
    power = next(c for c in after['net_settings']['classes'] if c['name'] == 'POWER')
    eq(power['track_width'], 1.2, "named power width retained through native serialization")
    eq(after['net_settings']['netclass_patterns'], before['net_settings']['netclass_patterns'],
       "named copper assignments retained")
    for rule, severity in before['board']['drc_severities'].items():
        eq(after['board']['drc_severities'][rule], severity, "error severity retained")


def _uuid_blind(b):
    """pcbnew mints a fresh uuid for every object it creates, so two imports
    of the same chain into the same base differ by exactly those uuids and
    nothing else. Blind them and the rest must match byte for byte."""
    return re.sub(rb'\(uuid "[0-9a-fA-F-]+"\)', b'(uuid)', b)


@test("a seed_stubs plan REACHES its pass through `import`: the pours come "
      "out UNFILLED, the pass runs, and the stub copper LANDS")
def t_seed_stubs_reachable_through_import():
    """THE BLOCKER, END TO END. Not 'the flag reached argv' — a flag that
    arrives while the pass still dies is not a fix — but: real `import` on a
    real chain file, then real `stitch`, and the stub must be ON THE BOARD.
    Four independent readings, none of them the driver's own stdout claim:
    the saved file's zone is unfilled after import, the pass reports the pin
    served, a PWR via exists in the saved copper, and kicad-cli DRC (a
    different method) sees the pour-fed pin closed.

    RED-VERIFIED 2026-07-30 against `git show HEAD:.../route_and_stitch_generic.py`
    — run from a symlink farm of SCRIPTS with only that one module replaced,
    so the working tree was never swapped out from under a concurrent routing
    run. This test failed there on the zone read-back:

        Failed: the pour must arrive at stitch UNFILLED or seed_stubs cannot
        run (net, IsFilled, filled area nm^2): got [['PWR', True,
        550936523120362]], want [['PWR', False, 0]]

    Driving the same fixture past that point on the pre-fix module measured
    the consequence: `import` exited 0 announcing no --no-fill, and `stitch`
    exited 1 on

        ERROR: seed_stubs must run BEFORE `fill` — a stub laid after fill is
        not flowed around by the pour, so the pin it serves stays open

    with 0 vias on the board and DRC unconnected=1. The pass could not run AT
    ALL. Post-fix the same fixture measures [['PWR', False, 0]] out of import,
    "1 bank(s) served", {'PWR': 1} vias, and unconnected=0.
    """
    d, p, board, chain, pristine = seed_pipeline(
        [{"net": "PWR", "pin": "U1.1", "vias": [[15, 10]]}])
    r = must_pass(run([KPY, RS, "import", p]), "import with a seed_stubs plan")
    # STRUCTURE FIRST, stdout last: the defect is the board state, not a
    # missing print, so that is what a regression must trip over.
    z = zone_fill(board)
    eq([[n, f, a] for n, f, a in z], [["PWR", False, 0]],
       "the pour must arrive at stitch UNFILLED or seed_stubs cannot run "
       "(net, IsFilled, filled area nm^2)")
    rs = must_pass(run([KPY, RS, "stitch", p]), "stitch after a piped import")
    contains(rs.out, "seed_stubs: 1 bank(s) served", "the pass must RUN")
    eq(via_nets(board).get("PWR", 0), 1,
       "the stub via did not LAND in the saved copper")
    eq(drc_counts(board)["unconnected"], 0,
       "the piped seed stub did not bond the pour-fed pin")
    contains(r.out, "--no-fill", "import must announce why it did not fill")


@test("a named taps plan keeps pours unfilled until stitch owns the fill")
def t_taps_reachable_through_import():
    """Taps run after import and add collision-checked segments/vias. If
    import fills first, that copper lands in stale zone geometry and quick
    reports zero-clearance/zero-hole-clearance artifacts. The plan itself is
    sufficient to derive --no-fill; no second opt-in key may be required."""
    import yaml
    d, p, board, _chain, _pristine = seed_pipeline([])
    cfg = yaml.safe_load(p.read_text())
    cfg["taps"] = {
        "clearance": 0.15,
        "via": {"size": 0.6, "drill": 0.3},
        "connections": [{"net": "PWR", "from": "U1.1",
                         "to": [15.0, 10.0], "width": 0.3,
                         "layer": "F.Cu", "hop_layer": "B.Cu",
                         "plane": True}],
    }
    p.write_text(yaml.safe_dump(cfg))
    r = must_pass(run([KPY, RS, "import", p]), "import with a taps plan")
    z = zone_fill(board)
    eq([[n, f, a] for n, f, a in z], [["PWR", False, 0]],
       "a taps plan must arrive at its pass with unfilled pours")
    contains(r.out, "--no-fill", "import must announce the taps-derived state")


@test("a route.yaml with NO seed_stubs still fills at `import` — byte-for-byte "
      "what the pre-fix command line produced")
def t_import_still_fills_without_seed_stubs():
    """The other half, and the one that protects every board that is not
    cal-switch: the pre-`fill` stitch passes were all debugged against a
    FILLED post-import board, so `--no-fill` must be NARROW. The reference is
    the pre-fix command line itself — `import_krt.py CHAIN BASE OUT`, no flags
    — run against the SAME pristine base, and the two files must agree byte
    for byte once the uuids pcbnew mints fresh on every import are blinded.
    (Measured: the raw diff is exactly one uuid line, the imported segment's.)
    The DRC tail is the pairing with the test above: without a stub the
    pour-fed pin stays open at 1 unconnected, so that test's 0 came from the
    stub and not from the fixture.

    RED-VERIFIED 2026-07-30 against the NAIVE fix this narrowness rules out —
    `_import_may_fill` returning False unconditionally (always --no-fill),
    run from the same symlink farm. This test failed there on:

        Failed: a board with no seed_stubs must still arrive at stitch FILLED
        (net, IsFilled): got [['PWR', False]], want [['PWR', True]]

    and driving that variant past the point measured the byte comparison
    going with it: uuid-blind equality False, 36 diff hunk lines against the
    green run's 11 (of which 2 are the one uuid pair). It passes unmodified
    against HEAD, which is the point — this half must not move."""
    d, p, board, chain, pristine = seed_pipeline([])
    r = must_pass(run([KPY, RS, "import", p]), "import with no seed_stubs")
    z = zone_fill(board)                       # structure first, stdout last
    eq([[n, f] for n, f, _a in z], [["PWR", True]],
       "a board with no seed_stubs must still arrive at stitch FILLED "
       "(net, IsFilled)")
    check(z[0][2] > 0, f"the pour reports filled but has no area: {z}")
    ref = d / "ref.kicad_pcb"
    must_pass(run([KPY, SCRIPTS / "import_krt.py", chain, pristine, ref]),
              "the pre-fix import_krt command line")
    got, want = _uuid_blind(board.read_bytes()), _uuid_blind(ref.read_bytes())
    if got != want:
        import difflib
        d40 = list(difflib.unified_diff(want.decode().splitlines(),
                                        got.decode().splitlines(),
                                        "pre-fix", "piped", lineterm=""))[:40]
        check(False, "post-import state DRIFTED from the pre-fix command "
                     "line:\n" + "\n".join(d40))
    eq(drc_counts(board)["unconnected"], 1,
       "fixture drift: without a stub the pour-fed pin must stay OPEN")
    not_contains(r.out, "--no-fill", "import stdout")


# ============================= BOUNDED TAP REATTEMPT (item 3, canon M8) ======
# The v1.1 U1 pour-pin tap failures recurred: threading a long pour-net pin
# tap is ORDER-fragile. cmd_taps now re-routes the whole set longest-first on
# a failure, BOUNDED by max_retries and progress-gated. Fixture: a long tap A
# that can ONLY route direct on F.Cu (foreign B.Cu patches kill its via-hop),
# and a short tap B that CAN via-hop; they cross. In config order [short,
# long] the short's direct copper boxes the long out; longest-first re-routes
# the long first and the short adapts.
_MK_TAP2 = r'''
import pcbnew, sys, json
out = sys.argv[1]; cfg = json.loads(sys.argv[2])
BX, BY = 40.0, 24.0
b = pcbnew.BOARD(); b.SetCopperLayerCount(2)
for (x1,y1),(x2,y2) in [((0,0),(BX,0)),((BX,0),(BX,BY)),((BX,BY),(0,BY)),((0,BY),(0,0))]:
    s=pcbnew.PCB_SHAPE(b); s.SetShape(pcbnew.SHAPE_T_SEGMENT)
    s.SetStart(pcbnew.VECTOR2I_MM(x1,y1)); s.SetEnd(pcbnew.VECTOR2I_MM(x2,y2))
    s.SetLayer(pcbnew.Edge_Cuts); s.SetWidth(pcbnew.FromMM(0.1)); b.Add(s)
def mknet(n): x=pcbnew.NETINFO_ITEM(b,n); b.Add(x); return x
nets={"A":mknet("A"), "B":mknet("B"), "C":mknet("C")}
def pad(ref, net, x, y):
    fp=pcbnew.FOOTPRINT(b); fp.SetReference(ref); fp.SetPosition(pcbnew.VECTOR2I_MM(x,y))
    p=pcbnew.PAD(fp); p.SetShape(pcbnew.PAD_SHAPE_RECT); p.SetAttribute(pcbnew.PAD_ATTRIB_SMD)
    p.SetSize(pcbnew.VECTOR2I_MM(1.0,1.0)); p.SetLayerSet(pcbnew.PAD.SMDMask())
    p.SetPosition(pcbnew.VECTOR2I_MM(x,y)); p.SetNumber("1"); p.SetNet(nets[net])
    fp.Add(p); b.Add(fp)
pad("U1","A",5,12); pad("U2","A",35,12)      # long tap A, horizontal
pad("U3","B",20,4); pad("U4","B",20,20)      # short tap B, vertical, crosses A
# foreign net-C B.Cu patches over A's pad neighbourhoods -> A cannot via-hop,
# it must route direct on F.Cu (so it is the most-constrained: longest-first)
for cx in (5.0, 35.0):
    t=pcbnew.PCB_TRACK(b); t.SetStart(pcbnew.VECTOR2I_MM(cx,7.0)); t.SetEnd(pcbnew.VECTOR2I_MM(cx,17.0))
    t.SetWidth(pcbnew.FromMM(4.0)); t.SetLayer(pcbnew.B_Cu)
    t.SetNetCode(nets["C"].GetNetCode()); b.Add(t)
b.Save(out)
'''


def reattempt_scratch(connections, max_retries=2):
    import yaml
    d = tmpdir("t2_reatt_")
    (d / "03_src").mkdir(); (d / "04_kicad").mkdir(); (d / "06_build").mkdir()
    board = d / "04_kicad" / "reatt.kicad_pcb"
    must_pass(run([KPY, "-c", _MK_TAP2, board, json.dumps({})]),
              "build reattempt board")
    cfg = {"project": {"name": "reatt", "board": "04_kicad/reatt.kicad_pcb",
                       "build_dir": "06_build"},
           "taps": {"clearance": 0.15, "via": {"size": 0.6, "drill": 0.3},
                    "reattempt": {"max_retries": max_retries},
                    "connections": connections}}
    p = d / "03_src" / "route.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p, board


# config order short-first: single-pass FAILS, longest-first reattempt resolves
_REATT_ORDER = [{"net": "B", "from": "U3.1", "to": "U4.1", "width": 0.3},
                {"net": "A", "from": "U1.1", "to": "U2.1", "width": 0.3}]


@test("tap reattempt re-routes longest-first and RESOLVES an order-fragile "
      "tap set that a single pass leaves open")
def t_tap_reattempt_resolves():
    """The v1.1 recurring failure made mechanical. In config order the short
    tap routes its direct copper first and boxes the long tap out (long A
    cannot via-hop — foreign B.Cu walls its pads). The bounded reattempt
    re-routes the WHOLE set longest-first on a fresh board: A claims its
    corridor, B adapts to a via-hop. Proven both ways: max_retries=0 FAILS,
    max_retries>=1 succeeds within the bound."""
    d0, p0, b0 = reattempt_scratch(_REATT_ORDER, max_retries=0)
    must_fail(taps_cmd(p0), "single-pass on the order-fragile set", "unrouted")
    d, p, board = reattempt_scratch(_REATT_ORDER, max_retries=2)
    r = must_pass(taps_cmd(p), "bounded reattempt on the order-fragile set")
    contains(r.out, "longest-first", "the reattempt re-orders the set")
    contains(r.out, "1 reattempt(s)", "it resolved within one retry")
    eq(via_nets(board).get("A", 0), 0, "long A must route direct (no vias)")
    check(via_nets(board).get("B", 0) >= 2, "short B must adapt to a via-hop")


@test("tap reattempt is BOUNDED: an unroutable tap terminates and escalates "
      "rather than looping", kind="known_bad")
def t_kb_tap_reattempt_bounded():
    """THE critical property (the D-BACK discipline for taps): a tap walled on
    BOTH layers can never route, so no ordering helps. The step must stop —
    progress-gated (a retry that does not beat the best failure count breaks
    immediately) AND capped at max_retries — and DIE naming the stuck tap,
    never spin. RED-VERIFIED 2026-07-21 by removing the progress-gate and the
    retry cap (`while best_fail:`): the loop re-routed the same unroutable set
    forever and the test hung — restored, it escalates after one retry."""
    d, p, board = reattempt_scratch(
        [{"net": "A", "from": [3.0, 3.0], "to": [37.0, 21.0], "width": 0.3}],
        max_retries=2)
    # a bare-point tap with no clear path across the foreign patches: walled
    edit_board(board,
               "n=b.FindNet('C')\n"
               "for lay in (pcbnew.F_Cu, pcbnew.B_Cu):\n"
               "  t=pcbnew.PCB_TRACK(b)\n"
               "  t.SetStart(pcbnew.VECTOR2I_MM(20.0,-1.0))\n"
               "  t.SetEnd(pcbnew.VECTOR2I_MM(20.0,25.0))\n"
               "  t.SetWidth(pcbnew.FromMM(2.0)); t.SetLayer(lay)\n"
               "  t.SetNetCode(n.GetNetCode()); b.Add(t)\n")
    r = must_fail(taps_cmd(p), "reattempt on an unroutable tap",
                  "bounded reattempt")
    contains(r.out, "no progress", "the progress-gate must fire, not spin")


def _fp_lib_scratch():
    """A scratch cook-loadcell whose netlist puts ONE part on a project-local
    footprint lib (03_src/lib/local.pretty), with project.fp_lib_table set."""
    import yaml
    d = tmpdir("t2_fplib_")
    for sd in ("03_src", "02_parts"):
        if (LC / sd).is_dir():
            shutil.copytree(LC / sd, d / sd)
    (d / "04_kicad").mkdir()
    (d / "06_build" / "netlists").mkdir(parents=True)
    net = (LC / "06_build" / "netlists" / f"{STEM}.net").read_text()
    net = net.replace('(footprint "Capacitor_SMD:C_0805_2012Metric")',
                      '(footprint "local:C_0805_2012Metric")', 1)
    (d / "06_build" / "netlists" / f"{STEM}.net").write_text(net)
    pretty = d / "03_src" / "lib" / "local.pretty"
    pretty.mkdir(parents=True, exist_ok=True)
    shutil.copy("/usr/share/kicad/footprints/Capacitor_SMD.pretty/"
                "C_0805_2012Metric.kicad_mod",
                pretty / "C_0805_2012Metric.kicad_mod")
    cfg = yaml.safe_load((LC / "03_src" / "floorplan.yaml").read_text())
    libs = cfg.get("libraries") or ["/usr/share/kicad/footprints"]
    cfg["libraries"] = [{"lib": "local", "path": "03_src/lib/local.pretty"}] + list(libs)
    cfg["project"]["fp_lib_table"] = "04_kicad/fp-lib-table"
    cfg["project"]["netlist"] = f"06_build/netlists/{STEM}.net"
    p = d / "03_src" / "floorplan.yaml"
    p.write_text(yaml.safe_dump(cfg))
    return d, p


@test("fp-lib-table uses ${KIPRJMOD} for a project-local lib, never an absolute path",
      kind="known_bad")
def t_kb_fp_lib_kiprjmod():
    """A project-local 03_src/lib footprint lib must be ${KIPRJMOD}-relative
    (contract 04_kicad 'fp-lib-table has no absolute paths'; project-structure
    'use ${KIPRJMOD} for local libs'). generate_board_generic emitted the
    RESOLVED absolute path, which breaks the instant the repo is cloned or the
    board moves. (RED against pre-fix: the local row is an absolute path.)"""
    d, p = _fp_lib_scratch()
    must_pass(run([KPY, GEN, p, "-o", d / "04_kicad" / "b.kicad_pcb"], cwd=d),
              "generate with a project-local lib")
    table = (d / "04_kicad" / "fp-lib-table").read_text()
    rows = [l for l in table.splitlines() if '(name "local")' in l]
    check(rows, f"project-local lib row missing from fp-lib-table:\n{table}")
    line = rows[0]
    check("${KIPRJMOD}" in line,
          f"project-local lib is NOT ${{KIPRJMOD}}-relative: {line}")
    check('(uri "/' not in line,
          f"fp-lib-table carries an absolute path for a project-local lib: {line}")


# =================================== HOLE-TO-HOLE AT THE VIA SITE ==========
# usb-hub-3s-v3 v1.5 stopped reproducing from its own rebuild_fast.sh on
# 2026-07-25: DETERMINISTIC DRC 1 violation / 0 unconnected / 0 parity —
# hole_to_hole, two 5VA vias 0.259mm apart against a 0.4995mm floor, at
# (52.175,44.0) and (52.675,44.25). Bisected to 8667452's pinned_midtrack
# guard, but the guard only UNMASKED the hole: nothing ever refused the site.
#
#   * `collides()` exempts SAME-NET items (correct: same-net copper may
#     touch), and `via_site_ok` was built entirely out of collides() — so it
#     had NO hole-to-hole term at all. A drill floor is MECHANICAL and applies
#     across nets AND within one net; exempting same-net holes made the two
#     5VA tap vias invisible to the only check that ran before they were
#     placed. Even ACROSS nets it under-checked: at standard tier, copper
#     clearance is satisfied at 0.60mm centre-to-centre (hole gap 0.30) while
#     the hole-to-hole floor needs 0.80mm.
#   * The stitch's `hole_to_hole` REPAIR pass was the only thing covering it,
#     and it could give up silently (both vias undraggable, or no legal nudge
#     site) — a shipped violation with a "gate: clean" log line.
#
# MEASURED AFTER THE FIX (full rebuild_fast.sh replay in a scratch tree,
# 2026-07-25): DRC 0/0/0, 893 tracks / 273 vias, 314 drilled holes, and the
# board's TIGHTEST hole pair is now 0.5247mm (SW_C vs HO_C) against the
# 0.4995mm floor. The 5VA escape via that used to land at (52.675,44.25)
# now takes (52.925,43.5) — 0.601mm from its pad via instead of 0.259mm.
# The site check refused the old site; it did not need the repair pass.
_PROBE_H2H = r'''
import sys, math
sys.path.insert(0, "__SCRIPTS__")
import pcbnew
from pcb_toolkit import Toolkit
MM = pcbnew.FromMM

b = pcbnew.BOARD(); b.SetCopperLayerCount(2)
b.GetDesignSettings().m_HoleToHoleMin = MM(0.5)   # the STANDARD-tier floor
net = pcbnew.NETINFO_ITEM(b, "5VA"); b.Add(net)
gnd = pcbnew.NETINFO_ITEM(b, "GND"); b.Add(gnd)

def via(x, y, size=0.45, drill=0.3):
    v = pcbnew.PCB_VIA(b); v.SetViaType(pcbnew.VIATYPE_THROUGH)
    v.SetPosition(pcbnew.VECTOR2I(MM(x), MM(y)))
    v.SetWidth(MM(size)); v.SetDrill(MM(drill)); v.SetNet(net); b.Add(v)
    return v

# THE INCIDENT GEOMETRY, exactly: the 5VA tap via-in-pad at R3.1 and the
# escape A*'s first layer change, 0.559mm apart -> 0.259mm hole gap.
via(52.175, 44.0)
tk = Toolkit(b, 0.15)
print("FLOOR_MM %.4f" % tk.h2h)
nc, oc = net.GetNetCode(), gnd.GetNetCode()

# The PRE-FIX predicate, reproduced inline: barrel clearance + hole-to-copper
# on every layer and nothing else. collides() skips same-net items, so the
# same-net probe is vacuously clear; the cross-net probe is clear on copper.
def old_site_ok(x, y, code, size, drill):
    for lay in tuple(b.GetEnabledLayers().CuStack()):
        if tk.collides(x, y, x, y, size, code, lay):
            return False
        if tk.collides(x, y, x, y, drill, code, lay, clr=0.205):
            return False
    return True

print("OLD_SAMENET_OK", old_site_ok(52.675, 44.25, nc, 0.45, 0.3))
print("NEW_SAMENET_OK", tk.via_site_ok(52.675, 44.25, nc, size=0.45, drill=0.3))
print("SAMENET_GAP_MM %.4f" % (math.hypot(0.5, 0.25) - 0.3))
print("OLD_XNET_OK", old_site_ok(52.825, 44.0, oc, 0.45, 0.3))
print("NEW_XNET_OK", tk.via_site_ok(52.825, 44.0, oc, size=0.45, drill=0.3))
print("XNET_GAP_MM %.4f" % (0.65 - 0.3))
print("NEW_LEGAL_OK", tk.via_site_ok(52.175, 44.9, nc, size=0.45, drill=0.3))
print("NEW_COINCIDENT_OK", tk.via_site_ok(52.175, 44.0, nc, size=0.45, drill=0.3))
'''


@test("via_site_ok REFUSES a site inside the hole-to-hole floor — same net "
      "included — and reads the floor from the board's own design settings",
      kind="known_bad")
def t_kb_via_site_hole_to_hole():
    """The usb-hub-3s-v3 v1.5 rebuild regression, pinned at the predicate.

    RED-VERIFIED INLINE: `OLD_SAMENET_OK True` / `OLD_XNET_OK True` are the
    pre-fix verdicts of the exact code that shipped the violation — a
    via_site_ok built only from collides(), which exempts same-net items and
    checks copper clearance, not drill spacing. It approved a site 0.259mm
    from a same-net via and 0.350mm from a different-net one, both against a
    0.5mm floor. Also RED-VERIFIED against the real pre-fix file (2026-07-25,
    HEAD=de94df7): swap HEAD's pcb_toolkit.py back in and this test FAILS at
    the probe itself — the pre-fix Toolkit has no `h2h` at all, which is the
    defect stated as plainly as it can be. The `OLD_*` lines above are the
    same predicate reproduced INLINE so the RED baseline survives in the
    fixture after the pre-fix file is gone from HEAD.

    The fix must not be a blunt instrument, so three more properties are
    pinned: a site one floor away is still legal (NEW_LEGAL_OK True), the
    verdict does NOT depend on the net (NEW_XNET_OK False — hole-to-hole is
    mechanical), and re-checking a site a via already occupies still answers
    yes (NEW_COINCIDENT_OK True; stacked vias are dedupe_vias' business, and
    the tap ladder re-probes its own pad site)."""
    d = tmpdir("t2_h2h_")
    probe = d / "probe.py"
    probe.write_text(_PROBE_H2H.replace("__SCRIPTS__", str(SCRIPTS)))
    r = must_pass(run([KPY, probe]), "hole-to-hole site predicate probe")
    floor = float([l for l in r.out.splitlines()
                   if l.startswith("FLOOR_MM")][0].split()[1])
    eq(floor, 0.5, "the toolkit must take its hole-to-hole floor from the "
                   "BOARD's design settings (what kicad-cli DRC judges "
                   "against), not from a constant of its own")
    contains(r.out, "OLD_SAMENET_OK True",
             "the pre-fix copper-only predicate must APPROVE the incident "
             "site — that is this fixture's RED baseline")
    contains(r.out, "NEW_SAMENET_OK False",
             "a via 0.259mm from a SAME-NET via's drill is a hole_to_hole "
             "violation and the site must be refused")
    contains(r.out, "OLD_XNET_OK True",
             "the pre-fix predicate also approved a cross-net site 0.35mm "
             "away: copper clearance is not drill spacing")
    contains(r.out, "NEW_XNET_OK False",
             "the floor is MECHANICAL — the refusal must not depend on nets")
    contains(r.out, "NEW_LEGAL_OK True",
             "a site clear of the floor must still be accepted — the check "
             "must not degenerate into refusing everything")
    contains(r.out, "NEW_COINCIDENT_OK True",
             "re-probing the site a via already occupies must answer yes")


_PLANT_H2H = """
n = b.FindNet('GND')
def via(x, y):
    v = pcbnew.PCB_VIA(b)
    v.SetViaType(pcbnew.VIATYPE_THROUGH)
    v.SetPosition(pcbnew.VECTOR2I_MM(x, y))
    v.SetWidth(pcbnew.FromMM(0.45)); v.SetDrill(pcbnew.FromMM(0.3))
    v.SetNet(n); b.Add(v)
def cross(x, y):
    t = pcbnew.PCB_TRACK(b)
    t.SetStart(pcbnew.VECTOR2I_MM(x - 2.0, y))
    t.SetEnd(pcbnew.VECTOR2I_MM(x + 2.0, y))
    t.SetWidth(pcbnew.FromMM(0.25)); t.SetLayer(pcbnew.F_Cu)
    t.SetNet(n); b.Add(t)
# the incident pair: 0.559mm apart -> 0.259mm hole gap against a 0.5 floor,
# each via crossed MID-SEGMENT by its own same-net track so the nudge cannot
# drag either one without stranding the crossing segment.
via(30.0, 30.0);   cross(30.0, 30.0)
via(30.5, 30.25);  cross(30.5, 30.25)
"""


@test("an UNREPAIRABLE hole_to_hole pair fails the stitch gate instead of "
      "being silently left on the board", kind="known_bad")
def t_kb_h2h_unrepairable_fails():
    """usb-hub-3s-v3 v1.5, 2026-07-25. 8667452 taught p_hole_to_hole to leave
    a pair alone when BOTH vias are pinned mid-track — correct in itself
    (nudging either one strands the crossing segment and breaks the net), but
    it took the `continue` path in SILENCE. The stitch printed
    'hole-to-hole repair (nudge): 3 vias' and 'gate: clean', and the board
    shipped a 0.259mm hole gap that only the full kicad-cli DRC saw.

    RED-VERIFIED against the pre-fix pass: restore the bare
    `if pinned_midtrack(other): continue` (no give_up call, no ctx.failures
    write) and this test fails — the stitch exits 0 with 'gate: clean'.

    The pair here is deliberately UNFIXABLE: two same-net vias 0.559mm apart,
    each crossed mid-segment by its own track. The pass must report it, not
    repair it — an unrepairable drill conflict is an upstream placement fact
    the gate has to surface."""
    def mutate(cfg, d):
        cfg["stitch"]["passes"] = ["hole_to_hole", "fill", "gate"]
        cfg["stitch"]["hole_to_hole"] = {"min_gap": 0.5, "mode": "nudge",
                                         "prefer_keep": ["GND"]}
    d, p = scratch(mutate)
    edit_board(d / "04_kicad" / f"{STEM}.kicad_pcb", _PLANT_H2H)
    r = must_fail(stitch(p), "stitch with an unrepairable hole_to_hole pair",
                  "hole_to_hole:")
    contains(r.out, "pinned mid-track",
             "the failure must name WHY the pair could not be repaired")
    contains(r.out, "UNREPAIRABLE",
             "the pass's own summary line must say it gave up, not just the "
             "gate — a clean-looking pass log is how this shipped")


@test("a hole_to_hole pair the pass CAN repair leaves no failure behind")
def t_h2h_repairable_is_clean():
    """The companion clean case: the same too-close pair, but with nothing
    pinning either via, must be nudged apart and reach a clean gate. Without
    this, 'report what you cannot fix' could rot into 'report everything'."""
    def mutate(cfg, d):
        cfg["stitch"]["passes"] = ["hole_to_hole", "fill", "gate"]
        cfg["stitch"]["hole_to_hole"] = {"min_gap": 0.5, "mode": "nudge",
                                         "prefer_keep": ["GND"]}
    d, p = scratch(mutate)
    edit_board(d / "04_kicad" / f"{STEM}.kicad_pcb", """
n = b.FindNet('GND')
for x, y in ((30.0, 30.0), (30.5, 30.25)):
    v = pcbnew.PCB_VIA(b)
    v.SetViaType(pcbnew.VIATYPE_THROUGH)
    v.SetPosition(pcbnew.VECTOR2I_MM(x, y))
    v.SetWidth(pcbnew.FromMM(0.45)); v.SetDrill(pcbnew.FromMM(0.3))
    v.SetNet(n); b.Add(v)
""")
    r = must_pass(stitch(p), "stitch with a repairable hole_to_hole pair")
    contains(r.out, "gate: clean", "a repairable pair must not fail the gate")
    check("UNREPAIRABLE" not in r.out,
          f"a repairable pair must not be reported as unrepairable:\n{r.out}")


# ============================================================== E2E =====
def _e2e(project, stem, waves, skip_preflight=False):
    """The real validation gate: generate -> rules -> prep -> REAL KRT ->
    import -> stitch -> rules LAST -> DRC. Sealed 04_kicad is read only;
    everything is built in a scratch tree.

    `skip_preflight`: archived boards are FROZEN pre-gate fixtures
    (archived_projects contracts.md: read-only). crow-array-pod carries a
    genuine latent tier mismatch the new tier_preflight gate correctly
    flags (route clearance 0.15 vs the hardcoded-0.2 netclass DRC default,
    PF-RULES-CLR — it never bit only because the sparse 2-layer route never
    packed to 0.2). The fixture cannot be edited, so its e2e run uses the
    gate's own documented escape hatch; the standalone flag is pinned by
    t2_tier_preflight.t_flags_archived_pod so the finding stays visible."""
    proj = ROOT / "projects" / project
    if not proj.is_dir():
        proj = ROOT / "archived_projects" / project
    d = tmpdir(f"e2e_rs_{stem}_")
    (d / "04_kicad").mkdir()
    (d / "06_build" / "netlists").mkdir(parents=True)
    for sd in ("03_src", "02_parts"):
        if (proj / sd).is_dir():
            shutil.copytree(proj / sd, d / sd)
    for f in (proj / "06_build" / "netlists").glob("*.net"):
        shutil.copy(f, d / "06_build" / "netlists")
    for name in (f"{stem}.kicad_sch", f"{stem}.kicad_pro", f"{stem}.kicad_dru",
                 "fp-lib-table", "sym-lib-table"):
        src = proj / "04_kicad" / name
        if src.is_file():
            shutil.copy(src, d / "04_kicad")
    board = d / "04_kicad" / f"{stem}.kicad_pcb"
    cfg = d / "03_src" / "route.yaml"

    must_pass(run([KPY, GEN, d / "03_src" / "floorplan.yaml", "-o", board],
                  cwd=d), f"{project}: generate")
    must_pass(run(["python3", "03_src/generate_rules.py"], cwd=d),
              f"{project}: rules BEFORE routing (canon R1)")
    must_pass(prep(cfg), f"{project}: prep")
    route_cmd = ["python3", RS, "route", cfg] \
        + (["--skip-preflight"] if skip_preflight else [])
    rr = must_pass(run(route_cmd, cwd=d, timeout=1800),
                   f"{project}: KRT waves")
    check(rr.out.count("Single-ended:") == waves,
          f"{project}: expected {waves} waves, got "
          f"{rr.out.count('Single-ended:')}")
    must_pass(run([KPY, RS, "import", cfg]), f"{project}: import")
    rs = must_pass(stitch(cfg), f"{project}: stitch")
    contains(rs.out, "gate: clean", f"{project}: stitch gate")
    # generate_rules LAST — pcbnew saves clobber .kicad_pro netclasses
    must_pass(run(["python3", "03_src/generate_rules.py"], cwd=d),
              f"{project}: rules LAST")

    (d / "06_build" / "drc").mkdir(exist_ok=True)
    run(["kicad-cli", "pcb", "drc", "--severity-all", "--refill-zones",
         "--schematic-parity", "--format", "json",
         "-o", "06_build/drc/gate.json", f"04_kicad/{stem}.kicad_pcb"], cwd=d)
    g = json.loads((d / "06_build" / "drc" / "gate.json").read_text())
    v, u, s = (len(g["violations"]), len(g["unconnected_items"]),
               len(g.get("schematic_parity", [])))
    check((v, u, s) == (0, 0, 0),
          f"{project}: DRC gate is {v} violations / {u} unconnected / "
          f"{s} parity, want 0/0/0\n"
          + "\n".join(f"  {x['type']}: {x.get('description','')[:100]}"
                      for x in g["violations"][:10])
          + "\n" + "\n".join(f"  UNCONN: {x.get('description','')[:100]}"
                             for x in g["unconnected_items"][:10]))
    return d, board


@test("E2E cook-loadcell: generic route+stitch from scratch -> DRC 0/0/0",
      slow=True)
def t_e2e_cook_loadcell():
    d, board = _e2e("cook-loadcell", "cook_loadcell", 3)
    r = must_pass(run([KPY, SCRIPTS / "board_netlist_parity.py", board,
                       LC / "04_kicad" / "cook_loadcell.kicad_pcb"]),
                  "netlist parity vs the sealed board")
    contains(r.out, "BOARD PARITY 0 -> PASS", "parity verdict")


@test("E2E crow-array-pod: generic route+stitch from scratch -> DRC 0/0/0",
      slow=True)
def t_e2e_crow_array_pod():
    _e2e("crow-array-pod", "crow_array_pod", 3, skip_preflight=True)


@test("declared-path pruning compares pcbnew and audit endpoints on one micrometre lattice")
def t_prune_declared_path_offcuts_coordinate_lattice():
    source = RS.read_text()
    contains(source, "int(round(point.x / 1000))",
             "pcbnew nanometres are normalized to audit micrometres")
    contains(source, "int(round(at[0] * 1000))",
             "audit via millimetres are normalized to audit micrometres")
    # The carrier regression was 145.700994 mm: pcbnew stores 145700994 nm,
    # while copper_length_audit's path node is 145701 um.  Direct nanometre
    # equality failed on the exact same physical endpoint before this rule.
    eq(round(145700994 / 1000), round(145.700994 * 1000),
       "sub-micrometre serialization residue resolves to one endpoint")


@test("exact segment widening preserves topology and rejects stale or narrowing recipes atomically")
def t_exact_segment_widening():
    d = tmpdir("t2_exact_width_")
    script = d / "probe.py"
    script.write_text(f"import sys\nsys.path.insert(0, {str(SCRIPTS)!r})\n" + r'''
import copy, pcbnew
import route_and_stitch_generic as rs
b=pcbnew.BOARD();n=pcbnew.NETINFO_ITEM(b,"SIG");b.Add(n)
t=pcbnew.PCB_TRACK(b);t.SetNet(n);t.SetStart(pcbnew.VECTOR2I(10000000,10000000));t.SetEnd(pcbnew.VECTOR2I(20000000,10000000));t.SetWidth(200000);t.SetLayer(pcbnew.F_Cu);b.Add(t)
class C: pass
c=C();c.board=b;c.bump=lambda *a:None
row=dict(net="SIG",layer="F.Cu",start=[10,10],end=[20,10],from_width=.2,to_width=.4,reason="independently checked resistance geometry")
assert "widen_exact_segments" in rs.PASSES
rs.p_widen_exact_segments(c,dict(segments=[row]));assert t.GetWidth()==400000
assert (t.GetStart().x,t.GetEnd().x,t.GetNetname(),t.GetLayer())==(10000000,20000000,"SIG",pcbnew.F_Cu)
rs.p_widen_exact_segments(c,dict(segments=[row]));assert len(list(b.GetTracks()))==1
for defect in [dict(to_width=.1),dict(start=[11,10]),dict(extra=True),dict(from_width=.3,to_width=.5)]:
 t.SetWidth(200000);bad=dict(row,**defect)
 try: rs.p_widen_exact_segments(c,dict(segments=[bad]))
 except rs.RouteConfigError: pass
 else: raise AssertionError("known bad recipe accepted")
 assert t.GetWidth()==200000, "partial mutation before validation"
t.SetWidth(200000)
try: rs.p_widen_exact_segments(c,dict(segments=[row,dict(row,start=[11,10])]))
except rs.RouteConfigError: pass
else: raise AssertionError("late stale row accepted")
assert t.GetWidth()==200000, "first row mutated before later rejection"
try: rs.p_widen_exact_segments(c,dict(segments=[row,row]))
except rs.RouteConfigError: pass
else: raise AssertionError("duplicate accepted")
assert t.GetWidth()==200000
print("exact-widen positive and six hostile controls PASS")
''')
    must_pass(run([KPY, script]), "exact widening native positive and hostile controls")


@test("seed pin contact uses copper overlap and rejects disjoint or opposite-layer tracks")
def t_seed_pin_copper_contact():
    d = tmpdir("t2_pin_copper_")
    script = d / "probe.py"
    script.write_text(f"import sys\nsys.path.insert(0, {str(SCRIPTS)!r})\n" + r'''
import pcbnew
import route_and_stitch_generic as rs
b=pcbnew.BOARD();n=pcbnew.NETINFO_ITEM(b,"GND");b.Add(n)
f=pcbnew.FOOTPRINT(b);f.SetReference("U1");b.Add(f)
p=pcbnew.PAD(f);p.SetNumber("1");p.SetAttribute(pcbnew.PAD_ATTRIB_SMD);p.SetShape(pcbnew.PAD_SHAPE_RECT);p.SetSize(pcbnew.VECTOR2I(500000,250000));p.SetPosition(pcbnew.VECTOR2I(10000000,10000000));p.SetLayerSet(pcbnew.PAD.SMDMask());p.SetNet(n);f.Add(p)
t=pcbnew.PCB_TRACK(b);t.SetNet(n);t.SetLayer(pcbnew.F_Cu);t.SetWidth(300000);t.SetStart(pcbnew.VECTOR2I(9700000,10050000));t.SetEnd(pcbnew.VECTOR2I(9500000,10200000));b.Add(t)
class C: pass
c=C();c.board=b;c.pcbnew=pcbnew
# Neither centerline endpoint is in the pad; the finite copper overlaps its edge.
assert rs._pin_touched(c,10,10,n.GetNetCode(),pad=p), "legal finite-copper edge contact rejected"
t.SetLayer(pcbnew.B_Cu)
assert not rs._pin_touched(c,10,10,n.GetNetCode(),pad=p), "opposite-layer projection credited"
t.SetLayer(pcbnew.F_Cu);t.SetStart(pcbnew.VECTOR2I(9000000,10000000));t.SetEnd(pcbnew.VECTOR2I(9200000,10000000))
assert not rs._pin_touched(c,10,10,n.GetNetCode(),pad=p), "disconnected track credited"
t.SetStart(pcbnew.VECTOR2I(10000000,10000000));t.SetEnd(pcbnew.VECTOR2I(10000000,10500000));t.SetLayer(pcbnew.B_Cu)
assert not rs._pin_touched(c,10,10,n.GetNetCode(),pad=p), "opposite-layer center proximity credited"
print("native copper contact positive and three hostile controls PASS")
''')
    must_pass(run([KPY, script]), "native seed copper contact")



@test("seed pair clearance retains declared netclass floors above its search minimum", kind="known_bad")
def t_seed_netclass_clearance():
    d = tmpdir("t2_seed_classes_")
    script = d / "probe.py"
    script.write_text(f"import sys\nsys.path.insert(0, {str(SCRIPTS)!r})\n" + r'''
import pcbnew, yaml
from pathlib import Path
from types import SimpleNamespace
import route_and_stitch_generic as rs
root=Path(__file__).parent
p=root/'03_src/rules/nets.yaml';p.parent.mkdir(parents=True)
p.write_text(yaml.safe_dump(dict(default_clearance='0.15mm',classes={
 'G':dict(nets=['GND'],clearance='0.18mm'),
 'P':dict(nets=['POWER'],clearance='0.20mm'),
 'S':dict(nets=['SIGNAL'],clearance='0.25mm')})))
b=pcbnew.BOARD();ctx=SimpleNamespace(cfg={'_root':root},board=b)
f=rs._seed_scoped_pair_resolver(ctx,.18,'clearance')('GND')
assert callable(f), 'declared class floors were not applied'
for net,want in [('POWER',.20),('SIGNAL',.25),('GND',.18),('UNCLASSIFIED',.18)]:
 item=SimpleNamespace(GetNetname=lambda:net)
 assert abs(f(None,item,pcbnew.F_Cu)-want)<1e-12,(net,want)
assert f.maximum_mm>=.25, 'broad-phase search can miss high-clearance copper'
g=rs._seed_scoped_pair_resolver(ctx,.30,'clearance')('GND')
assert g(None,SimpleNamespace(GetNetname=lambda:'SIGNAL'),pcbnew.F_Cu)==.30
assert rs._seed_scoped_pair_resolver(ctx,.18,'hole_clearance')('GND') is None
print('netclass floor controls PASS')
''')
    must_pass(run([KPY, script]), "seed netclass pair floors")


@test("exact via relocation preserves barrel identity and rejects stale recipes atomically", kind="known_bad")
def t_relocate_exact_vias():
    d = tmpdir("t2_via_relocate_")
    script = d / "probe.py"
    script.write_text(f"import sys\nsys.path.insert(0, {str(SCRIPTS)!r})\n" + r'''
import pcbnew, copy
from types import SimpleNamespace
import route_and_stitch_generic as rs
b=pcbnew.BOARD();n=pcbnew.NETINFO_ITEM(b,'N');b.Add(n)
v=pcbnew.PCB_VIA(b);v.SetNet(n);v.SetPosition(pcbnew.VECTOR2I_MM(10,10));v.SetWidth(500000);v.SetDrill(200000);v.SetViaType(pcbnew.VIATYPE_THROUGH);v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu);b.Add(v)
c=SimpleNamespace(board=b,cfg={'_tier':None},bump=lambda *a:None)
old=dict(at=[10,10],size=.5,drill=.2,layers=['F.Cu','B.Cu'])
new=dict(at=[11,10],size=.3,drill=.2,layers=['F.Cu','B.Cu'])
row={'net':'N','reason':'qualified relocation','from':old,'to':new}
f=rs.p_relocate_exact_vias
uid=v.m_Uuid.AsString();f(c,dict(edits=[row]));f(c,dict(edits=[row]))
assert v.GetPosition()==pcbnew.VECTOR2I_MM(11,10) and v.GetWidth(0)==300000
assert v.GetDrillValue()==200000 and v.m_Uuid.AsString()==uid
assert len(list(b.GetTracks()))==1
v.SetPosition(pcbnew.VECTOR2I_MM(10,10));v.SetWidth(500000)
for kind in ['stale','wrong_net','layer','diameter','duplicate','nonfinite','extra']:
 r=copy.deepcopy(row)
 if kind=='stale':r['from']['at']=[15,15]
 if kind=='wrong_net':r['net']='OTHER'
 if kind=='layer':r['to']['layers']=['F.Cu','In1.Cu']
 if kind=='diameter':r['to']['size']=.1
 if kind=='nonfinite':r['to']['at']=[float('nan'),10]
 if kind=='extra':r['to']['unused']=1
 rows=[row,r] if kind=='duplicate' else [r]
 try:f(c,dict(edits=rows))
 except rs.RouteConfigError:pass
 else:raise AssertionError(kind+' accepted')
 assert v.GetPosition()==pcbnew.VECTOR2I_MM(10,10) and v.GetWidth(0)==500000
bad=copy.deepcopy(row);bad['from']['at']=[15,15];bad['to']['at']=[16,15]
try:f(c,dict(edits=[row,bad]))
except rs.RouteConfigError:pass
else:raise AssertionError('late stale row accepted')
assert v.GetPosition()==pcbnew.VECTOR2I_MM(10,10), 'partial mutation before rejection'
print('native exact via relocation positive/idempotent and eight hostile controls PASS')
''')
    must_pass(run([KPY, script]), "native exact via relocation")


@test("late exact geometry restoration is atomic, idempotent, and rejects partial state", kind="known_bad")
def t_restore_exact_geometry():
    d = tmpdir("t2_geometry_restore_")
    script = d / "probe.py"
    script.write_text(f"import sys\nsys.path.insert(0, {str(SCRIPTS)!r})\n" + r'''
import pcbnew
from types import SimpleNamespace
import route_and_stitch_generic as rs
b=pcbnew.BOARD();n=pcbnew.NETINFO_ITEM(b,'N');b.Add(n)
v=pcbnew.PCB_VIA(b);v.SetNet(n);v.SetPosition(pcbnew.VECTOR2I_MM(10,10));v.SetWidth(300000);v.SetDrill(200000);v.SetViaType(pcbnew.VIATYPE_THROUGH);v.SetLayerPair(pcbnew.F_Cu,pcbnew.B_Cu);b.Add(v)
def seg(a,z,layer):
 t=pcbnew.PCB_TRACK(b);t.SetNet(n);t.SetStart(pcbnew.VECTOR2I_MM(*a));t.SetEnd(pcbnew.VECTOR2I_MM(*z));t.SetWidth(150000);t.SetLayer(layer);b.Add(t);return t
seg((10,10),(9,10),pcbnew.B_Cu)
c=SimpleNamespace(board=b,cfg={'_tier':None},pcbnew=pcbnew,bump=lambda *a:None,remove=lambda x:b.Remove(x),net=lambda name:n)
vg=lambda at:dict(at=at,size=.3,drill=.2,layers=['F.Cu','B.Cu'])
sg=lambda layer,a,z:dict(layer=layer,width=.15,start=a,end=z)
row={'net':'N','reason':'late cleanup restoration','via':{'from':vg([10,10]),'to':vg([11,10])},'remove_segments':[sg('B.Cu',[10,10],[9,10])],'add_segments':[sg('B.Cu',[11,10],[9,10]),sg('F.Cu',[8,10],[11,10])]}
f=rs.p_restore_exact_geometry;uid=v.m_Uuid.AsString();f(c,{'transactions':[row]});f(c,{'transactions':[row]})
assert v.GetPosition()==pcbnew.VECTOR2I_MM(11,10) and v.m_Uuid.AsString()==uid
assert len(list(b.GetTracks()))==3
added=[t for t in b.GetTracks() if t.GetClass()=='PCB_TRACK' and t.GetLayer()==pcbnew.F_Cu][0];b.Remove(added)
before=[(t.GetClass(),t.m_Uuid.AsString()) for t in b.GetTracks()]
try:f(c,{'transactions':[row]})
except rs.RouteConfigError:pass
else:raise AssertionError('partial restored state accepted')
assert [(t.GetClass(),t.m_Uuid.AsString()) for t in b.GetTracks()]==before
print('late exact geometry positive/idempotent and partial-state rejection PASS')
''')
    must_pass(run([KPY, script]), "native late exact geometry restoration")

if __name__ == "__main__":
    sys.exit(main())
