Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 15 15:58:05 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file StopWatch_timing_summary_routed.rpt -pb StopWatch_timing_summary_routed.pb -rpx StopWatch_timing_summary_routed.rpx -warn_on_violation
| Design       : StopWatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.543        0.000                      0                  153        0.198        0.000                      0                  153        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.543        0.000                      0                   95        0.198        0.000                      0                   95        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.372        0.000                      0                   58        0.610        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.275ns (24.091%)  route 4.018ns (75.909%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 f  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 f  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 f  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 f  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          1.083     9.593    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.124     9.717 r  U_9999/U_CLK/r_clk_i_1/O
                         net (fo=1, routed)           0.656    10.373    U_9999/U_CLK/r_clk_i_1_n_0
    SLICE_X55Y20         FDRE                                         r  U_9999/U_CLK/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_CLK/CLK
    SLICE_X55Y20         FDRE                                         r  U_9999/U_CLK/r_clk_reg/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y20         FDRE (Setup_fdre_C_D)       -0.105    14.916    U_9999/U_CLK/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.275ns (28.037%)  route 3.273ns (71.963%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.994     9.504    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  U_9999/U_CLK/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.628    U_9999/U_CLK/counter_0[14]
    SLICE_X54Y18         FDCE                                         r  U_9999/U_CLK/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    U_9999/U_CLK/CLK
    SLICE_X54Y18         FDCE                                         r  U_9999/U_CLK/counter_reg[14]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDCE (Setup_fdce_C_D)        0.077    15.099    U_9999/U_CLK/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.628    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.297ns (28.383%)  route 3.273ns (71.617%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.994     9.504    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.146     9.650 r  U_9999/U_CLK/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.650    U_9999/U_CLK/counter_0[17]
    SLICE_X54Y18         FDCE                                         r  U_9999/U_CLK/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    U_9999/U_CLK/CLK
    SLICE_X54Y18         FDCE                                         r  U_9999/U_CLK/counter_reg[17]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDCE (Setup_fdce_C_D)        0.118    15.140    U_9999/U_CLK/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.275ns (28.461%)  route 3.205ns (71.539%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.926     9.436    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.560 r  U_9999/U_CLK/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.560    U_9999/U_CLK/counter_0[22]
    SLICE_X54Y20         FDCE                                         r  U_9999/U_CLK/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_CLK/CLK
    SLICE_X54Y20         FDCE                                         r  U_9999/U_CLK/counter_reg[22]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.077    15.098    U_9999/U_CLK/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.275ns (28.343%)  route 3.224ns (71.657%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.945     9.455    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.579 r  U_9999/U_CLK/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.579    U_9999/U_CLK/counter_0[18]
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[18]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)        0.077    15.122    U_9999/U_CLK/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.275ns (28.361%)  route 3.221ns (71.639%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.942     9.452    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.576 r  U_9999/U_CLK/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.576    U_9999/U_CLK/counter_0[19]
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[19]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)        0.081    15.126    U_9999/U_CLK/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.301ns (28.874%)  route 3.205ns (71.126%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.926     9.436    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.586 r  U_9999/U_CLK/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.586    U_9999/U_CLK/counter_0[23]
    SLICE_X54Y20         FDCE                                         r  U_9999/U_CLK/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_CLK/CLK
    SLICE_X54Y20         FDCE                                         r  U_9999/U_CLK/counter_reg[23]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.118    15.139    U_9999/U_CLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.301ns (28.754%)  route 3.224ns (71.246%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.945     9.455    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.150     9.605 r  U_9999/U_CLK/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.605    U_9999/U_CLK/counter_0[21]
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[21]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)        0.118    15.163    U_9999/U_CLK/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.301ns (28.773%)  route 3.221ns (71.227%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.942     9.452    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y19         LUT2 (Prop_lut2_I0_O)        0.150     9.602 r  U_9999/U_CLK/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.602    U_9999/U_CLK/counter_0[20]
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
                         clock pessimism              0.298    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)        0.118    15.163    U_9999/U_CLK/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 U_9999/U_CLK/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.275ns (28.916%)  route 3.134ns (71.084%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.559     5.080    U_9999/U_CLK/CLK
    SLICE_X54Y19         FDCE                                         r  U_9999/U_CLK/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_9999/U_CLK/counter_reg[20]/Q
                         net (fo=2, routed)           1.014     6.572    U_9999/U_CLK/counter[20]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.301     6.873 r  U_9999/U_CLK/counter[23]_i_7/O
                         net (fo=1, routed)           0.282     7.155    U_9999/U_CLK/counter[23]_i_7_n_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_9999/U_CLK/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.770    U_9999/U_CLK/counter[23]_i_6_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_9999/U_CLK/counter[23]_i_3/O
                         net (fo=1, routed)           0.491     8.386    U_9999/U_CLK/counter[23]_i_3_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.510 r  U_9999/U_CLK/counter[23]_i_2/O
                         net (fo=24, routed)          0.856     9.366    U_9999/U_CLK/counter[23]_i_2_n_0
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.490 r  U_9999/U_CLK/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.490    U_9999/U_CLK/counter_0[15]
    SLICE_X54Y18         FDCE                                         r  U_9999/U_CLK/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.442    14.783    U_9999/U_CLK/CLK
    SLICE_X54Y18         FDCE                                         r  U_9999/U_CLK/counter_reg[15]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X54Y18         FDCE (Setup_fdce_C_D)        0.081    15.103    U_9999/U_CLK/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_StopWatch/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.556     1.439    U_StopWatch/CLK
    SLICE_X50Y21         FDCE                                         r  U_StopWatch/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  U_StopWatch/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.073     1.660    U_StopWatch/Q[1]
    SLICE_X50Y21         LUT5 (Prop_lut5_I0_O)        0.098     1.758 r  U_StopWatch/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    U_StopWatch/FSM_onehot_state[0]_i_1_n_0
    SLICE_X50Y21         FDPE                                         r  U_StopWatch/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.825     1.952    U_StopWatch/CLK
    SLICE_X50Y21         FDPE                                         r  U_StopWatch/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y21         FDPE (Hold_fdpe_C_D)         0.121     1.560    U_StopWatch/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnReset/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.142%)  route 0.178ns (55.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.561     1.444    U_BtnReset/CLK
    SLICE_X55Y16         FDRE                                         r  U_BtnReset/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  U_BtnReset/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.178     1.764    U_BtnReset/p_0_in[2]
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.063     1.542    U_BtnReset/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_BtnClear/q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnClear/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.994%)  route 0.187ns (57.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.559     1.442    U_BtnClear/CLK
    SLICE_X48Y18         FDRE                                         r  U_BtnClear/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_BtnClear/q_reg_reg[4]/Q
                         net (fo=2, routed)           0.187     1.770    U_BtnClear/q_reg_reg_n_0_[4]
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.954    U_BtnClear/CLK
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[3]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.072     1.527    U_BtnClear/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_BtnRun/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnRun/q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.558     1.441    U_BtnRun/CLK
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_BtnRun/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.181     1.763    U_BtnRun/q_reg_reg_n_0_[6]
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.954    U_BtnRun/CLK
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[5]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.070     1.511    U_BtnRun/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_BtnClear/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnClear/q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.559     1.442    U_BtnClear/CLK
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_BtnClear/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.188     1.771    U_BtnClear/q_reg_reg_n_0_[1]
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.954    U_BtnClear/CLK
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.070     1.512    U_BtnClear/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_BtnRun/q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnRun/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.558     1.441    U_BtnRun/CLK
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_BtnRun/q_reg_reg[4]/Q
                         net (fo=2, routed)           0.188     1.770    U_BtnRun/q_reg_reg_n_0_[4]
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.954    U_BtnRun/CLK
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.070     1.511    U_BtnRun/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_BtnRun/q_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnRun/q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.556     1.439    U_BtnRun/CLK
    SLICE_X51Y21         FDRE                                         r  U_BtnRun/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U_BtnRun/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.188     1.768    U_BtnRun/q_reg_reg_n_0_[1]
    SLICE_X51Y21         FDRE                                         r  U_BtnRun/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.825     1.952    U_BtnRun/CLK
    SLICE_X51Y21         FDRE                                         r  U_BtnRun/q_reg_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.070     1.509    U_BtnRun/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_BtnClear/q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnClear/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.559     1.442    U_BtnClear/CLK
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  U_BtnClear/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.188     1.771    U_BtnClear/q_reg_reg_n_0_[3]
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.954    U_BtnClear/CLK
    SLICE_X49Y18         FDRE                                         r  U_BtnClear/q_reg_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.070     1.512    U_BtnClear/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_BtnRun/q_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnRun/q_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.558     1.441    U_BtnRun/CLK
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_BtnRun/q_reg_reg[5]/Q
                         net (fo=2, routed)           0.188     1.770    U_BtnRun/q_reg_reg_n_0_[5]
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.827     1.954    U_BtnRun/CLK
    SLICE_X51Y19         FDRE                                         r  U_BtnRun/q_reg_reg[4]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.066     1.507    U_BtnRun/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_BtnRun/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BtnRun/q_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.556     1.439    U_BtnRun/CLK
    SLICE_X51Y21         FDRE                                         r  U_BtnRun/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U_BtnRun/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.188     1.768    U_BtnRun/q_reg_reg_n_0_[2]
    SLICE_X51Y21         FDRE                                         r  U_BtnRun/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.825     1.952    U_BtnRun/CLK
    SLICE_X51Y21         FDRE                                         r  U_BtnRun/q_reg_reg[1]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.066     1.505    U_BtnRun/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   U_9999/U_CLK/counter_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y19   U_9999/U_CLK/counter_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   U_9999/U_CLK/counter_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   U_9999/U_CLK/counter_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_9999/U_CLK/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_9999/U_CLK/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   U_9999/U_CLK/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_9999/U_CLK/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   U_9999/U_CLK/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_9999/U_CLK/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_9999/U_CLK/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_9999/U_CLK/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_9999/U_CLK/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U_BtnReset/q_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_BtnReset/q_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_BtnReset/q_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_BtnReset/q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_9999/U_CLK/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_9999/U_CLK/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   U_9999/U_CLK/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   U_9999/U_CLK/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_9999/U_CLK/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U_9999/U_CLK/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   U_9999/U_CLK/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y22   U_9999/U_COUNTER_10000/counter_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_9999/U_COUNTER_10000/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_9999/U_COUNTER_10000/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_9999/U_COUNTER_10000/counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y21   U_9999/U_COUNTER_10000/counter_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[10]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[11]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[12]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[13]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.494     9.228    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y22         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.439    14.780    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y22         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.600    U_9999/U_COUNTER_10000/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.890ns (22.217%)  route 3.116ns (77.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.356     9.089    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y21         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y21         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_9999/U_COUNTER_10000/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 U_BtnReset/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_COUNTER_10000/counter_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.890ns (22.217%)  route 3.116ns (77.783%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    U_BtnReset/CLK
    SLICE_X52Y17         FDRE                                         r  U_BtnReset/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  U_BtnReset/q_reg_reg[7]/Q
                         net (fo=2, routed)           1.260     6.861    U_BtnReset/p_0_in[6]
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.985 r  U_BtnReset/FSM_onehot_state[2]_i_5/O
                         net (fo=1, routed)           0.306     7.291    U_BtnReset/FSM_onehot_state[2]_i_5_n_0
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.124     7.415 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          1.194     8.609    U_BtnReset/w_buttonRst
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.733 f  U_BtnReset/counter_reg[13]_i_3/O
                         net (fo=14, routed)          0.356     9.089    U_9999/U_COUNTER_10000/counter_reg_reg[13]_4
    SLICE_X57Y21         FDCE                                         f  U_9999/U_COUNTER_10000/counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.441    14.782    U_9999/U_COUNTER_10000/CLK
    SLICE_X57Y21         FDCE                                         r  U_9999/U_COUNTER_10000/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_9999/U_COUNTER_10000/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.296%)  route 0.367ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.204     2.022    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y16         FDCE                                         f  U_9999/U_CLK/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    U_9999/U_CLK/CLK
    SLICE_X54Y16         FDCE                                         r  U_9999/U_CLK/counter_reg[6]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    U_9999/U_CLK/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.296%)  route 0.367ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.204     2.022    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y16         FDCE                                         f  U_9999/U_CLK/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    U_9999/U_CLK/CLK
    SLICE_X54Y16         FDCE                                         r  U_9999/U_CLK/counter_reg[7]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    U_9999/U_CLK/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.296%)  route 0.367ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.204     2.022    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y16         FDCE                                         f  U_9999/U_CLK/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    U_9999/U_CLK/CLK
    SLICE_X54Y16         FDCE                                         r  U_9999/U_CLK/counter_reg[8]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    U_9999/U_CLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.296%)  route 0.367ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.204     2.022    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y16         FDCE                                         f  U_9999/U_CLK/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    U_9999/U_CLK/CLK
    SLICE_X54Y16         FDCE                                         r  U_9999/U_CLK/counter_reg[9]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X54Y16         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    U_9999/U_CLK/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.456%)  route 0.416ns (66.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.253     2.071    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y17         FDCE                                         f  U_9999/U_CLK/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    U_9999/U_CLK/CLK
    SLICE_X54Y17         FDCE                                         r  U_9999/U_CLK/counter_reg[10]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_9999/U_CLK/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.456%)  route 0.416ns (66.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.253     2.071    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y17         FDCE                                         f  U_9999/U_CLK/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    U_9999/U_CLK/CLK
    SLICE_X54Y17         FDCE                                         r  U_9999/U_CLK/counter_reg[11]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_9999/U_CLK/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.456%)  route 0.416ns (66.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.253     2.071    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y17         FDCE                                         f  U_9999/U_CLK/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    U_9999/U_CLK/CLK
    SLICE_X54Y17         FDCE                                         r  U_9999/U_CLK/counter_reg[12]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_9999/U_CLK/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.209ns (33.456%)  route 0.416ns (66.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.253     2.071    U_9999/U_CLK/w_buttonRst
    SLICE_X54Y17         FDCE                                         f  U_9999/U_CLK/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    U_9999/U_CLK/CLK
    SLICE_X54Y17         FDCE                                         r  U_9999/U_CLK/counter_reg[13]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X54Y17         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    U_9999/U_CLK/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.209ns (32.644%)  route 0.431ns (67.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.268     2.086    U_9999/U_CLK/w_buttonRst
    SLICE_X56Y15         FDCE                                         f  U_9999/U_CLK/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    U_9999/U_CLK/CLK
    SLICE_X56Y15         FDCE                                         r  U_9999/U_CLK/counter_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X56Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U_9999/U_CLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 U_BtnReset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_9999/U_CLK/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.209ns (32.644%)  route 0.431ns (67.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    U_BtnReset/CLK
    SLICE_X56Y16         FDRE                                         r  U_BtnReset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  U_BtnReset/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    U_BtnReset/q_reg_reg_n_0_[0]
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.818 f  U_BtnReset/FSM_onehot_state[2]_i_2/O
                         net (fo=49, routed)          0.268     2.086    U_9999/U_CLK/w_buttonRst
    SLICE_X56Y15         FDCE                                         f  U_9999/U_CLK/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    U_9999/U_CLK/CLK
    SLICE_X56Y15         FDCE                                         r  U_9999/U_CLK/counter_reg[4]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X56Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.394    U_9999/U_CLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.692    





