// Seed: 3309291486
module module_0;
  module_0 id_1, id_2, id_3;
  logic id_4;
  ;
  assign id_2 = 1'h0;
endmodule
module module_1 #(
    parameter id_7 = 32'd15,
    parameter id_8 = 32'd27
) (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    output wand _id_7,
    input supply1 _id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wand id_12,
    input tri1 id_13,
    input wand id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri1 id_17
);
  always @(posedge 1) #1;
  module_0 modCall_1 ();
  logic id_19[id_8 : id_7] = id_8;
endmodule
