Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug 19 10:52:03 2023
| Host         : LAPTOP-IBQPOVJO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZYNQ_wrapper_timing_summary_routed.rpt -pb ZYNQ_wrapper_timing_summary_routed.pb -rpx ZYNQ_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.240        0.000                      0                  273        0.069        0.000                      0                  273        0.264        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
RGMII_0_rxc                              {0.000 4.000}        8.000           125.000         
ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
clk_fpga_0                               {0.000 2.500}        5.000           200.000         
  clk_10                                 {0.000 50.000}       100.000         10.000          
    gmii_clk_2_5m_out                    {0.000 200.000}      400.000         2.500           
  clkfbout                               {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                      {0.000 4.000}        8.000           125.000         
    ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  gmii_clk_25m_out                       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_0_rxc                  3.896        0.000                      0                   22        0.069        0.000                      0                   22        3.500        0.000                       0                    19  
clk_fpga_0                   1.837        0.000                      0                  188        0.169        0.000                      0                  188        0.264        0.000                       0                   110  
  clk_10                                                                                                                                                                98.334        0.000                       0                     2  
    gmii_clk_2_5m_out                                                                                                                                                  397.845        0.000                       0                     2  
  clkfbout                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out          3.442        0.000                      0                   53        0.185        0.000                      0                   53        3.500        0.000                       0                    48  
  gmii_clk_25m_out                                                                                                                                                      37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  RGMII_0_rxc                                0.240        0.000                      0                    5        0.332        0.000                      0                    5  
gmii_clk_125m_out                    ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk        0.690        0.000                      0                    5        1.024        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_0_rxc
  To Clock:  RGMII_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.518ns (20.754%)  route 1.978ns (79.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.889     5.988    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.518     6.506 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.978     8.484    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.518ns (20.789%)  route 1.974ns (79.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.893     5.992    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y121        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     6.510 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.974     8.484    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.518ns (21.063%)  route 1.941ns (78.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     6.513 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.941     8.455    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.518ns (21.021%)  route 1.946ns (78.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.887     5.986    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y124        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518     6.504 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.946     8.451    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 0.697ns (12.209%)  route 5.012ns (87.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.494ns = ( 13.494 - 8.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408     1.884    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609     3.493 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328     3.822    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.517     4.339 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           2.954     7.293    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl_0
    SLICE_X104Y119       LUT2 (Prop_lut2_I1_O)        0.180     7.473 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           2.058     9.531    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER
    SLICE_X60Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.704    13.494    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X60Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                         clock pessimism              0.071    13.565    
                         clock uncertainty           -0.035    13.529    
    SLICE_X60Y118        FDRE (Setup_fdre_C_D)       -0.067    13.462    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.518ns (21.359%)  route 1.907ns (78.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.893     5.992    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y121        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDRE (Prop_fdre_C_Q)         0.518     6.510 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.907     8.418    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.518ns (22.246%)  route 1.810ns (77.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.889     5.988    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.518     6.506 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.810     8.317    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.518ns (21.446%)  route 1.897ns (78.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     6.513 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.897     8.411    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                     -1.360    12.504    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.518ns (23.015%)  route 1.733ns (76.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.995ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     6.513 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.733     8.246    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.518ns (25.551%)  route 1.509ns (74.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 13.559 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.889     5.988    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.518     6.506 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.509     8.016    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    B19                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     9.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.293    11.699    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.790 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.769    13.559    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.341    13.900    
                         clock uncertainty           -0.035    13.864    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.484    12.380    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.449ns (16.615%)  route 2.253ns (83.386%))
  Logic Levels:           0  
  Clock Path Skew:        2.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.276     3.483    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q1)        0.449     3.932 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.253     6.186    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X66Y121        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.893     5.992    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y121        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.071     5.922    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.195     6.117    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.117    
                         arrival time                           6.186    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.588ns (20.235%)  route 2.318ns (79.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.064ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q2)        0.441     3.930 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           2.318     6.248    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in__0
    SLICE_X104Y119       LUT2 (Prop_lut2_I0_O)        0.147     6.395 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.000     6.395    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er
    SLICE_X104Y119       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.965     6.064    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_0
    SLICE_X104Y119       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                         clock pessimism             -0.071     5.994    
    SLICE_X104Y119       FDRE (Hold_fdre_C_D)         0.330     6.324    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -6.324    
                         arrival time                           6.395    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.449ns (16.188%)  route 2.325ns (83.812%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.995ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q1)        0.449     3.938 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           2.325     6.263    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X66Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.896     5.995    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.071     5.925    
    SLICE_X66Y118        FDRE (Hold_fdre_C_D)         0.195     6.120    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.120    
                         arrival time                           6.263    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.180ns (12.626%)  route 1.246ns (87.374%))
  Logic Levels:           0  
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.906 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     0.995    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.180     1.175 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.246     2.421    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl_0
    SLICE_X104Y120       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.339    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.368 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.954     2.322    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_0
    SLICE_X104Y120       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.188     2.134    
    SLICE_X104Y120       FDRE (Hold_fdre_C_D)         0.034     2.168    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.441ns (15.220%)  route 2.457ns (84.780%))
  Logic Levels:           0  
  Clock Path Skew:        2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.986ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y130        IDDR (Prop_iddr_C_Q2)        0.441     3.930 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.457     6.387    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X66Y124        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.887     5.986    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y124        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.071     5.916    
    SLICE_X66Y124        FDRE (Hold_fdre_C_D)         0.196     6.112    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.112    
                         arrival time                           6.387    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.441ns (14.859%)  route 2.527ns (85.141%))
  Logic Levels:           0  
  Clock Path Skew:        2.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.776    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.431     3.207 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.282     3.489    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y129        IDDR (Prop_iddr_C_Q2)        0.441     3.930 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.527     6.457    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.522     3.998    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     4.099 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.889     5.988    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                         clock pessimism             -0.071     5.918    
    SLICE_X66Y123        FDRE (Hold_fdre_C_D)         0.199     6.117    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.117    
                         arrival time                           6.457    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.179ns (11.916%)  route 1.323ns (88.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.906 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     0.995    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q2)        0.179     1.174 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.323     2.497    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X66Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.339    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.368 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.925     2.293    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.188     2.105    
    SLICE_X66Y118        FDRE (Hold_fdre_C_D)         0.027     2.132    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.180ns (12.014%)  route 1.318ns (87.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.906 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     0.995    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y129        IDDR (Prop_iddr_C_Q1)        0.180     1.175 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.318     2.494    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.339    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.368 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.919     2.287    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.188     2.099    
    SLICE_X66Y123        FDRE (Hold_fdre_C_D)         0.027     2.126    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.179ns (11.832%)  route 1.334ns (88.168%))
  Logic Levels:           0  
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     0.906 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     0.990    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q2)        0.179     1.169 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.334     2.503    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X66Y121        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.339    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.368 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.922     2.290    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y121        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.188     2.102    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.027     2.129    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.164ns (19.265%)  route 0.687ns (80.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.842     1.086    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.112 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.649     1.761    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X66Y123        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           0.687     2.612    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.907     1.339    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.368 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.004     2.372    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism             -0.265     2.107    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                      0.000     2.107    ZYNQ_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.505    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_0_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_0_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.666         8.000       6.334      BUFIO_X1Y9      ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y129   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y123   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y119   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X1Y130   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y120  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y119  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X66Y118   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y120  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y119  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y124   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y123   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y123   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y123   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X60Y118   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y120  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y119  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y123   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y123   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y121   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y118   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y124   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y123   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X66Y121   ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[11]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[2]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[3]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.766ns (29.565%)  route 1.825ns (70.435%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.517     5.854    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.777     7.956    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y115       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]/C
                         clock pessimism              0.247     8.203    
                         clock uncertainty           -0.083     8.120    
    SLICE_X103Y115       FDRE (Setup_fdre_C_R)       -0.429     7.691    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[5]
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.854    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.766ns (30.970%)  route 1.707ns (69.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 7.957 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.399     5.736    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.778     7.957    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]/C
                         clock pessimism              0.247     8.204    
                         clock uncertainty           -0.083     8.121    
    SLICE_X103Y114       FDRE (Setup_fdre_C_R)       -0.429     7.692    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.766ns (30.970%)  route 1.707ns (69.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 7.957 - 5.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.969     3.263    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.518     3.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.854     4.635    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X104Y116       LUT2 (Prop_lut2_I0_O)        0.124     4.759 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=17, routed)          0.454     5.213    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X103Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.399     5.736    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.778     7.957    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]/C
                         clock pessimism              0.247     8.204    
                         clock uncertainty           -0.083     8.121    
    SLICE_X103Y114       FDRE (Setup_fdre_C_R)       -0.429     7.692    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[14]
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  1.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.615%)  route 0.116ns (38.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.686     1.022    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X105Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/Q
                         net (fo=11, routed)          0.116     1.279    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg__0[1]
    SLICE_X104Y114       LUT6 (Prop_lut6_I1_O)        0.045     1.324 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.324    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE[2]_i_1_n_0
    SLICE_X104Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.960     1.326    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X104Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]/C
                         clock pessimism             -0.291     1.035    
    SLICE_X104Y114       FDRE (Hold_fdre_C_D)         0.120     1.155    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.684     1.020    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X103Y117       FDSE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDSE (Prop_fdse_C_Q)         0.141     1.161 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_IN_REG4_reg/Q
                         net (fo=1, routed)           0.113     1.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN
    SLICE_X102Y116       FDSE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.957     1.323    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X102Y116       FDSE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
                         clock pessimism             -0.288     1.035    
    SLICE_X102Y116       FDSE (Hold_fdse_C_D)         0.063     1.098    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.686     1.022    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y114       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[7]/Q
                         net (fo=1, routed)           0.104     1.267    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[7]
    SLICE_X103Y113       LUT5 (Prop_lut5_I4_O)        0.045     1.312 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     1.312    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[8]
    SLICE_X103Y113       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.959     1.325    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y113       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                         clock pessimism             -0.288     1.037    
    SLICE_X103Y113       FDRE (Hold_fdre_C_D)         0.092     1.129    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.685     1.021    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y116       FDRE (Prop_fdre_C_Q)         0.148     1.169 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_REG3_reg/Q
                         net (fo=1, routed)           0.059     1.228    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_REG3
    SLICE_X104Y116       LUT2 (Prop_lut2_I1_O)        0.098     1.326 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC_RISING_REG1_i_1/O
                         net (fo=1, routed)           0.000     1.326    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG10
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.958     1.324    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y116       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                         clock pessimism             -0.303     1.021    
    SLICE_X104Y116       FDRE (Hold_fdre_C_D)         0.120     1.141    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.688     1.024    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/ref_clk
    SLICE_X102Y111       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y111       FDPE (Prop_fdpe_C_Q)         0.148     1.172 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.231    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg1
    SLICE_X102Y111       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.962     1.328    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/ref_clk
    SLICE_X102Y111       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
                         clock pessimism             -0.304     1.024    
    SLICE_X102Y111       FDPE (Hold_fdpe_C_D)         0.022     1.046    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.689     1.025    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/ref_clk
    SLICE_X104Y109       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y109       FDPE (Prop_fdpe_C_Q)         0.148     1.173 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     1.232    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X104Y109       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.964     1.330    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/ref_clk
    SLICE_X104Y109       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.305     1.025    
    SLICE_X104Y109       FDPE (Hold_fdpe_C_D)         0.022     1.047    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.344%)  route 0.156ns (45.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.686     1.022    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X103Y113       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y113       FDRE (Prop_fdre_C_Q)         0.141     1.163 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/Q
                         net (fo=2, routed)           0.156     1.319    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg_n_0_[8]
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.045     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DUPLEX_MODE_REG_i_1/O
                         net (fo=1, routed)           0.000     1.364    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_n_8
    SLICE_X104Y113       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.960     1.326    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X104Y113       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                         clock pessimism             -0.268     1.058    
    SLICE_X104Y113       FDRE (Hold_fdre_C_D)         0.120     1.178    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.688     1.024    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X101Y111       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDPE (Prop_fdpe_C_Q)         0.128     1.152 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.206    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X101Y111       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.962     1.328    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X101Y111       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.304     1.024    
    SLICE_X101Y111       FDPE (Hold_fdpe_C_D)        -0.008     1.016    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.686     1.022    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/ref_clk
    SLICE_X101Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDPE (Prop_fdpe_C_Q)         0.128     1.150 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     1.204    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync_reg1
    SLICE_X101Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.959     1.325    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/ref_clk
    SLICE_X101Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
                         clock pessimism             -0.303     1.022    
    SLICE_X101Y113       FDPE (Hold_fdpe_C_D)        -0.008     1.014    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.686     1.022    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/ref_clk
    SLICE_X101Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y113       FDPE (Prop_fdpe_C_Q)         0.128     1.150 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     1.265    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync_reg5
    SLICE_X101Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.959     1.325    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/ref_clk
    SLICE_X101Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6/C
                         clock pessimism             -0.288     1.037    
    SLICE_X101Y114       FDPE (Hold_fdpe_C_D)         0.022     1.059    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y115   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y115   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y115   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y115   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X104Y115   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y114   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X105Y114   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y112   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y111   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y111   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y111   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y111   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y111   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y111   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y111   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y116   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y116   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X102Y116   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y116   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/FSM_onehot_STATE_reg[6]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X102Y116   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDIO_IN_REG_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X103Y116   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X104Y116   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/WE_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X100Y112   ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/FSM_onehot_idelay_reset_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X1Y9        ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_2_5m_out
  To Clock:  gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y16  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y17  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        3.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 2.374ns (56.256%)  route 1.846ns (43.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.846    11.851    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.045    15.293    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 2.374ns (57.649%)  route 1.744ns (42.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.744    11.749    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X58Y113        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y113        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y113        FDRE (Setup_fdre_C_D)       -0.031    15.310    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 2.374ns (57.649%)  route 1.744ns (42.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.744    11.749    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X58Y114        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y114        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y114        FDRE (Setup_fdre_C_D)       -0.031    15.310    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.374ns (57.735%)  route 1.738ns (42.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           1.738    11.743    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.031    15.307    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 2.258ns (55.310%)  route 1.824ns (44.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      2.258     9.889 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.824    11.713    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.028    15.310    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 2.374ns (58.305%)  route 1.698ns (41.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.837ns = ( 14.837 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           1.698    11.702    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X58Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.701    14.837    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y118        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.565    15.402    
                         clock uncertainty           -0.066    15.336    
    SLICE_X58Y118        FDRE (Setup_fdre_C_D)       -0.031    15.305    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 2.374ns (59.416%)  route 1.622ns (40.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.622    11.626    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X58Y113        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y113        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y113        FDRE (Setup_fdre_C_D)       -0.045    15.296    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 2.374ns (59.416%)  route 1.622ns (40.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 14.842 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           1.622    11.626    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X58Y114        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.706    14.841    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y114        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.565    15.407    
                         clock uncertainty           -0.066    15.341    
    SLICE_X58Y114        FDRE (Setup_fdre_C_D)       -0.045    15.296    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 2.374ns (60.156%)  route 1.572ns (39.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 14.839 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.962     7.631    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      2.374    10.005 r  ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           1.572    11.577    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.703    14.839    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X58Y117        FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.565    15.404    
                         clock uncertainty           -0.066    15.338    
    SLICE_X58Y117        FDRE (Setup_fdre_C_D)       -0.028    15.310    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.864ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.478ns (15.421%)  route 2.622ns (84.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.974ns = ( 14.974 - 8.000 ) 
    Source Clock Delay      (SCD):    7.641ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     3.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.972     7.641    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDPE (Prop_fdpe_C_Q)         0.478     8.119 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          2.622    10.741    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y101        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.839    14.974    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y101        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism              0.665    15.639    
                         clock uncertainty           -0.066    15.574    
    OLOGIC_X1Y101        ODDR (Setup_oddr_C_R)       -0.969    14.605    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  3.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDPE (Prop_fdpe_C_Q)         0.148     2.615 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.059     2.674    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1_0
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.959     3.104    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.637     2.467    
    SLICE_X102Y113       FDPE (Hold_fdpe_C_D)         0.022     2.489    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.213%)  route 0.094ns (30.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X102Y118       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y118       FDRE (Prop_fdre_C_Q)         0.164     2.628 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/Q
                         net (fo=4, routed)           0.094     2.722    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/D1
    SLICE_X103Y118       LUT5 (Prop_lut5_I4_O)        0.048     2.770 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.770    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.623     2.477    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.107     2.584    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.683     2.464    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X102Y118       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y118       FDRE (Prop_fdre_C_Q)         0.164     2.628 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/Q
                         net (fo=4, routed)           0.094     2.722    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/D1
    SLICE_X103Y118       LUT5 (Prop_lut5_I0_O)        0.045     2.767 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.767    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X103Y118       FDRE                                         r  ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.623     2.477    
    SLICE_X103Y118       FDRE (Hold_fdre_C_D)         0.091     2.568    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDPE (Prop_fdpe_C_Q)         0.148     2.615 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     2.730    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5_4
    SLICE_X102Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.959     3.104    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.622     2.482    
    SLICE_X102Y114       FDPE (Hold_fdpe_C_D)         0.007     2.489    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDPE (Prop_fdpe_C_Q)         0.164     2.631 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.170     2.801    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2_1
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.959     3.104    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.637     2.467    
    SLICE_X102Y113       FDPE (Hold_fdpe_C_D)         0.053     2.520    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDPE (Prop_fdpe_C_Q)         0.164     2.631 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.201     2.832    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4_3
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.959     3.104    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.637     2.467    
    SLICE_X102Y113       FDPE (Hold_fdpe_C_D)         0.064     2.531    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.504%)  route 0.200ns (57.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y113       FDPE (Prop_fdpe_C_Q)         0.148     2.615 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.200     2.815    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3_2
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.959     3.104    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y113       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.637     2.467    
    SLICE_X102Y113       FDPE (Hold_fdpe_C_D)         0.022     2.489    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.658%)  route 0.199ns (57.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDPE (Prop_fdpe_C_Q)         0.148     2.615 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.199     2.814    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X102Y117       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.956     3.101    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X102Y117       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.622     2.479    
    SLICE_X102Y117       FDRE (Hold_fdre_C_R)        -0.044     2.435    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.148ns (16.239%)  route 0.763ns (83.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDPE (Prop_fdpe_C_Q)         0.148     2.615 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.763     3.378    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.984     3.129    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                         clock pessimism             -0.602     2.527    
    OLOGIC_X1Y116        ODDR (Hold_oddr_C_R)         0.423     2.950    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         -2.950    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.967%)  route 0.252ns (63.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.672     1.008    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.686     2.467    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/gmii_tx_clk
    SLICE_X102Y114       FDPE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDPE (Prop_fdpe_C_Q)         0.148     2.615 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.252     2.867    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_5
    SLICE_X102Y118       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         0.945     1.311    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.955     3.100    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X102Y118       FDRE                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.622     2.478    
    SLICE_X102Y118       FDRE (Hold_fdre_C_R)        -0.044     2.434    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y115    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y101    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y104    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y103    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y106    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X102Y113   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X102Y114   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y119   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y119   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y119   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y119   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y118    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X58Y118    ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y109   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y110   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y110   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_txd_int_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X102Y113   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X102Y113   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X102Y114   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X102Y114   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y120   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_25m_out
  To Clock:  gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  RGMII_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.228ns  (logic 2.228ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A22                                               0.000     2.500 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         0.452     2.952 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.952    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.728 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.728    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y119        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.226ns  (logic 2.226ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A21                                               0.000     2.500 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         0.450     2.950 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.950    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.726 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.726    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y120        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.217ns  (logic 2.217ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.990ns = ( 12.990 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    B20                                               0.000     2.500 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         0.440     2.940 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.940    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.717 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.717    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.084     4.990    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.990    
                         clock uncertainty           -0.025     4.965    
    ILOGIC_X1Y123        IDDR (Setup_iddr_C_D)       -0.002     4.963    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.212ns  (logic 2.212ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A19                                               0.000     2.500 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         0.435     2.935 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.935    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.712 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.712    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y129        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.211ns  (logic 2.211ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 12.995 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A18                                               0.000     2.500 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         0.434     2.934 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.934    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.711 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.711    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    B19                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         0.244     4.244 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.423    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.906 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     4.995    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.995    
                         clock uncertainty           -0.025     4.970    
    ILOGIC_X1Y130        IDDR (Setup_iddr_C_D)       -0.002     4.968    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.968    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 3.170ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A18                                               0.000    -2.800 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         1.408    -1.392 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.392    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.370 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.370    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y130        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y130        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 3.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A19                                               0.000    -2.800 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         1.409    -1.391 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.391    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.371 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.371    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y129        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y129        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc rise@-8.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.176ns  (logic 3.176ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    B20                                               0.000    -6.800 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         1.414    -5.386 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.386    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.624 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.624    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    B19                                               0.000    -8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -6.524 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -4.507 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.320    -4.186    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y123        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.186    
                         clock uncertainty            0.025    -4.161    
    ILOGIC_X1Y123        IDDR (Hold_iddr_C_D)         0.191    -3.970    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.970    
                         arrival time                          -3.624    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 3.185ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A21                                               0.000    -2.800 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         1.423    -1.377 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.377    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.385 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.385    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y120        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y120        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc fall@-4.000ns - ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 3.187ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns = ( 7.822 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A22                                               0.000    -2.800 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         1.425    -1.375 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.375    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.387 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.387    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    B19                                               0.000    -4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    B19                  IBUF (Prop_ibuf_I_O)         1.476    -2.524 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -2.116    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.609    -0.507 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -0.178    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y119        IDDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.178    
                         clock uncertainty            0.025    -0.153    
    ILOGIC_X1Y119        IDDR (Hold_iddr_C_D)         0.191     0.038    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.500ns  (logic 3.499ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.748ns = ( 11.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.079    11.748    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472    12.220 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.221    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    F21                  OBUF (Prop_obuf_I_O)         3.027    15.248 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.248    RGMII_0_td[1]
    F21                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770     6.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.248    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.483ns  (logic 3.482ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.748ns = ( 11.748 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.079    11.748    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y103        ODDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.472    12.220 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.221    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    F22                  OBUF (Prop_obuf_I_O)         3.010    15.231 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.231    RGMII_0_td[2]
    F22                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770     6.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.231    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.475ns  (logic 3.474ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.741ns = ( 11.741 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.472    12.213 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    E21                  OBUF (Prop_obuf_I_O)         3.002    15.216 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.216    RGMII_0_td[0]
    E21                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770     6.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.216    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.465ns  (logic 3.464ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.749ns = ( 11.749 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.080    11.749    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y101        ODDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.472    12.221 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    12.222    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    G22                  OBUF (Prop_obuf_I_O)         2.992    15.215 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    15.215    RGMII_0_tx_ctl
    G22                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770     6.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.451ns  (logic 3.450ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.212ns = ( 22.212 - 12.000 ) 
    Source Clock Delay      (SCD):    7.746ns = ( 11.746 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.077    11.746    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.472    12.218 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    12.219    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    G20                  OBUF (Prop_obuf_I_O)         2.978    15.197 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    15.197    RGMII_0_td[3]
    G20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.179 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770     6.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.032 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     9.135 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    10.967    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.411    11.378 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.379    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         2.833    14.212 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.212    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism              0.726    14.939    
                         output delay                 1.000    15.939    
  -------------------------------------------------------------------
                         required time                         15.939    
                         arrival time                         -15.197    
  -------------------------------------------------------------------
                         slack                                  0.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.215ns  (logic 3.214ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.972ns = ( 14.972 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.837    14.972    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y106        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.411    15.383 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.384    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    G20                  OBUF (Prop_obuf_I_O)         2.803    18.187 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.187    RGMII_0_td[3]
    G20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.187    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.229ns  (logic 3.228ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.974ns = ( 14.974 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.839    14.974    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y101        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.411    15.385 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    15.386    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    G22                  OBUF (Prop_obuf_I_O)         2.817    18.203 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    18.203    RGMII_0_tx_ctl
    G22                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.203    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.239ns  (logic 3.238ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.967ns = ( 14.967 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.832    14.967    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y116        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.411    15.378 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.379    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    E21                  OBUF (Prop_obuf_I_O)         2.827    18.206 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.206    RGMII_0_td[0]
    E21                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.206    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.246ns  (logic 3.245ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.973ns = ( 14.973 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.838    14.973    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y103        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.411    15.384 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.385    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    F22                  OBUF (Prop_obuf_I_O)         2.834    18.219 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.219    RGMII_0_td[2]
    F22                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.219    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.264ns  (logic 3.263ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.223ns = ( 15.223 - 4.000 ) 
    Source Clock Delay      (SCD):    6.973ns = ( 14.973 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.770    10.949    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.838    14.973    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y104        ODDR                                         r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.411    15.384 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    15.385    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    F21                  OBUF (Prop_obuf_I_O)         2.852    18.236 r  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    18.236    RGMII_0_td[1]
    F21                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     5.193    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.294 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/i_bufg_clk_in/O
                         net (fo=109, routed)         1.980     7.274    ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin_out
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.362 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.568    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.669 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          2.072    11.741    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y115        ODDR (Prop_oddr_C_Q)         0.472    12.213 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    12.214    ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    D21                  OBUF (Prop_obuf_I_O)         3.009    15.223 f  ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    15.223    RGMII_0_txc
    D21                                                               f  RGMII_0_txc (OUT)
                         clock pessimism             -0.726    14.497    
                         clock uncertainty            0.066    14.562    
                         output delay                 2.600    17.162    
  -------------------------------------------------------------------
                         required time                        -17.162    
                         arrival time                          18.236    
  -------------------------------------------------------------------
                         slack                                  1.074    





