Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 0bc875bf54fa48869e07d0694a159533 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createTable.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'x' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/createCrossSign.v:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'width' [D:/WORK/YEAR2/CPE223/Final/FinalProject_XOgame/FinalProject_XOgame.srcs/sources_1/new/text_test.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_25mHz
Compiling module xil_defaultlib.createSquare
Compiling module xil_defaultlib.createCrossSign
Compiling module xil_defaultlib.text_test
Compiling module xil_defaultlib.createCircleSign
Compiling module xil_defaultlib.createTable
Compiling module xil_defaultlib.VGA_display_default
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
