{"Source Block": ["hdl/projects/common/a5gte/system_top.v@97:107@HdlIdDef", "  wire    [ 4:0]  eth_tx_data_l;\n  wire    [ 4:0]  phy_rx_data_h;\n  wire    [ 4:0]  phy_rx_data_l;\n\n  reg     [ 4:0]  eth_tx_data_h_d;\n  reg     [ 4:0]  phy_rx_data_h_d;\n\n  // RX path\n\n  altera_pll #(\n    .fractional_vco_multiplier(\"false\"),\n"], "Clone Blocks": [["hdl/projects/common/a5gte/system_top.v@93:103", "\n  wire            eth_rx_clk_90;\n  wire            eth_tx_clk_90;\n  wire    [ 4:0]  eth_tx_data_h;\n  wire    [ 4:0]  eth_tx_data_l;\n  wire    [ 4:0]  phy_rx_data_h;\n  wire    [ 4:0]  phy_rx_data_l;\n\n  reg     [ 4:0]  eth_tx_data_h_d;\n  reg     [ 4:0]  phy_rx_data_h_d;\n\n"], ["hdl/projects/common/a5gte/system_top.v@96:106", "  wire    [ 4:0]  eth_tx_data_h;\n  wire    [ 4:0]  eth_tx_data_l;\n  wire    [ 4:0]  phy_rx_data_h;\n  wire    [ 4:0]  phy_rx_data_l;\n\n  reg     [ 4:0]  eth_tx_data_h_d;\n  reg     [ 4:0]  phy_rx_data_h_d;\n\n  // RX path\n\n  altera_pll #(\n"], ["hdl/projects/common/a5gte/system_top.v@94:104", "  wire            eth_rx_clk_90;\n  wire            eth_tx_clk_90;\n  wire    [ 4:0]  eth_tx_data_h;\n  wire    [ 4:0]  eth_tx_data_l;\n  wire    [ 4:0]  phy_rx_data_h;\n  wire    [ 4:0]  phy_rx_data_l;\n\n  reg     [ 4:0]  eth_tx_data_h_d;\n  reg     [ 4:0]  phy_rx_data_h_d;\n\n  // RX path\n"]], "Diff Content": {"Delete": [], "Add": [[102, "  reg     [ 4:0]  phy_rx_data_h_d1;\n"], [102, "  reg     [ 4:0]  phy_rx_data_l_d;\n"]]}}