Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 11:24:34 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proj_top_timing_summary_routed.rpt -pb proj_top_timing_summary_routed.pb -rpx proj_top_timing_summary_routed.rpx -warn_on_violation
| Design       : proj_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.531        0.000                      0                  198        0.136        0.000                      0                  198        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.531        0.000                      0                  198        0.136        0.000                      0                  198        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.920ns (54.928%)  route 1.575ns (45.072%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.575     7.109    go_deb/count_reg[21]
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.233    go_deb/count[0]_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.783 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    go_deb/count_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    go_deb/count_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    go_deb/count_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    go_deb/count_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    go_deb/count_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.573 r  go_deb/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.573    go_deb/count_reg[20]_i_1_n_6
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062    15.104    go_deb/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 reset_deb/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.902ns (54.711%)  route 1.574ns (45.289%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  reset_deb/count_reg[23]/Q
                         net (fo=27, routed)          1.574     7.109    reset_deb/count_reg[23]
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.233 r  reset_deb/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.233    reset_deb/count[0]_i_6__0_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.765 r  reset_deb/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    reset_deb/count_reg[0]_i_1__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  reset_deb/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    reset_deb/count_reg[4]_i_1__0_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  reset_deb/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    reset_deb/count_reg[8]_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  reset_deb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.107    reset_deb/count_reg[12]_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  reset_deb/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.221    reset_deb/count_reg[16]_i_1__0_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.555 r  reset_deb/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.555    reset_deb/count_reg[20]_i_1__0_n_6
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.439    14.780    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[21]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.062    15.105    reset_deb/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 1.899ns (54.656%)  route 1.575ns (45.344%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.575     7.109    go_deb/count_reg[21]
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.233    go_deb/count[0]_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.783 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    go_deb/count_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    go_deb/count_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    go_deb/count_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    go_deb/count_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    go_deb/count_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.552 r  go_deb/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.552    go_deb/count_reg[20]_i_1_n_4
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[23]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062    15.104    go_deb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 StateLogic/current_out_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/zero_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.870ns (27.999%)  route 2.237ns (72.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.547     5.068    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/current_out_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.419     5.487 f  StateLogic/current_out_val_reg[7]/Q
                         net (fo=12, routed)          0.926     6.413    StateLogic/Q[7]
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.299     6.712 r  StateLogic/zero_flag_i_2/O
                         net (fo=1, routed)           0.665     7.377    StateLogic/zero_flag_i_2_n_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I1_O)        0.152     7.529 r  StateLogic/zero_flag_i_1/O
                         net (fo=1, routed)           0.646     8.176    StateLogic/zero_flag_i_1_n_0
    SLICE_X35Y28         FDRE                                         r  StateLogic/zero_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.432    14.773    StateLogic/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  StateLogic/zero_flag_reg/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)       -0.269    14.729    StateLogic/zero_flag_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 reset_deb/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.881ns (54.436%)  route 1.574ns (45.564%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  reset_deb/count_reg[23]/Q
                         net (fo=27, routed)          1.574     7.109    reset_deb/count_reg[23]
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.233 r  reset_deb/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.233    reset_deb/count[0]_i_6__0_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.765 r  reset_deb/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    reset_deb/count_reg[0]_i_1__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  reset_deb/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    reset_deb/count_reg[4]_i_1__0_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  reset_deb/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    reset_deb/count_reg[8]_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  reset_deb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.107    reset_deb/count_reg[12]_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  reset_deb/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.221    reset_deb/count_reg[16]_i_1__0_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.534 r  reset_deb/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.534    reset_deb/count_reg[20]_i_1__0_n_4
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.439    14.780    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[23]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X28Y17         FDRE (Setup_fdre_C_D)        0.062    15.105    reset_deb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 1.806ns (53.409%)  route 1.575ns (46.591%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.575     7.109    go_deb/count_reg[21]
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.233    go_deb/count[0]_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.783 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    go_deb/count_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    go_deb/count_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    go_deb/count_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    go_deb/count_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.459 r  go_deb/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.459    go_deb/count_reg[16]_i_1_n_6
    SLICE_X33Y16         FDRE                                         r  go_deb/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.438    14.779    go_deb/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  go_deb/count_reg[17]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.062    15.081    go_deb/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.825ns (53.669%)  route 1.575ns (46.331%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.575     7.109    go_deb/count_reg[21]
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.233    go_deb/count[0]_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.783 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    go_deb/count_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    go_deb/count_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    go_deb/count_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    go_deb/count_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    go_deb/count_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.478 r  go_deb/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.478    go_deb/count_reg[20]_i_1_n_5
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[22]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062    15.104    go_deb/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 reset_deb/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.788ns (53.176%)  route 1.574ns (46.824%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.557     5.078    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  reset_deb/count_reg[23]/Q
                         net (fo=27, routed)          1.574     7.109    reset_deb/count_reg[23]
    SLICE_X28Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.233 r  reset_deb/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.233    reset_deb/count[0]_i_6__0_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.765 r  reset_deb/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    reset_deb/count_reg[0]_i_1__0_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  reset_deb/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    reset_deb/count_reg[4]_i_1__0_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  reset_deb/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    reset_deb/count_reg[8]_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  reset_deb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.107    reset_deb/count_reg[12]_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.441 r  reset_deb/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.441    reset_deb/count_reg[16]_i_1__0_n_6
    SLICE_X28Y16         FDRE                                         r  reset_deb/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.440    14.781    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  reset_deb/count_reg[17]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.062    15.082    reset_deb/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.809ns (53.450%)  route 1.575ns (46.550%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.575     7.109    go_deb/count_reg[21]
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.233    go_deb/count[0]_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.783 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    go_deb/count_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    go_deb/count_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    go_deb/count_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    go_deb/count_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    go_deb/count_reg[16]_i_1_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.462 r  go_deb/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.462    go_deb/count_reg[20]_i_1_n_7
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437    14.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[20]/C
                         clock pessimism              0.299    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062    15.104    go_deb/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.785ns (53.118%)  route 1.575ns (46.882%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.575     7.109    go_deb/count_reg[21]
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.124     7.233 r  go_deb/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.233    go_deb/count[0]_i_5_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.783 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.783    go_deb/count_reg[0]_i_1_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    go_deb/count_reg[4]_i_1_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    go_deb/count_reg[8]_i_1_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    go_deb/count_reg[12]_i_1_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.438 r  go_deb/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.438    go_deb/count_reg[16]_i_1_n_4
    SLICE_X33Y16         FDRE                                         r  go_deb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.438    14.779    go_deb/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  go_deb/count_reg[19]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.062    15.081    go_deb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  6.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 REG_A/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/current_out_val_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.551     1.434    REG_A/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  REG_A/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  REG_A/q_reg[6]/Q
                         net (fo=4, routed)           0.071     1.646    StateLogic/current_out_val_reg[7]_0[6]
    SLICE_X32Y23         FDRE                                         r  StateLogic/current_out_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/current_out_val_reg[6]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.076     1.510    StateLogic/current_out_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 REG_A/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/current_out_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.623%)  route 0.074ns (34.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.551     1.434    REG_A/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  REG_A/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  REG_A/q_reg[7]/Q
                         net (fo=3, routed)           0.074     1.649    StateLogic/current_out_val_reg[7]_0[7]
    SLICE_X32Y23         FDRE                                         r  StateLogic/current_out_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/current_out_val_reg[7]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.078     1.512    StateLogic/current_out_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 StateLogic/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  StateLogic/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/FSM_onehot_currentState_reg[0]/Q
                         net (fo=4, routed)           0.076     1.654    StateLogic/FSM_onehot_currentState_reg_n_0_[0]
    SLICE_X32Y21         FDRE                                         r  StateLogic/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.820     1.947    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  StateLogic/FSM_onehot_currentState_reg[1]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.075     1.511    StateLogic/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 REG_A/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/current_out_val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.551     1.434    REG_A/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  REG_A/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  REG_A/q_reg[4]/Q
                         net (fo=6, routed)           0.082     1.657    StateLogic/current_out_val_reg[7]_0[4]
    SLICE_X32Y23         FDRE                                         r  StateLogic/current_out_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/current_out_val_reg[4]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.071     1.505    StateLogic/current_out_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 StateLogic/reg_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_B/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y21         FDRE                                         r  StateLogic/reg_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/reg_B_reg[3]/Q
                         net (fo=1, routed)           0.102     1.679    REG_B/q_reg[3]_1[3]
    SLICE_X33Y21         FDRE                                         r  REG_B/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.820     1.947    REG_B/clk_IBUF_BUFG
    SLICE_X33Y21         FDRE                                         r  REG_B/q_reg[3]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.071     1.521    REG_B/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 StateLogic/adderOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_A_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  StateLogic/adderOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/adderOut_reg[3]/Q
                         net (fo=1, routed)           0.110     1.687    StateLogic/adderOut[3]
    SLICE_X31Y23         FDRE                                         r  StateLogic/reg_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  StateLogic/reg_A_reg[3]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.070     1.517    StateLogic/reg_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 reset_deb/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/z_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.557     1.440    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  reset_deb/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  reset_deb/count_reg[22]/Q
                         net (fo=26, routed)          0.088     1.669    reset_deb/count_reg[22]
    SLICE_X29Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.714 r  reset_deb/z_i_1__0/O
                         net (fo=1, routed)           0.000     1.714    reset_deb/z_i_1__0_n_0
    SLICE_X29Y17         FDRE                                         r  reset_deb/z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.825     1.952    reset_deb/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  reset_deb/z_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091     1.544    reset_deb/z_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 REG_A/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/current_out_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.453%)  route 0.138ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.551     1.434    REG_A/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  REG_A/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  REG_A/q_reg[0]/Q
                         net (fo=5, routed)           0.138     1.714    StateLogic/current_out_val_reg[7]_0[0]
    SLICE_X31Y24         FDRE                                         r  StateLogic/current_out_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.816     1.943    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/current_out_val_reg[0]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.070     1.535    StateLogic/current_out_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 StateLogic/reg_A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_A/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.486%)  route 0.116ns (41.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  StateLogic/reg_A_reg[1]/Q
                         net (fo=1, routed)           0.116     1.715    REG_A/q_reg[7]_0[1]
    SLICE_X29Y23         FDRE                                         r  REG_A/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.818     1.945    REG_A/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  REG_A/q_reg[1]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.066     1.533    REG_A/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 StateLogic/reg_A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_A/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.421%)  route 0.105ns (42.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  StateLogic/reg_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/reg_A_reg[3]/Q
                         net (fo=1, routed)           0.105     1.680    REG_A/q_reg[7]_0[3]
    SLICE_X32Y23         FDRE                                         r  REG_A/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     1.944    REG_A/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  REG_A/q_reg[3]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.046     1.493    REG_A/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y23   REG_A/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y23   REG_A/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y21   REG_A/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   REG_A/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   REG_A/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y22   REG_A/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   REG_A/q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y23   REG_A/q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y22   REG_B/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   REG_A/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   REG_A/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   REG_A/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   REG_A/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   REG_A/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y23   REG_A/q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 4.531ns (46.714%)  route 5.169ns (53.286%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.544     5.065    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/bcd/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  SEG_CTL/bcd/A_reg[0]/Q
                         net (fo=1, routed)           0.986     6.570    SEG_CTL/bcd/LED0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.694 f  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.234     7.928    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.080 r  SEG_CTL/bcd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.948    11.028    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737    14.765 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.765    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.297ns (44.524%)  route 5.355ns (55.476%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.544     5.065    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/bcd/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/bcd/A_reg[0]/Q
                         net (fo=1, routed)           0.986     6.570    SEG_CTL/bcd/LED0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.234     7.928    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.124     8.052 r  SEG_CTL/bcd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.134    11.186    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.717 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.717    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 4.270ns (45.211%)  route 5.175ns (54.789%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.544     5.065    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/bcd/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/bcd/A_reg[0]/Q
                         net (fo=1, routed)           0.986     6.570    SEG_CTL/bcd/LED0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.236     7.930    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.054 r  SEG_CTL/bcd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.953    11.006    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.511 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.511    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 4.522ns (48.271%)  route 4.846ns (51.729%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.544     5.065    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/bcd/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/bcd/A_reg[0]/Q
                         net (fo=1, routed)           0.986     6.570    SEG_CTL/bcd/LED0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.694 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.236     7.930    SEG_CTL/bcd/display_bin[0]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.152     8.082 r  SEG_CTL/bcd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.624    10.705    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.728    14.433 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.433    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.162ns  (logic 4.448ns (48.547%)  route 4.714ns (51.453%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.544     5.065    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  SEG_CTL/bcd/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  SEG_CTL/bcd/D_reg[1]/Q
                         net (fo=1, routed)           0.859     6.380    SEG_CTL/bcd/LED3[1]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.504 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.103     7.607    SEG_CTL/bcd/display_bin[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.154     7.761 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.752    10.513    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    14.227 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.227    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.983ns  (logic 4.240ns (47.194%)  route 4.744ns (52.806%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.544     5.065    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  SEG_CTL/bcd/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  SEG_CTL/bcd/D_reg[1]/Q
                         net (fo=1, routed)           0.859     6.380    SEG_CTL/bcd/LED3[1]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.504 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.103     7.607    SEG_CTL/bcd/display_bin[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I3_O)        0.124     7.731 r  SEG_CTL/bcd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.782    10.513    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.049 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.049    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/D_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 4.233ns (48.357%)  route 4.521ns (51.643%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.544     5.065    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  SEG_CTL/bcd/D_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  SEG_CTL/bcd/D_reg[1]/Q
                         net (fo=1, routed)           0.859     6.380    SEG_CTL/bcd/LED3[1]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.504 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.108     7.612    SEG_CTL/bcd/display_bin[1]
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.736 r  SEG_CTL/bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.554    10.290    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.819 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.819    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/zero_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 3.977ns (47.247%)  route 4.441ns (52.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.550     5.071    StateLogic/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  StateLogic/zero_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  StateLogic/zero_flag_reg/Q
                         net (fo=1, routed)           4.441     9.968    zero_flag_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.490 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000    13.490    zero_flag
    L1                                                                r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 4.395ns (54.052%)  route 3.736ns (45.947%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.546     5.067    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.055     6.641    SEG_CTL/p_0_in[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.793 r  SEG_CTL/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.681     9.473    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    13.198 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.198    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.381ns (54.222%)  route 3.699ns (45.778%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.546     5.067    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.518     5.585 f  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.048     6.633    SEG_CTL/p_0_in[1]
    SLICE_X36Y25         LUT2 (Prop_lut2_I1_O)        0.152     6.785 r  SEG_CTL/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.650     9.436    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.147 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.147    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.343ns (63.264%)  route 0.780ns (36.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  StateLogic/current_out_val_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.780     2.357    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.559 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.559    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.351ns (63.394%)  route 0.780ns (36.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.555     1.438    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  StateLogic/current_out_val_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  StateLogic/current_out_val_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.780     2.359    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.569 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.569    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.351ns (62.743%)  route 0.802ns (37.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.555     1.438    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  StateLogic/current_out_val_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  StateLogic/current_out_val_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.802     2.381    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.592 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.592    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.343ns (61.094%)  route 0.855ns (38.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.555     1.438    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  StateLogic/current_out_val_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  StateLogic/current_out_val_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.855     2.434    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.636 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.636    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.357ns (59.427%)  route 0.926ns (40.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.555     1.438    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  StateLogic/current_out_val_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  StateLogic/current_out_val_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.926     2.505    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.721 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.721    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.347ns (58.068%)  route 0.973ns (41.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  StateLogic/current_out_val_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.973     2.550    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.756 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.756    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.348ns (56.642%)  route 1.032ns (43.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  StateLogic/current_out_val_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.032     2.609    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.816 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.816    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.372ns (57.115%)  route 1.030ns (42.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  StateLogic/current_out_val_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/current_out_val_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.030     2.604    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.835 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.835    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.461ns (58.379%)  route 1.042ns (41.621%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     1.432    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  SEG_CTL/bcd/C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  SEG_CTL/bcd/C_reg[2]/Q
                         net (fo=1, routed)           0.054     1.627    SEG_CTL/bcd/LED2[2]
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.672 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.275     1.948    SEG_CTL/bcd/display_bin[2]
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.993 r  SEG_CTL/bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.712     2.705    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.935 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.935    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/C_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.517ns (59.221%)  route 1.045ns (40.779%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     1.432    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  SEG_CTL/bcd/C_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  SEG_CTL/bcd/C_reg[2]/Q
                         net (fo=1, routed)           0.054     1.627    SEG_CTL/bcd/LED2[2]
    SLICE_X34Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.672 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     1.902    SEG_CTL/bcd/display_bin[2]
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.043     1.945 r  SEG_CTL/bcd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.761     2.706    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.288     3.994 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.994    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            StateLogic/add_sub_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.280ns  (logic 1.456ns (34.019%)  route 2.824ns (65.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sub_IBUF_inst/O
                         net (fo=1, routed)           2.824     4.280    StateLogic/sub_IBUF
    SLICE_X33Y23         FDRE                                         r  StateLogic/add_sub_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.430     4.771    StateLogic/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  StateLogic/add_sub_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/held_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 1.578ns (37.397%)  route 2.641ns (62.603%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.122     3.576    reset_deb/reset_IBUF
    SLICE_X29Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.700 r  reset_deb/held_i_1__0/O
                         net (fo=1, routed)           0.519     4.219    reset_deb/held_i_1__0_n_0
    SLICE_X29Y16         FDRE                                         r  reset_deb/held_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.440     4.781    reset_deb/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  reset_deb/held_reg/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/held_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.164ns  (logic 1.565ns (37.591%)  route 2.599ns (62.409%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  go_IBUF_inst/O
                         net (fo=27, routed)          2.197     3.638    go_deb/go_IBUF
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.124     3.762 r  go_deb/held_i_1/O
                         net (fo=1, routed)           0.402     4.164    go_deb/held_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  go_deb/held_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.439     4.780    go_deb/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  go_deb/held_reg/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/z_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.874ns  (logic 1.441ns (37.209%)  route 2.432ns (62.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  go_IBUF_inst/O
                         net (fo=27, routed)          2.432     3.874    go_deb/go_IBUF
    SLICE_X32Y17         FDRE                                         r  go_deb/z_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437     4.778    go_deb/clk_IBUF_BUFG
    SLICE_X32Y17         FDRE                                         r  go_deb/z_reg/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.441ns (39.120%)  route 2.243ns (60.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  go_IBUF_inst/O
                         net (fo=27, routed)          2.243     3.684    go_deb/go_IBUF
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437     4.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[20]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.441ns (39.120%)  route 2.243ns (60.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  go_IBUF_inst/O
                         net (fo=27, routed)          2.243     3.684    go_deb/go_IBUF
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437     4.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[21]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.441ns (39.120%)  route 2.243ns (60.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  go_IBUF_inst/O
                         net (fo=27, routed)          2.243     3.684    go_deb/go_IBUF
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437     4.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[22]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.441ns (39.120%)  route 2.243ns (60.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  go_IBUF_inst/O
                         net (fo=27, routed)          2.243     3.684    go_deb/go_IBUF
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.437     4.778    go_deb/clk_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  go_deb/count_reg[23]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/held_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 1.441ns (40.272%)  route 2.138ns (59.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  go_IBUF_inst/O
                         net (fo=27, routed)          2.138     3.579    go_deb/go_IBUF
    SLICE_X32Y15         FDRE                                         r  go_deb/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.439     4.780    go_deb/clk_IBUF_BUFG
    SLICE_X32Y15         FDRE                                         r  go_deb/held_reg/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            StateLogic/reg_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.558ns  (logic 1.464ns (41.146%)  route 2.094ns (58.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_IBUF[2]_inst/O
                         net (fo=1, routed)           2.094     3.558    StateLogic/reg_B_reg[3]_1[2]
    SLICE_X28Y22         FDRE                                         r  StateLogic/reg_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.433     4.774    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  StateLogic/reg_B_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.222ns (23.988%)  route 0.703ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.925    reset_deb/reset_IBUF
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.222ns (23.988%)  route 0.703ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.925    reset_deb/reset_IBUF
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.222ns (23.988%)  route 0.703ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.925    reset_deb/reset_IBUF
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.222ns (23.988%)  route 0.703ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.703     0.925    reset_deb/reset_IBUF
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  reset_deb/count_reg[15]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.611%)  route 0.760ns (78.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.760     0.970    go_deb/go_IBUF
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    go_deb/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[4]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.611%)  route 0.760ns (78.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.760     0.970    go_deb/go_IBUF
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    go_deb/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[5]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.611%)  route 0.760ns (78.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.760     0.970    go_deb/go_IBUF
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    go_deb/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[6]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.611%)  route 0.760ns (78.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.760     0.970    go_deb/go_IBUF
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    go_deb/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  go_deb/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.222ns (22.440%)  route 0.767ns (77.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.767     0.989    reset_deb/reset_IBUF
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.222ns (22.440%)  route 0.767ns (77.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.767     0.989    reset_deb/reset_IBUF
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[11]/C





