component ctrlfact
	port (
		rst: in STD_LOGIC;
		clk: in STD_LOGIC;
		dato: out STD_LOGIC_VECTOR (3 downto 0);
		fin: out STD_LOGIC;
		Ent1: in STD_LOGIC;
		Ent2: in STD_LOGIC);
end component;


instance_name : ctrlfact
( rst => ,
 clk => ,
 dato => ,
 fin => ,
 Ent1 => ,
 Ent2 => );
