Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4d399e8d1a834396821405de379aa976 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [VRFC 10-3006] 'C:/Users/nccas/VivadoWorkspace/gba/vivado/control/control.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/cpu_tb.vdb' needs to be re-saved since 'xil_defaultlib.z80_inst' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.cpu_tb' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.cpu_tb in library work located at xsim.dir/work.
