// Seed: 1807275731
module module_0 (
    output wand id_0,
    input wor id_1,
    output tri id_2#(.id_6(1)),
    input supply1 id_3,
    input supply1 id_4
);
  wire id_7;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
  assign id_6 = id_6;
  genvar id_9;
  genvar id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri id_3
);
  assign id_1 = id_3;
  buf primCall (id_1, id_0);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input  tri id_0,
    output wor id_1
);
  logic id_3;
endmodule
