{
	"version": "1.0",
	"modules": {
		"vitis_design": {
			"proto_instances": {
				"/CIPS_0/FPD_AXI_NOC_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "fpd_axi_noc_axi0_clk"},
						"ARADDR": { "actual": "FPD_AXI_NOC_0_araddr[63:0]"},
						"ARBURST": { "actual": "FPD_AXI_NOC_0_arburst[1:0]"},
						"ARCACHE": { "actual": "FPD_AXI_NOC_0_arcache[3:0]"},
						"ARID": { "actual": "FPD_AXI_NOC_0_arid[15:0]"},
						"ARLEN": { "actual": "FPD_AXI_NOC_0_arlen[7:0]"},
						"ARLOCK": { "actual": "FPD_AXI_NOC_0_arlock"},
						"ARPROT": { "actual": "FPD_AXI_NOC_0_arprot[2:0]"},
						"ARQOS": { "actual": "FPD_AXI_NOC_0_arqos[3:0]"},
						"ARREADY": { "actual": "FPD_AXI_NOC_0_arready"},
						"ARSIZE": { "actual": "FPD_AXI_NOC_0_arsize[2:0]"},
						"ARUSER": { "actual": "FPD_AXI_NOC_0_aruser[17:0]"},
						"ARVALID": { "actual": "FPD_AXI_NOC_0_arvalid"},
						"AWADDR": { "actual": "FPD_AXI_NOC_0_awaddr[63:0]"},
						"AWBURST": { "actual": "FPD_AXI_NOC_0_awburst[1:0]"},
						"AWCACHE": { "actual": "FPD_AXI_NOC_0_awcache[3:0]"},
						"AWID": { "actual": "FPD_AXI_NOC_0_awid[15:0]"},
						"AWLEN": { "actual": "FPD_AXI_NOC_0_awlen[7:0]"},
						"AWLOCK": { "actual": "FPD_AXI_NOC_0_awlock"},
						"AWPROT": { "actual": "FPD_AXI_NOC_0_awprot[2:0]"},
						"AWQOS": { "actual": "FPD_AXI_NOC_0_awqos[3:0]"},
						"AWREADY": { "actual": "FPD_AXI_NOC_0_awready"},
						"AWSIZE": { "actual": "FPD_AXI_NOC_0_awsize[2:0]"},
						"AWUSER": { "actual": "FPD_AXI_NOC_0_awuser[17:0]"},
						"AWVALID": { "actual": "FPD_AXI_NOC_0_awvalid"},
						"BID": { "actual": "FPD_AXI_NOC_0_bid[15:0]"},
						"BREADY": { "actual": "FPD_AXI_NOC_0_bready"},
						"BRESP": { "actual": "FPD_AXI_NOC_0_bresp[1:0]"},
						"BVALID": { "actual": "FPD_AXI_NOC_0_bvalid"},
						"RDATA": { "actual": "FPD_AXI_NOC_0_rdata[127:0]"},
						"RID": { "actual": "FPD_AXI_NOC_0_rid[15:0]"},
						"RLAST": { "actual": "FPD_AXI_NOC_0_rlast"},
						"RREADY": { "actual": "FPD_AXI_NOC_0_rready"},
						"RRESP": { "actual": "FPD_AXI_NOC_0_rresp[1:0]"},
						"RVALID": { "actual": "FPD_AXI_NOC_0_rvalid"},
						"WDATA": { "actual": "FPD_AXI_NOC_0_wdata[127:0]"},
						"WLAST": { "actual": "FPD_AXI_NOC_0_wlast"},
						"WREADY": { "actual": "FPD_AXI_NOC_0_wready"},
						"WSTRB": { "actual": "FPD_AXI_NOC_0_wstrb[15:0]"},
						"WVALID": { "actual": "FPD_AXI_NOC_0_wvalid"}
					}
				},
				"/CIPS_0/FPD_AXI_NOC_1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "fpd_axi_noc_axi1_clk"},
						"ARADDR": { "actual": "FPD_AXI_NOC_1_araddr[63:0]"},
						"ARBURST": { "actual": "FPD_AXI_NOC_1_arburst[1:0]"},
						"ARCACHE": { "actual": "FPD_AXI_NOC_1_arcache[3:0]"},
						"ARID": { "actual": "FPD_AXI_NOC_1_arid[15:0]"},
						"ARLEN": { "actual": "FPD_AXI_NOC_1_arlen[7:0]"},
						"ARLOCK": { "actual": "FPD_AXI_NOC_1_arlock"},
						"ARPROT": { "actual": "FPD_AXI_NOC_1_arprot[2:0]"},
						"ARQOS": { "actual": "FPD_AXI_NOC_1_arqos[3:0]"},
						"ARREADY": { "actual": "FPD_AXI_NOC_1_arready"},
						"ARSIZE": { "actual": "FPD_AXI_NOC_1_arsize[2:0]"},
						"ARUSER": { "actual": "FPD_AXI_NOC_1_aruser[17:0]"},
						"ARVALID": { "actual": "FPD_AXI_NOC_1_arvalid"},
						"AWADDR": { "actual": "FPD_AXI_NOC_1_awaddr[63:0]"},
						"AWBURST": { "actual": "FPD_AXI_NOC_1_awburst[1:0]"},
						"AWCACHE": { "actual": "FPD_AXI_NOC_1_awcache[3:0]"},
						"AWID": { "actual": "FPD_AXI_NOC_1_awid[15:0]"},
						"AWLEN": { "actual": "FPD_AXI_NOC_1_awlen[7:0]"},
						"AWLOCK": { "actual": "FPD_AXI_NOC_1_awlock"},
						"AWPROT": { "actual": "FPD_AXI_NOC_1_awprot[2:0]"},
						"AWQOS": { "actual": "FPD_AXI_NOC_1_awqos[3:0]"},
						"AWREADY": { "actual": "FPD_AXI_NOC_1_awready"},
						"AWSIZE": { "actual": "FPD_AXI_NOC_1_awsize[2:0]"},
						"AWUSER": { "actual": "FPD_AXI_NOC_1_awuser[17:0]"},
						"AWVALID": { "actual": "FPD_AXI_NOC_1_awvalid"},
						"BID": { "actual": "FPD_AXI_NOC_1_bid[15:0]"},
						"BREADY": { "actual": "FPD_AXI_NOC_1_bready"},
						"BRESP": { "actual": "FPD_AXI_NOC_1_bresp[1:0]"},
						"BVALID": { "actual": "FPD_AXI_NOC_1_bvalid"},
						"RDATA": { "actual": "FPD_AXI_NOC_1_rdata[127:0]"},
						"RID": { "actual": "FPD_AXI_NOC_1_rid[15:0]"},
						"RLAST": { "actual": "FPD_AXI_NOC_1_rlast"},
						"RREADY": { "actual": "FPD_AXI_NOC_1_rready"},
						"RRESP": { "actual": "FPD_AXI_NOC_1_rresp[1:0]"},
						"RVALID": { "actual": "FPD_AXI_NOC_1_rvalid"},
						"WDATA": { "actual": "FPD_AXI_NOC_1_wdata[127:0]"},
						"WLAST": { "actual": "FPD_AXI_NOC_1_wlast"},
						"WREADY": { "actual": "FPD_AXI_NOC_1_wready"},
						"WSTRB": { "actual": "FPD_AXI_NOC_1_wstrb[15:0]"},
						"WVALID": { "actual": "FPD_AXI_NOC_1_wvalid"}
					}
				},
				"/CIPS_0/FPD_CCI_NOC_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "fpd_cci_noc_axi0_clk"},
						"ARADDR": { "actual": "FPD_CCI_NOC_0_araddr[63:0]"},
						"ARBURST": { "actual": "FPD_CCI_NOC_0_arburst[1:0]"},
						"ARCACHE": { "actual": "FPD_CCI_NOC_0_arcache[3:0]"},
						"ARID": { "actual": "FPD_CCI_NOC_0_arid[15:0]"},
						"ARLEN": { "actual": "FPD_CCI_NOC_0_arlen[7:0]"},
						"ARLOCK": { "actual": "FPD_CCI_NOC_0_arlock"},
						"ARPROT": { "actual": "FPD_CCI_NOC_0_arprot[2:0]"},
						"ARQOS": { "actual": "FPD_CCI_NOC_0_arqos[3:0]"},
						"ARREADY": { "actual": "FPD_CCI_NOC_0_arready"},
						"ARSIZE": { "actual": "FPD_CCI_NOC_0_arsize[2:0]"},
						"ARUSER": { "actual": "FPD_CCI_NOC_0_aruser[17:0]"},
						"ARVALID": { "actual": "FPD_CCI_NOC_0_arvalid"},
						"AWADDR": { "actual": "FPD_CCI_NOC_0_awaddr[63:0]"},
						"AWBURST": { "actual": "FPD_CCI_NOC_0_awburst[1:0]"},
						"AWCACHE": { "actual": "FPD_CCI_NOC_0_awcache[3:0]"},
						"AWID": { "actual": "FPD_CCI_NOC_0_awid[15:0]"},
						"AWLEN": { "actual": "FPD_CCI_NOC_0_awlen[7:0]"},
						"AWLOCK": { "actual": "FPD_CCI_NOC_0_awlock"},
						"AWPROT": { "actual": "FPD_CCI_NOC_0_awprot[2:0]"},
						"AWQOS": { "actual": "FPD_CCI_NOC_0_awqos[3:0]"},
						"AWREADY": { "actual": "FPD_CCI_NOC_0_awready"},
						"AWSIZE": { "actual": "FPD_CCI_NOC_0_awsize[2:0]"},
						"AWUSER": { "actual": "FPD_CCI_NOC_0_awuser[17:0]"},
						"AWVALID": { "actual": "FPD_CCI_NOC_0_awvalid"},
						"BID": { "actual": "FPD_CCI_NOC_0_bid[15:0]"},
						"BREADY": { "actual": "FPD_CCI_NOC_0_bready"},
						"BRESP": { "actual": "FPD_CCI_NOC_0_bresp[1:0]"},
						"BVALID": { "actual": "FPD_CCI_NOC_0_bvalid"},
						"RDATA": { "actual": "FPD_CCI_NOC_0_rdata[127:0]"},
						"RID": { "actual": "FPD_CCI_NOC_0_rid[15:0]"},
						"RLAST": { "actual": "FPD_CCI_NOC_0_rlast"},
						"RREADY": { "actual": "FPD_CCI_NOC_0_rready"},
						"RRESP": { "actual": "FPD_CCI_NOC_0_rresp[1:0]"},
						"RVALID": { "actual": "FPD_CCI_NOC_0_rvalid"},
						"WDATA": { "actual": "FPD_CCI_NOC_0_wdata[127:0]"},
						"WLAST": { "actual": "FPD_CCI_NOC_0_wlast"},
						"WREADY": { "actual": "FPD_CCI_NOC_0_wready"},
						"WSTRB": { "actual": "FPD_CCI_NOC_0_wstrb[15:0]"},
						"WUSER": { "actual": "FPD_CCI_NOC_0_wuser[16:0]"},
						"WVALID": { "actual": "FPD_CCI_NOC_0_wvalid"}
					}
				},
				"/CIPS_0/FPD_CCI_NOC_1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "fpd_cci_noc_axi1_clk"},
						"ARADDR": { "actual": "FPD_CCI_NOC_1_araddr[63:0]"},
						"ARBURST": { "actual": "FPD_CCI_NOC_1_arburst[1:0]"},
						"ARCACHE": { "actual": "FPD_CCI_NOC_1_arcache[3:0]"},
						"ARID": { "actual": "FPD_CCI_NOC_1_arid[15:0]"},
						"ARLEN": { "actual": "FPD_CCI_NOC_1_arlen[7:0]"},
						"ARLOCK": { "actual": "FPD_CCI_NOC_1_arlock"},
						"ARPROT": { "actual": "FPD_CCI_NOC_1_arprot[2:0]"},
						"ARQOS": { "actual": "FPD_CCI_NOC_1_arqos[3:0]"},
						"ARREADY": { "actual": "FPD_CCI_NOC_1_arready"},
						"ARSIZE": { "actual": "FPD_CCI_NOC_1_arsize[2:0]"},
						"ARUSER": { "actual": "FPD_CCI_NOC_1_aruser[17:0]"},
						"ARVALID": { "actual": "FPD_CCI_NOC_1_arvalid"},
						"AWADDR": { "actual": "FPD_CCI_NOC_1_awaddr[63:0]"},
						"AWBURST": { "actual": "FPD_CCI_NOC_1_awburst[1:0]"},
						"AWCACHE": { "actual": "FPD_CCI_NOC_1_awcache[3:0]"},
						"AWID": { "actual": "FPD_CCI_NOC_1_awid[15:0]"},
						"AWLEN": { "actual": "FPD_CCI_NOC_1_awlen[7:0]"},
						"AWLOCK": { "actual": "FPD_CCI_NOC_1_awlock"},
						"AWPROT": { "actual": "FPD_CCI_NOC_1_awprot[2:0]"},
						"AWQOS": { "actual": "FPD_CCI_NOC_1_awqos[3:0]"},
						"AWREADY": { "actual": "FPD_CCI_NOC_1_awready"},
						"AWSIZE": { "actual": "FPD_CCI_NOC_1_awsize[2:0]"},
						"AWUSER": { "actual": "FPD_CCI_NOC_1_awuser[17:0]"},
						"AWVALID": { "actual": "FPD_CCI_NOC_1_awvalid"},
						"BID": { "actual": "FPD_CCI_NOC_1_bid[15:0]"},
						"BREADY": { "actual": "FPD_CCI_NOC_1_bready"},
						"BRESP": { "actual": "FPD_CCI_NOC_1_bresp[1:0]"},
						"BVALID": { "actual": "FPD_CCI_NOC_1_bvalid"},
						"RDATA": { "actual": "FPD_CCI_NOC_1_rdata[127:0]"},
						"RID": { "actual": "FPD_CCI_NOC_1_rid[15:0]"},
						"RLAST": { "actual": "FPD_CCI_NOC_1_rlast"},
						"RREADY": { "actual": "FPD_CCI_NOC_1_rready"},
						"RRESP": { "actual": "FPD_CCI_NOC_1_rresp[1:0]"},
						"RVALID": { "actual": "FPD_CCI_NOC_1_rvalid"},
						"WDATA": { "actual": "FPD_CCI_NOC_1_wdata[127:0]"},
						"WLAST": { "actual": "FPD_CCI_NOC_1_wlast"},
						"WREADY": { "actual": "FPD_CCI_NOC_1_wready"},
						"WSTRB": { "actual": "FPD_CCI_NOC_1_wstrb[15:0]"},
						"WUSER": { "actual": "FPD_CCI_NOC_1_wuser[16:0]"},
						"WVALID": { "actual": "FPD_CCI_NOC_1_wvalid"}
					}
				},
				"/CIPS_0/FPD_CCI_NOC_2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "fpd_cci_noc_axi2_clk"},
						"ARADDR": { "actual": "FPD_CCI_NOC_2_araddr[63:0]"},
						"ARBURST": { "actual": "FPD_CCI_NOC_2_arburst[1:0]"},
						"ARCACHE": { "actual": "FPD_CCI_NOC_2_arcache[3:0]"},
						"ARID": { "actual": "FPD_CCI_NOC_2_arid[15:0]"},
						"ARLEN": { "actual": "FPD_CCI_NOC_2_arlen[7:0]"},
						"ARLOCK": { "actual": "FPD_CCI_NOC_2_arlock"},
						"ARPROT": { "actual": "FPD_CCI_NOC_2_arprot[2:0]"},
						"ARQOS": { "actual": "FPD_CCI_NOC_2_arqos[3:0]"},
						"ARREADY": { "actual": "FPD_CCI_NOC_2_arready"},
						"ARSIZE": { "actual": "FPD_CCI_NOC_2_arsize[2:0]"},
						"ARUSER": { "actual": "FPD_CCI_NOC_2_aruser[17:0]"},
						"ARVALID": { "actual": "FPD_CCI_NOC_2_arvalid"},
						"AWADDR": { "actual": "FPD_CCI_NOC_2_awaddr[63:0]"},
						"AWBURST": { "actual": "FPD_CCI_NOC_2_awburst[1:0]"},
						"AWCACHE": { "actual": "FPD_CCI_NOC_2_awcache[3:0]"},
						"AWID": { "actual": "FPD_CCI_NOC_2_awid[15:0]"},
						"AWLEN": { "actual": "FPD_CCI_NOC_2_awlen[7:0]"},
						"AWLOCK": { "actual": "FPD_CCI_NOC_2_awlock"},
						"AWPROT": { "actual": "FPD_CCI_NOC_2_awprot[2:0]"},
						"AWQOS": { "actual": "FPD_CCI_NOC_2_awqos[3:0]"},
						"AWREADY": { "actual": "FPD_CCI_NOC_2_awready"},
						"AWSIZE": { "actual": "FPD_CCI_NOC_2_awsize[2:0]"},
						"AWUSER": { "actual": "FPD_CCI_NOC_2_awuser[17:0]"},
						"AWVALID": { "actual": "FPD_CCI_NOC_2_awvalid"},
						"BID": { "actual": "FPD_CCI_NOC_2_bid[15:0]"},
						"BREADY": { "actual": "FPD_CCI_NOC_2_bready"},
						"BRESP": { "actual": "FPD_CCI_NOC_2_bresp[1:0]"},
						"BVALID": { "actual": "FPD_CCI_NOC_2_bvalid"},
						"RDATA": { "actual": "FPD_CCI_NOC_2_rdata[127:0]"},
						"RID": { "actual": "FPD_CCI_NOC_2_rid[15:0]"},
						"RLAST": { "actual": "FPD_CCI_NOC_2_rlast"},
						"RREADY": { "actual": "FPD_CCI_NOC_2_rready"},
						"RRESP": { "actual": "FPD_CCI_NOC_2_rresp[1:0]"},
						"RVALID": { "actual": "FPD_CCI_NOC_2_rvalid"},
						"WDATA": { "actual": "FPD_CCI_NOC_2_wdata[127:0]"},
						"WLAST": { "actual": "FPD_CCI_NOC_2_wlast"},
						"WREADY": { "actual": "FPD_CCI_NOC_2_wready"},
						"WSTRB": { "actual": "FPD_CCI_NOC_2_wstrb[15:0]"},
						"WUSER": { "actual": "FPD_CCI_NOC_2_wuser[16:0]"},
						"WVALID": { "actual": "FPD_CCI_NOC_2_wvalid"}
					}
				},
				"/CIPS_0/FPD_CCI_NOC_3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "fpd_cci_noc_axi3_clk"},
						"ARADDR": { "actual": "FPD_CCI_NOC_3_araddr[63:0]"},
						"ARBURST": { "actual": "FPD_CCI_NOC_3_arburst[1:0]"},
						"ARCACHE": { "actual": "FPD_CCI_NOC_3_arcache[3:0]"},
						"ARID": { "actual": "FPD_CCI_NOC_3_arid[15:0]"},
						"ARLEN": { "actual": "FPD_CCI_NOC_3_arlen[7:0]"},
						"ARLOCK": { "actual": "FPD_CCI_NOC_3_arlock"},
						"ARPROT": { "actual": "FPD_CCI_NOC_3_arprot[2:0]"},
						"ARQOS": { "actual": "FPD_CCI_NOC_3_arqos[3:0]"},
						"ARREADY": { "actual": "FPD_CCI_NOC_3_arready"},
						"ARSIZE": { "actual": "FPD_CCI_NOC_3_arsize[2:0]"},
						"ARUSER": { "actual": "FPD_CCI_NOC_3_aruser[17:0]"},
						"ARVALID": { "actual": "FPD_CCI_NOC_3_arvalid"},
						"AWADDR": { "actual": "FPD_CCI_NOC_3_awaddr[63:0]"},
						"AWBURST": { "actual": "FPD_CCI_NOC_3_awburst[1:0]"},
						"AWCACHE": { "actual": "FPD_CCI_NOC_3_awcache[3:0]"},
						"AWID": { "actual": "FPD_CCI_NOC_3_awid[15:0]"},
						"AWLEN": { "actual": "FPD_CCI_NOC_3_awlen[7:0]"},
						"AWLOCK": { "actual": "FPD_CCI_NOC_3_awlock"},
						"AWPROT": { "actual": "FPD_CCI_NOC_3_awprot[2:0]"},
						"AWQOS": { "actual": "FPD_CCI_NOC_3_awqos[3:0]"},
						"AWREADY": { "actual": "FPD_CCI_NOC_3_awready"},
						"AWSIZE": { "actual": "FPD_CCI_NOC_3_awsize[2:0]"},
						"AWUSER": { "actual": "FPD_CCI_NOC_3_awuser[17:0]"},
						"AWVALID": { "actual": "FPD_CCI_NOC_3_awvalid"},
						"BID": { "actual": "FPD_CCI_NOC_3_bid[15:0]"},
						"BREADY": { "actual": "FPD_CCI_NOC_3_bready"},
						"BRESP": { "actual": "FPD_CCI_NOC_3_bresp[1:0]"},
						"BVALID": { "actual": "FPD_CCI_NOC_3_bvalid"},
						"RDATA": { "actual": "FPD_CCI_NOC_3_rdata[127:0]"},
						"RID": { "actual": "FPD_CCI_NOC_3_rid[15:0]"},
						"RLAST": { "actual": "FPD_CCI_NOC_3_rlast"},
						"RREADY": { "actual": "FPD_CCI_NOC_3_rready"},
						"RRESP": { "actual": "FPD_CCI_NOC_3_rresp[1:0]"},
						"RVALID": { "actual": "FPD_CCI_NOC_3_rvalid"},
						"WDATA": { "actual": "FPD_CCI_NOC_3_wdata[127:0]"},
						"WLAST": { "actual": "FPD_CCI_NOC_3_wlast"},
						"WREADY": { "actual": "FPD_CCI_NOC_3_wready"},
						"WSTRB": { "actual": "FPD_CCI_NOC_3_wstrb[15:0]"},
						"WUSER": { "actual": "FPD_CCI_NOC_3_wuser[16:0]"},
						"WVALID": { "actual": "FPD_CCI_NOC_3_wvalid"}
					}
				},
				"/CIPS_0/LPD_AXI_NOC_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "lpd_axi_noc_clk"},
						"ARADDR": { "actual": "LPD_AXI_NOC_0_araddr[63:0]"},
						"ARBURST": { "actual": "LPD_AXI_NOC_0_arburst[1:0]"},
						"ARCACHE": { "actual": "LPD_AXI_NOC_0_arcache[3:0]"},
						"ARID": { "actual": "LPD_AXI_NOC_0_arid[15:0]"},
						"ARLEN": { "actual": "LPD_AXI_NOC_0_arlen[7:0]"},
						"ARLOCK": { "actual": "LPD_AXI_NOC_0_arlock"},
						"ARPROT": { "actual": "LPD_AXI_NOC_0_arprot[2:0]"},
						"ARQOS": { "actual": "LPD_AXI_NOC_0_arqos[3:0]"},
						"ARREADY": { "actual": "LPD_AXI_NOC_0_arready"},
						"ARSIZE": { "actual": "LPD_AXI_NOC_0_arsize[2:0]"},
						"ARUSER": { "actual": "LPD_AXI_NOC_0_aruser[17:0]"},
						"ARVALID": { "actual": "LPD_AXI_NOC_0_arvalid"},
						"AWADDR": { "actual": "LPD_AXI_NOC_0_awaddr[63:0]"},
						"AWBURST": { "actual": "LPD_AXI_NOC_0_awburst[1:0]"},
						"AWCACHE": { "actual": "LPD_AXI_NOC_0_awcache[3:0]"},
						"AWID": { "actual": "LPD_AXI_NOC_0_awid[15:0]"},
						"AWLEN": { "actual": "LPD_AXI_NOC_0_awlen[7:0]"},
						"AWLOCK": { "actual": "LPD_AXI_NOC_0_awlock"},
						"AWPROT": { "actual": "LPD_AXI_NOC_0_awprot[2:0]"},
						"AWQOS": { "actual": "LPD_AXI_NOC_0_awqos[3:0]"},
						"AWREADY": { "actual": "LPD_AXI_NOC_0_awready"},
						"AWSIZE": { "actual": "LPD_AXI_NOC_0_awsize[2:0]"},
						"AWUSER": { "actual": "LPD_AXI_NOC_0_awuser[17:0]"},
						"AWVALID": { "actual": "LPD_AXI_NOC_0_awvalid"},
						"BID": { "actual": "LPD_AXI_NOC_0_bid[15:0]"},
						"BREADY": { "actual": "LPD_AXI_NOC_0_bready"},
						"BRESP": { "actual": "LPD_AXI_NOC_0_bresp[1:0]"},
						"BVALID": { "actual": "LPD_AXI_NOC_0_bvalid"},
						"RDATA": { "actual": "LPD_AXI_NOC_0_rdata[127:0]"},
						"RID": { "actual": "LPD_AXI_NOC_0_rid[15:0]"},
						"RLAST": { "actual": "LPD_AXI_NOC_0_rlast"},
						"RREADY": { "actual": "LPD_AXI_NOC_0_rready"},
						"RRESP": { "actual": "LPD_AXI_NOC_0_rresp[1:0]"},
						"RVALID": { "actual": "LPD_AXI_NOC_0_rvalid"},
						"WDATA": { "actual": "LPD_AXI_NOC_0_wdata[127:0]"},
						"WLAST": { "actual": "LPD_AXI_NOC_0_wlast"},
						"WREADY": { "actual": "LPD_AXI_NOC_0_wready"},
						"WSTRB": { "actual": "LPD_AXI_NOC_0_wstrb[15:0]"},
						"WVALID": { "actual": "LPD_AXI_NOC_0_wvalid"}
					}
				},
				"/CIPS_0/M_AXI_FPD": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "m_axi_fpd_aclk"},
						"ARADDR": { "actual": "M_AXI_FPD_araddr[43:0]"},
						"ARBURST": { "actual": "M_AXI_FPD_arburst[1:0]"},
						"ARCACHE": { "actual": "M_AXI_FPD_arcache[3:0]"},
						"ARID": { "actual": "M_AXI_FPD_arid[15:0]"},
						"ARLEN": { "actual": "M_AXI_FPD_arlen[7:0]"},
						"ARLOCK": { "actual": "M_AXI_FPD_arlock"},
						"ARPROT": { "actual": "M_AXI_FPD_arprot[2:0]"},
						"ARQOS": { "actual": "M_AXI_FPD_arqos[3:0]"},
						"ARREADY": { "actual": "M_AXI_FPD_arready"},
						"ARSIZE": { "actual": "M_AXI_FPD_arsize[2:0]"},
						"ARUSER": { "actual": "M_AXI_FPD_aruser[15:0]"},
						"ARVALID": { "actual": "M_AXI_FPD_arvalid"},
						"AWADDR": { "actual": "M_AXI_FPD_awaddr[43:0]"},
						"AWBURST": { "actual": "M_AXI_FPD_awburst[1:0]"},
						"AWCACHE": { "actual": "M_AXI_FPD_awcache[3:0]"},
						"AWID": { "actual": "M_AXI_FPD_awid[15:0]"},
						"AWLEN": { "actual": "M_AXI_FPD_awlen[7:0]"},
						"AWLOCK": { "actual": "M_AXI_FPD_awlock"},
						"AWPROT": { "actual": "M_AXI_FPD_awprot[2:0]"},
						"AWQOS": { "actual": "M_AXI_FPD_awqos[3:0]"},
						"AWREADY": { "actual": "M_AXI_FPD_awready"},
						"AWSIZE": { "actual": "M_AXI_FPD_awsize[2:0]"},
						"AWUSER": { "actual": "M_AXI_FPD_awuser[15:0]"},
						"AWVALID": { "actual": "M_AXI_FPD_awvalid"},
						"BID": { "actual": "M_AXI_FPD_bid[15:0]"},
						"BREADY": { "actual": "M_AXI_FPD_bready"},
						"BRESP": { "actual": "M_AXI_FPD_bresp[1:0]"},
						"BVALID": { "actual": "M_AXI_FPD_bvalid"},
						"RDATA": { "actual": "M_AXI_FPD_rdata[127:0]"},
						"RID": { "actual": "M_AXI_FPD_rid[15:0]"},
						"RLAST": { "actual": "M_AXI_FPD_rlast"},
						"RREADY": { "actual": "M_AXI_FPD_rready"},
						"RRESP": { "actual": "M_AXI_FPD_rresp[1:0]"},
						"RVALID": { "actual": "M_AXI_FPD_rvalid"},
						"WDATA": { "actual": "M_AXI_FPD_wdata[127:0]"},
						"WLAST": { "actual": "M_AXI_FPD_wlast"},
						"WREADY": { "actual": "M_AXI_FPD_wready"},
						"WSTRB": { "actual": "M_AXI_FPD_wstrb[15:0]"},
						"WVALID": { "actual": "M_AXI_FPD_wvalid"}
					}
				},
				"/CIPS_0/PMC_NOC_AXI_0": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "pmc_axi_noc_axi0_clk"},
						"ARADDR": { "actual": "PMC_NOC_AXI_0_araddr[63:0]"},
						"ARBURST": { "actual": "PMC_NOC_AXI_0_arburst[1:0]"},
						"ARCACHE": { "actual": "PMC_NOC_AXI_0_arcache[3:0]"},
						"ARID": { "actual": "PMC_NOC_AXI_0_arid[15:0]"},
						"ARLEN": { "actual": "PMC_NOC_AXI_0_arlen[7:0]"},
						"ARLOCK": { "actual": "PMC_NOC_AXI_0_arlock"},
						"ARPROT": { "actual": "PMC_NOC_AXI_0_arprot[2:0]"},
						"ARQOS": { "actual": "PMC_NOC_AXI_0_arqos[3:0]"},
						"ARREADY": { "actual": "PMC_NOC_AXI_0_arready"},
						"ARREGION": { "actual": "PMC_NOC_AXI_0_arregion[3:0]"},
						"ARSIZE": { "actual": "PMC_NOC_AXI_0_arsize[2:0]"},
						"ARUSER": { "actual": "PMC_NOC_AXI_0_aruser[17:0]"},
						"ARVALID": { "actual": "PMC_NOC_AXI_0_arvalid"},
						"AWADDR": { "actual": "PMC_NOC_AXI_0_awaddr[63:0]"},
						"AWBURST": { "actual": "PMC_NOC_AXI_0_awburst[1:0]"},
						"AWCACHE": { "actual": "PMC_NOC_AXI_0_awcache[3:0]"},
						"AWID": { "actual": "PMC_NOC_AXI_0_awid[15:0]"},
						"AWLEN": { "actual": "PMC_NOC_AXI_0_awlen[7:0]"},
						"AWLOCK": { "actual": "PMC_NOC_AXI_0_awlock"},
						"AWPROT": { "actual": "PMC_NOC_AXI_0_awprot[2:0]"},
						"AWQOS": { "actual": "PMC_NOC_AXI_0_awqos[3:0]"},
						"AWREADY": { "actual": "PMC_NOC_AXI_0_awready"},
						"AWREGION": { "actual": "PMC_NOC_AXI_0_awregion[3:0]"},
						"AWSIZE": { "actual": "PMC_NOC_AXI_0_awsize[2:0]"},
						"AWUSER": { "actual": "PMC_NOC_AXI_0_awuser[17:0]"},
						"AWVALID": { "actual": "PMC_NOC_AXI_0_awvalid"},
						"BID": { "actual": "PMC_NOC_AXI_0_bid[15:0]"},
						"BREADY": { "actual": "PMC_NOC_AXI_0_bready"},
						"BRESP": { "actual": "PMC_NOC_AXI_0_bresp[1:0]"},
						"BUSER": { "actual": "PMC_NOC_AXI_0_buser[15:0]"},
						"BVALID": { "actual": "PMC_NOC_AXI_0_bvalid"},
						"RDATA": { "actual": "PMC_NOC_AXI_0_rdata[127:0]"},
						"RID": { "actual": "PMC_NOC_AXI_0_rid[15:0]"},
						"RLAST": { "actual": "PMC_NOC_AXI_0_rlast"},
						"RREADY": { "actual": "PMC_NOC_AXI_0_rready"},
						"RRESP": { "actual": "PMC_NOC_AXI_0_rresp[1:0]"},
						"RUSER": { "actual": "PMC_NOC_AXI_0_ruser[16:0]"},
						"RVALID": { "actual": "PMC_NOC_AXI_0_rvalid"},
						"WDATA": { "actual": "PMC_NOC_AXI_0_wdata[127:0]"},
						"WID": { "actual": "PMC_NOC_AXI_0_wid[15:0]"},
						"WLAST": { "actual": "PMC_NOC_AXI_0_wlast"},
						"WREADY": { "actual": "PMC_NOC_AXI_0_wready"},
						"WSTRB": { "actual": "PMC_NOC_AXI_0_wstrb[15:0]"},
						"WUSER": { "actual": "PMC_NOC_AXI_0_wuser[16:0]"},
						"WVALID": { "actual": "PMC_NOC_AXI_0_wvalid"}
					}
				},
				"/ConfigNoc/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARADDR": { "actual": "M00_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "M00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M00_AXI_arcache[3:0]"},
						"ARID": { "actual": "M00_AXI_arid[1:0]"},
						"ARLEN": { "actual": "M00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M00_AXI_arready[0:0]"},
						"ARREGION": { "actual": "M00_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "M00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "M00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "M00_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "M00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M00_AXI_awcache[3:0]"},
						"AWID": { "actual": "M00_AXI_awid[1:0]"},
						"AWLEN": { "actual": "M00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M00_AXI_awready[0:0]"},
						"AWREGION": { "actual": "M00_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "M00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "M00_AXI_awvalid[0:0]"},
						"BID": { "actual": "M00_AXI_bid[1:0]"},
						"BREADY": { "actual": "M00_AXI_bready[0:0]"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "M00_AXI_rdata[127:0]"},
						"RID": { "actual": "M00_AXI_rid[1:0]"},
						"RLAST": { "actual": "M00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "M00_AXI_rready[0:0]"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M00_AXI_ruser[16:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "M00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "M00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "M00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "M00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "M00_AXI_wuser[16:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid[0:0]"}
					}
				},
				"/VitisRegion/in_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_stream_tdata[31:0]"},
						"TKEEP": { "actual": "in_stream_tkeep[3:0]"},
						"TLAST": { "actual": "in_stream_tlast[0:0]"},
						"TREADY": { "actual": "in_stream_tready"},
						"TVALID": { "actual": "in_stream_tvalid"}
					}
				},
				"/VitisRegion/in_stream1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_stream1_tdata[31:0]"},
						"TKEEP": { "actual": "in_stream1_tkeep[3:0]"},
						"TLAST": { "actual": "in_stream1_tlast[0:0]"},
						"TREADY": { "actual": "in_stream1_tready"},
						"TVALID": { "actual": "in_stream1_tvalid"}
					}
				},
				"/VitisRegion/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_araddr[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem_arcache[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem_arid[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem_arlock[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem_arready"},
						"ARREGION": { "actual": "m_axi_gmem_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem_arvalid"},
						"AWADDR": { "actual": "m_axi_gmem_awaddr[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem_awcache[3:0]"},
						"AWID": { "actual": "m_axi_gmem_awid[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem_awlock[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem_awready"},
						"AWREGION": { "actual": "m_axi_gmem_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem_awvalid"},
						"BID": { "actual": "m_axi_gmem_bid[0:0]"},
						"BREADY": { "actual": "m_axi_gmem_bready"},
						"BRESP": { "actual": "m_axi_gmem_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_gmem_bvalid"},
						"RDATA": { "actual": "m_axi_gmem_rdata[31:0]"},
						"RID": { "actual": "m_axi_gmem_rid[0:0]"},
						"RLAST": { "actual": "m_axi_gmem_rlast"},
						"RREADY": { "actual": "m_axi_gmem_rready"},
						"RRESP": { "actual": "m_axi_gmem_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_gmem_rvalid"},
						"WDATA": { "actual": "m_axi_gmem_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_gmem_wlast"},
						"WREADY": { "actual": "m_axi_gmem_wready"},
						"WSTRB": { "actual": "m_axi_gmem_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_gmem_wvalid"}
					}
				},
				"/VitisRegion/m_axi_gmem1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem1_araddr[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem1_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem1_arcache[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem1_arid[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem1_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem1_arlock[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem1_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem1_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem1_arready"},
						"ARREGION": { "actual": "m_axi_gmem1_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem1_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem1_arvalid"},
						"AWADDR": { "actual": "m_axi_gmem1_awaddr[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem1_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem1_awcache[3:0]"},
						"AWID": { "actual": "m_axi_gmem1_awid[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem1_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem1_awlock[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem1_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem1_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem1_awready"},
						"AWREGION": { "actual": "m_axi_gmem1_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem1_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem1_awvalid"},
						"BID": { "actual": "m_axi_gmem1_bid[0:0]"},
						"BREADY": { "actual": "m_axi_gmem1_bready"},
						"BRESP": { "actual": "m_axi_gmem1_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_gmem1_bvalid"},
						"RDATA": { "actual": "m_axi_gmem1_rdata[31:0]"},
						"RID": { "actual": "m_axi_gmem1_rid[0:0]"},
						"RLAST": { "actual": "m_axi_gmem1_rlast"},
						"RREADY": { "actual": "m_axi_gmem1_rready"},
						"RRESP": { "actual": "m_axi_gmem1_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_gmem1_rvalid"},
						"WDATA": { "actual": "m_axi_gmem1_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_gmem1_wlast"},
						"WREADY": { "actual": "m_axi_gmem1_wready"},
						"WSTRB": { "actual": "m_axi_gmem1_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_gmem1_wvalid"}
					}
				},
				"/VitisRegion/m_axi_gmem2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem2_araddr[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem2_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem2_arcache[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem2_arid[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem2_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem2_arlock[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem2_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem2_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem2_arready"},
						"ARREGION": { "actual": "m_axi_gmem2_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem2_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem2_arvalid"},
						"AWADDR": { "actual": "m_axi_gmem2_awaddr[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem2_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem2_awcache[3:0]"},
						"AWID": { "actual": "m_axi_gmem2_awid[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem2_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem2_awlock[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem2_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem2_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem2_awready"},
						"AWREGION": { "actual": "m_axi_gmem2_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem2_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem2_awvalid"},
						"BID": { "actual": "m_axi_gmem2_bid[0:0]"},
						"BREADY": { "actual": "m_axi_gmem2_bready"},
						"BRESP": { "actual": "m_axi_gmem2_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_gmem2_bvalid"},
						"RDATA": { "actual": "m_axi_gmem2_rdata[31:0]"},
						"RID": { "actual": "m_axi_gmem2_rid[0:0]"},
						"RLAST": { "actual": "m_axi_gmem2_rlast"},
						"RREADY": { "actual": "m_axi_gmem2_rready"},
						"RRESP": { "actual": "m_axi_gmem2_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_gmem2_rvalid"},
						"WDATA": { "actual": "m_axi_gmem2_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_gmem2_wlast"},
						"WREADY": { "actual": "m_axi_gmem2_wready"},
						"WSTRB": { "actual": "m_axi_gmem2_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_gmem2_wvalid"}
					}
				},
				"/VitisRegion/m_axi_gmem3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem3_araddr[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem3_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem3_arcache[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem3_arid[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem3_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem3_arlock[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem3_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem3_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem3_arready"},
						"ARREGION": { "actual": "m_axi_gmem3_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem3_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem3_arvalid"},
						"AWADDR": { "actual": "m_axi_gmem3_awaddr[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem3_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem3_awcache[3:0]"},
						"AWID": { "actual": "m_axi_gmem3_awid[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem3_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem3_awlock[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem3_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem3_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem3_awready"},
						"AWREGION": { "actual": "m_axi_gmem3_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem3_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem3_awvalid"},
						"BID": { "actual": "m_axi_gmem3_bid[0:0]"},
						"BREADY": { "actual": "m_axi_gmem3_bready"},
						"BRESP": { "actual": "m_axi_gmem3_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_gmem3_bvalid"},
						"RDATA": { "actual": "m_axi_gmem3_rdata[31:0]"},
						"RID": { "actual": "m_axi_gmem3_rid[0:0]"},
						"RLAST": { "actual": "m_axi_gmem3_rlast"},
						"RREADY": { "actual": "m_axi_gmem3_rready"},
						"RRESP": { "actual": "m_axi_gmem3_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_gmem3_rvalid"},
						"WDATA": { "actual": "m_axi_gmem3_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_gmem3_wlast"},
						"WREADY": { "actual": "m_axi_gmem3_wready"},
						"WSTRB": { "actual": "m_axi_gmem3_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_gmem3_wvalid"}
					}
				},
				"/VitisRegion/m_axi_gmem4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem4_araddr[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem4_arburst[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem4_arcache[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem4_arid[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem4_arlen[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem4_arlock[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem4_arprot[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem4_arqos[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem4_arready"},
						"ARREGION": { "actual": "m_axi_gmem4_arregion[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem4_arsize[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem4_arvalid"},
						"AWADDR": { "actual": "m_axi_gmem4_awaddr[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem4_awburst[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem4_awcache[3:0]"},
						"AWID": { "actual": "m_axi_gmem4_awid[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem4_awlen[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem4_awlock[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem4_awprot[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem4_awqos[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem4_awready"},
						"AWREGION": { "actual": "m_axi_gmem4_awregion[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem4_awsize[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem4_awvalid"},
						"BID": { "actual": "m_axi_gmem4_bid[0:0]"},
						"BREADY": { "actual": "m_axi_gmem4_bready"},
						"BRESP": { "actual": "m_axi_gmem4_bresp[1:0]"},
						"BVALID": { "actual": "m_axi_gmem4_bvalid"},
						"RDATA": { "actual": "m_axi_gmem4_rdata[31:0]"},
						"RID": { "actual": "m_axi_gmem4_rid[0:0]"},
						"RLAST": { "actual": "m_axi_gmem4_rlast"},
						"RREADY": { "actual": "m_axi_gmem4_rready"},
						"RRESP": { "actual": "m_axi_gmem4_rresp[1:0]"},
						"RVALID": { "actual": "m_axi_gmem4_rvalid"},
						"WDATA": { "actual": "m_axi_gmem4_wdata[31:0]"},
						"WLAST": { "actual": "m_axi_gmem4_wlast"},
						"WREADY": { "actual": "m_axi_gmem4_wready"},
						"WSTRB": { "actual": "m_axi_gmem4_wstrb[3:0]"},
						"WVALID": { "actual": "m_axi_gmem4_wvalid"}
					}
				},
				"/VitisRegion/mm2s_din/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem_ARID[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE[3:0]"},
						"AWID": { "actual": "m_axi_gmem_AWID[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BID": { "actual": "m_axi_gmem_BID[0:0]"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP[1:0]"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA[31:0]"},
						"RID": { "actual": "m_axi_gmem_RID[0:0]"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP[1:0]"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA[31:0]"},
						"WID": { "actual": "m_axi_gmem_WID[0:0]"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB[3:0]"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/VitisRegion/mm2s_din/s": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s_TDATA[31:0]"},
						"TKEEP": { "actual": "s_TKEEP[3:0]"},
						"TLAST": { "actual": "s_TLAST[0:0]"},
						"TREADY": { "actual": "s_TREADY"},
						"TSTRB": { "actual": "s_TSTRB[3:0]"},
						"TVALID": { "actual": "s_TVALID"}
					}
				},
				"/VitisRegion/mm2s_din/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[5:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/VitisRegion/mm2s_weights1/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem_ARID[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE[3:0]"},
						"AWID": { "actual": "m_axi_gmem_AWID[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BID": { "actual": "m_axi_gmem_BID[0:0]"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP[1:0]"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA[31:0]"},
						"RID": { "actual": "m_axi_gmem_RID[0:0]"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP[1:0]"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA[31:0]"},
						"WID": { "actual": "m_axi_gmem_WID[0:0]"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB[3:0]"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/VitisRegion/mm2s_weights1/s": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s_TDATA[31:0]"},
						"TKEEP": { "actual": "s_TKEEP[3:0]"},
						"TLAST": { "actual": "s_TLAST[0:0]"},
						"TREADY": { "actual": "s_TREADY"},
						"TSTRB": { "actual": "s_TSTRB[3:0]"},
						"TVALID": { "actual": "s_TVALID"}
					}
				},
				"/VitisRegion/mm2s_weights1/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[5:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/VitisRegion/mm2s_weights2_0/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem_ARID[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE[3:0]"},
						"AWID": { "actual": "m_axi_gmem_AWID[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BID": { "actual": "m_axi_gmem_BID[0:0]"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP[1:0]"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA[31:0]"},
						"RID": { "actual": "m_axi_gmem_RID[0:0]"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP[1:0]"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA[31:0]"},
						"WID": { "actual": "m_axi_gmem_WID[0:0]"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB[3:0]"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/VitisRegion/mm2s_weights2_0/s": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s_TDATA[31:0]"},
						"TKEEP": { "actual": "s_TKEEP[3:0]"},
						"TLAST": { "actual": "s_TLAST[0:0]"},
						"TREADY": { "actual": "s_TREADY"},
						"TSTRB": { "actual": "s_TSTRB[3:0]"},
						"TVALID": { "actual": "s_TVALID"}
					}
				},
				"/VitisRegion/mm2s_weights2_0/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[5:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/VitisRegion/mm2s_weights2_1/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem_ARID[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE[3:0]"},
						"AWID": { "actual": "m_axi_gmem_AWID[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BID": { "actual": "m_axi_gmem_BID[0:0]"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP[1:0]"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA[31:0]"},
						"RID": { "actual": "m_axi_gmem_RID[0:0]"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP[1:0]"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA[31:0]"},
						"WID": { "actual": "m_axi_gmem_WID[0:0]"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB[3:0]"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/VitisRegion/mm2s_weights2_1/s": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s_TDATA[31:0]"},
						"TKEEP": { "actual": "s_TKEEP[3:0]"},
						"TLAST": { "actual": "s_TLAST[0:0]"},
						"TREADY": { "actual": "s_TREADY"},
						"TSTRB": { "actual": "s_TSTRB[3:0]"},
						"TVALID": { "actual": "s_TVALID"}
					}
				},
				"/VitisRegion/mm2s_weights2_1/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[5:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/VitisRegion/out_stream_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_stream_0_tdata[31:0]"},
						"TKEEP": { "actual": "out_stream_0_tkeep[3:0]"},
						"TLAST": { "actual": "out_stream_0_tlast[0:0]"},
						"TREADY": { "actual": "out_stream_0_tready"},
						"TVALID": { "actual": "out_stream_0_tvalid"}
					}
				},
				"/VitisRegion/out_stream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_stream_1_tdata[31:0]"},
						"TKEEP": { "actual": "out_stream_1_tkeep[3:0]"},
						"TLAST": { "actual": "out_stream_1_tlast[0:0]"},
						"TREADY": { "actual": "out_stream_1_tready"},
						"TVALID": { "actual": "out_stream_1_tvalid"}
					}
				},
				"/VitisRegion/relu/in_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_stream_TDATA[31:0]"},
						"TKEEP": { "actual": "in_stream_TKEEP[3:0]"},
						"TLAST": { "actual": "in_stream_TLAST[0:0]"},
						"TREADY": { "actual": "in_stream_TREADY"},
						"TSTRB": { "actual": "in_stream_TSTRB[3:0]"},
						"TVALID": { "actual": "in_stream_TVALID"}
					}
				},
				"/VitisRegion/relu/out_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_stream_TDATA[31:0]"},
						"TKEEP": { "actual": "out_stream_TKEEP[3:0]"},
						"TLAST": { "actual": "out_stream_TLAST[0:0]"},
						"TREADY": { "actual": "out_stream_TREADY"},
						"TSTRB": { "actual": "out_stream_TSTRB[3:0]"},
						"TVALID": { "actual": "out_stream_TVALID"}
					}
				},
				"/VitisRegion/relu/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[3:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/VitisRegion/relu2/in_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_stream_TDATA[31:0]"},
						"TKEEP": { "actual": "in_stream_TKEEP[3:0]"},
						"TLAST": { "actual": "in_stream_TLAST[0:0]"},
						"TREADY": { "actual": "in_stream_TREADY"},
						"TSTRB": { "actual": "in_stream_TSTRB[3:0]"},
						"TVALID": { "actual": "in_stream_TVALID"}
					}
				},
				"/VitisRegion/relu2/out_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_stream_TDATA[31:0]"},
						"TKEEP": { "actual": "out_stream_TKEEP[3:0]"},
						"TLAST": { "actual": "out_stream_TLAST[0:0]"},
						"TREADY": { "actual": "out_stream_TREADY"},
						"TSTRB": { "actual": "out_stream_TSTRB[3:0]"},
						"TVALID": { "actual": "out_stream_TVALID"}
					}
				},
				"/VitisRegion/relu2/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[3:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/VitisRegion/s": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s_tdata[31:0]"},
						"TKEEP": { "actual": "s_tkeep[3:0]"},
						"TLAST": { "actual": "s_tlast[0:0]"},
						"TREADY": { "actual": "s_tready"},
						"TVALID": { "actual": "s_tvalid"}
					}
				},
				"/VitisRegion/s1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s1_tdata[31:0]"},
						"TKEEP": { "actual": "s1_tkeep[3:0]"},
						"TLAST": { "actual": "s1_tlast[0:0]"},
						"TREADY": { "actual": "s1_tready"},
						"TVALID": { "actual": "s1_tvalid"}
					}
				},
				"/VitisRegion/s2": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s2_tdata[31:0]"},
						"TKEEP": { "actual": "s2_tkeep[3:0]"},
						"TLAST": { "actual": "s2_tlast[0:0]"},
						"TREADY": { "actual": "s2_tready"},
						"TVALID": { "actual": "s2_tvalid"}
					}
				},
				"/VitisRegion/s2mm_out/m_axi_gmem": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "m_axi_gmem_ARADDR[63:0]"},
						"ARBURST": { "actual": "m_axi_gmem_ARBURST[1:0]"},
						"ARCACHE": { "actual": "m_axi_gmem_ARCACHE[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARID": { "actual": "m_axi_gmem_ARID[0:0]"},
						"ARLEN": { "actual": "m_axi_gmem_ARLEN[7:0]"},
						"ARLOCK": { "actual": "m_axi_gmem_ARLOCK[1:0]"},
						"ARPROT": { "actual": "m_axi_gmem_ARPROT[2:0]"},
						"ARQOS": { "actual": "m_axi_gmem_ARQOS[3:0]"},
						"ARREADY": { "actual": "m_axi_gmem_ARREADY"},
						"ARREGION": { "actual": "m_axi_gmem_ARREGION[3:0]"},
						"ARSIZE": { "actual": "m_axi_gmem_ARSIZE[2:0]"},
						"ARVALID": { "actual": "m_axi_gmem_ARVALID"},
						"AWADDR": { "actual": "m_axi_gmem_AWADDR[63:0]"},
						"AWBURST": { "actual": "m_axi_gmem_AWBURST[1:0]"},
						"AWCACHE": { "actual": "m_axi_gmem_AWCACHE[3:0]"},
						"AWID": { "actual": "m_axi_gmem_AWID[0:0]"},
						"AWLEN": { "actual": "m_axi_gmem_AWLEN[7:0]"},
						"AWLOCK": { "actual": "m_axi_gmem_AWLOCK[1:0]"},
						"AWPROT": { "actual": "m_axi_gmem_AWPROT[2:0]"},
						"AWQOS": { "actual": "m_axi_gmem_AWQOS[3:0]"},
						"AWREADY": { "actual": "m_axi_gmem_AWREADY"},
						"AWREGION": { "actual": "m_axi_gmem_AWREGION[3:0]"},
						"AWSIZE": { "actual": "m_axi_gmem_AWSIZE[2:0]"},
						"AWVALID": { "actual": "m_axi_gmem_AWVALID"},
						"BID": { "actual": "m_axi_gmem_BID[0:0]"},
						"BREADY": { "actual": "m_axi_gmem_BREADY"},
						"BRESP": { "actual": "m_axi_gmem_BRESP[1:0]"},
						"BVALID": { "actual": "m_axi_gmem_BVALID"},
						"RDATA": { "actual": "m_axi_gmem_RDATA[31:0]"},
						"RID": { "actual": "m_axi_gmem_RID[0:0]"},
						"RLAST": { "actual": "m_axi_gmem_RLAST"},
						"RREADY": { "actual": "m_axi_gmem_RREADY"},
						"RRESP": { "actual": "m_axi_gmem_RRESP[1:0]"},
						"RVALID": { "actual": "m_axi_gmem_RVALID"},
						"WDATA": { "actual": "m_axi_gmem_WDATA[31:0]"},
						"WID": { "actual": "m_axi_gmem_WID[0:0]"},
						"WLAST": { "actual": "m_axi_gmem_WLAST"},
						"WREADY": { "actual": "m_axi_gmem_WREADY"},
						"WSTRB": { "actual": "m_axi_gmem_WSTRB[3:0]"},
						"WVALID": { "actual": "m_axi_gmem_WVALID"}
					}
				},
				"/VitisRegion/s2mm_out/s": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s_TDATA[31:0]"},
						"TKEEP": { "actual": "s_TKEEP[3:0]"},
						"TLAST": { "actual": "s_TLAST[0:0]"},
						"TREADY": { "actual": "s_TREADY"},
						"TSTRB": { "actual": "s_TSTRB[3:0]"},
						"TVALID": { "actual": "s_TVALID"}
					}
				},
				"/VitisRegion/s2mm_out/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[5:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/VitisRegion/s3": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "s3_tdata[31:0]"},
						"TKEEP": { "actual": "s3_tkeep[3:0]"},
						"TLAST": { "actual": "s3_tlast[0:0]"},
						"TREADY": { "actual": "s3_tready"},
						"TVALID": { "actual": "s3_tvalid"}
					}
				},
				"/VitisRegion/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_araddr[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_arready"},
						"ARVALID": { "actual": "s_axi_control_arvalid"},
						"AWADDR": { "actual": "s_axi_control_awaddr[5:0]"},
						"AWREADY": { "actual": "s_axi_control_awready"},
						"AWVALID": { "actual": "s_axi_control_awvalid"},
						"BREADY": { "actual": "s_axi_control_bready"},
						"BRESP": { "actual": "s_axi_control_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control_bvalid"},
						"RDATA": { "actual": "s_axi_control_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control_rready"},
						"RRESP": { "actual": "s_axi_control_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control_rvalid"},
						"WDATA": { "actual": "s_axi_control_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control_wready"},
						"WSTRB": { "actual": "s_axi_control_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control_wvalid"}
					}
				},
				"/VitisRegion/s_axi_control1": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control1_araddr[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control1_arready"},
						"ARVALID": { "actual": "s_axi_control1_arvalid"},
						"AWADDR": { "actual": "s_axi_control1_awaddr[5:0]"},
						"AWREADY": { "actual": "s_axi_control1_awready"},
						"AWVALID": { "actual": "s_axi_control1_awvalid"},
						"BREADY": { "actual": "s_axi_control1_bready"},
						"BRESP": { "actual": "s_axi_control1_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control1_bvalid"},
						"RDATA": { "actual": "s_axi_control1_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control1_rready"},
						"RRESP": { "actual": "s_axi_control1_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control1_rvalid"},
						"WDATA": { "actual": "s_axi_control1_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control1_wready"},
						"WSTRB": { "actual": "s_axi_control1_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control1_wvalid"}
					}
				},
				"/VitisRegion/s_axi_control2": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control2_araddr[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control2_arready"},
						"ARVALID": { "actual": "s_axi_control2_arvalid"},
						"AWADDR": { "actual": "s_axi_control2_awaddr[5:0]"},
						"AWREADY": { "actual": "s_axi_control2_awready"},
						"AWVALID": { "actual": "s_axi_control2_awvalid"},
						"BREADY": { "actual": "s_axi_control2_bready"},
						"BRESP": { "actual": "s_axi_control2_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control2_bvalid"},
						"RDATA": { "actual": "s_axi_control2_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control2_rready"},
						"RRESP": { "actual": "s_axi_control2_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control2_rvalid"},
						"WDATA": { "actual": "s_axi_control2_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control2_wready"},
						"WSTRB": { "actual": "s_axi_control2_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control2_wvalid"}
					}
				},
				"/VitisRegion/s_axi_control3": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control3_araddr[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control3_arready"},
						"ARVALID": { "actual": "s_axi_control3_arvalid"},
						"AWADDR": { "actual": "s_axi_control3_awaddr[5:0]"},
						"AWREADY": { "actual": "s_axi_control3_awready"},
						"AWVALID": { "actual": "s_axi_control3_awvalid"},
						"BREADY": { "actual": "s_axi_control3_bready"},
						"BRESP": { "actual": "s_axi_control3_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control3_bvalid"},
						"RDATA": { "actual": "s_axi_control3_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control3_rready"},
						"RRESP": { "actual": "s_axi_control3_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control3_rvalid"},
						"WDATA": { "actual": "s_axi_control3_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control3_wready"},
						"WSTRB": { "actual": "s_axi_control3_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control3_wvalid"}
					}
				},
				"/VitisRegion/s_axi_control4": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control4_araddr[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control4_arready"},
						"ARVALID": { "actual": "s_axi_control4_arvalid"},
						"AWADDR": { "actual": "s_axi_control4_awaddr[3:0]"},
						"AWREADY": { "actual": "s_axi_control4_awready"},
						"AWVALID": { "actual": "s_axi_control4_awvalid"},
						"BREADY": { "actual": "s_axi_control4_bready"},
						"BRESP": { "actual": "s_axi_control4_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control4_bvalid"},
						"RDATA": { "actual": "s_axi_control4_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control4_rready"},
						"RRESP": { "actual": "s_axi_control4_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control4_rvalid"},
						"WDATA": { "actual": "s_axi_control4_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control4_wready"},
						"WSTRB": { "actual": "s_axi_control4_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control4_wvalid"}
					}
				},
				"/VitisRegion/s_axi_control5": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control5_araddr[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control5_arready"},
						"ARVALID": { "actual": "s_axi_control5_arvalid"},
						"AWADDR": { "actual": "s_axi_control5_awaddr[3:0]"},
						"AWREADY": { "actual": "s_axi_control5_awready"},
						"AWVALID": { "actual": "s_axi_control5_awvalid"},
						"BREADY": { "actual": "s_axi_control5_bready"},
						"BRESP": { "actual": "s_axi_control5_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control5_bvalid"},
						"RDATA": { "actual": "s_axi_control5_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control5_rready"},
						"RRESP": { "actual": "s_axi_control5_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control5_rvalid"},
						"WDATA": { "actual": "s_axi_control5_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control5_wready"},
						"WSTRB": { "actual": "s_axi_control5_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control5_wvalid"}
					}
				},
				"/VitisRegion/s_axi_control6": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control6_araddr[5:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control6_arready"},
						"ARVALID": { "actual": "s_axi_control6_arvalid"},
						"AWADDR": { "actual": "s_axi_control6_awaddr[5:0]"},
						"AWREADY": { "actual": "s_axi_control6_awready"},
						"AWVALID": { "actual": "s_axi_control6_awvalid"},
						"BREADY": { "actual": "s_axi_control6_bready"},
						"BRESP": { "actual": "s_axi_control6_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control6_bvalid"},
						"RDATA": { "actual": "s_axi_control6_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control6_rready"},
						"RRESP": { "actual": "s_axi_control6_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control6_rvalid"},
						"WDATA": { "actual": "s_axi_control6_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control6_wready"},
						"WSTRB": { "actual": "s_axi_control6_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control6_wvalid"}
					}
				},
				"/VitisRegion/s_axi_control7": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control7_araddr[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control7_arready"},
						"ARVALID": { "actual": "s_axi_control7_arvalid"},
						"AWADDR": { "actual": "s_axi_control7_awaddr[3:0]"},
						"AWREADY": { "actual": "s_axi_control7_awready"},
						"AWVALID": { "actual": "s_axi_control7_awvalid"},
						"BREADY": { "actual": "s_axi_control7_bready"},
						"BRESP": { "actual": "s_axi_control7_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_control7_bvalid"},
						"RDATA": { "actual": "s_axi_control7_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_control7_rready"},
						"RRESP": { "actual": "s_axi_control7_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_control7_rvalid"},
						"WDATA": { "actual": "s_axi_control7_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_control7_wready"},
						"WSTRB": { "actual": "s_axi_control7_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_control7_wvalid"}
					}
				},
				"/VitisRegion/splitter/in_stream": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "in_stream_TDATA[31:0]"},
						"TKEEP": { "actual": "in_stream_TKEEP[3:0]"},
						"TLAST": { "actual": "in_stream_TLAST[0:0]"},
						"TREADY": { "actual": "in_stream_TREADY"},
						"TSTRB": { "actual": "in_stream_TSTRB[3:0]"},
						"TVALID": { "actual": "in_stream_TVALID"}
					}
				},
				"/VitisRegion/splitter/out_stream_0": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_stream_0_TDATA[31:0]"},
						"TKEEP": { "actual": "out_stream_0_TKEEP[3:0]"},
						"TLAST": { "actual": "out_stream_0_TLAST[0:0]"},
						"TREADY": { "actual": "out_stream_0_TREADY"},
						"TSTRB": { "actual": "out_stream_0_TSTRB[3:0]"},
						"TVALID": { "actual": "out_stream_0_TVALID"}
					}
				},
				"/VitisRegion/splitter/out_stream_1": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARESETN": { "actual": "ap_rst_n"},
						"TDATA": { "actual": "out_stream_1_TDATA[31:0]"},
						"TKEEP": { "actual": "out_stream_1_TKEEP[3:0]"},
						"TLAST": { "actual": "out_stream_1_TLAST[0:0]"},
						"TREADY": { "actual": "out_stream_1_TREADY"},
						"TSTRB": { "actual": "out_stream_1_TSTRB[3:0]"},
						"TVALID": { "actual": "out_stream_1_TVALID"}
					}
				},
				"/VitisRegion/splitter/s_axi_control": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "ap_clk"},
						"ARADDR": { "actual": "s_axi_control_ARADDR[3:0]"},
						"ARESETN": { "actual": "ap_rst_n"},
						"ARREADY": { "actual": "s_axi_control_ARREADY"},
						"ARVALID": { "actual": "s_axi_control_ARVALID"},
						"AWADDR": { "actual": "s_axi_control_AWADDR[3:0]"},
						"AWREADY": { "actual": "s_axi_control_AWREADY"},
						"AWVALID": { "actual": "s_axi_control_AWVALID"},
						"BREADY": { "actual": "s_axi_control_BREADY"},
						"BRESP": { "actual": "s_axi_control_BRESP[1:0]"},
						"BVALID": { "actual": "s_axi_control_BVALID"},
						"RDATA": { "actual": "s_axi_control_RDATA[31:0]"},
						"RREADY": { "actual": "s_axi_control_RREADY"},
						"RRESP": { "actual": "s_axi_control_RRESP[1:0]"},
						"RVALID": { "actual": "s_axi_control_RVALID"},
						"WDATA": { "actual": "s_axi_control_WDATA[31:0]"},
						"WREADY": { "actual": "s_axi_control_WREADY"},
						"WSTRB": { "actual": "s_axi_control_WSTRB[3:0]"},
						"WVALID": { "actual": "s_axi_control_WVALID"}
					}
				},
				"/aggr_noc/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARADDR": { "actual": "S00_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S00_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S00_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S00_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid[0:0]"},
						"BID": { "actual": "S00_AXI_bid[0:0]"},
						"BREADY": { "actual": "S00_AXI_bready[0:0]"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[0:0]"},
						"RLAST": { "actual": "S00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S00_AXI_rready[0:0]"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid[0:0]"}
					}
				},
				"/aggr_noc/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARADDR": { "actual": "S01_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S01_AXI_arcache[3:0]"},
						"ARID": { "actual": "S01_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S01_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S01_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S01_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S01_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[3:0]"},
						"AWID": { "actual": "S01_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S01_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S01_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S01_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S01_AXI_awvalid[0:0]"},
						"BID": { "actual": "S01_AXI_bid[0:0]"},
						"BREADY": { "actual": "S01_AXI_bready[0:0]"},
						"BRESP": { "actual": "S01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S01_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S01_AXI_rdata[31:0]"},
						"RID": { "actual": "S01_AXI_rid[0:0]"},
						"RLAST": { "actual": "S01_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S01_AXI_rready[0:0]"},
						"RRESP": { "actual": "S01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S01_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S01_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S01_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S01_AXI_wvalid[0:0]"}
					}
				},
				"/aggr_noc/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARADDR": { "actual": "S02_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[3:0]"},
						"ARID": { "actual": "S02_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S02_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S02_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S02_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S02_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S02_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S02_AXI_awcache[3:0]"},
						"AWID": { "actual": "S02_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S02_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S02_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S02_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S02_AXI_awvalid[0:0]"},
						"BID": { "actual": "S02_AXI_bid[0:0]"},
						"BREADY": { "actual": "S02_AXI_bready[0:0]"},
						"BRESP": { "actual": "S02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S02_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S02_AXI_rdata[31:0]"},
						"RID": { "actual": "S02_AXI_rid[0:0]"},
						"RLAST": { "actual": "S02_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S02_AXI_rready[0:0]"},
						"RRESP": { "actual": "S02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S02_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S02_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S02_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S02_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S02_AXI_wvalid[0:0]"}
					}
				},
				"/aggr_noc/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARADDR": { "actual": "S03_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S03_AXI_arcache[3:0]"},
						"ARID": { "actual": "S03_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S03_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S03_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S03_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S03_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S03_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[3:0]"},
						"AWID": { "actual": "S03_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S03_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S03_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S03_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S03_AXI_awvalid[0:0]"},
						"BID": { "actual": "S03_AXI_bid[0:0]"},
						"BREADY": { "actual": "S03_AXI_bready[0:0]"},
						"BRESP": { "actual": "S03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S03_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S03_AXI_rdata[31:0]"},
						"RID": { "actual": "S03_AXI_rid[0:0]"},
						"RLAST": { "actual": "S03_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S03_AXI_rready[0:0]"},
						"RRESP": { "actual": "S03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S03_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S03_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S03_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S03_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S03_AXI_wvalid[0:0]"}
					}
				},
				"/aggr_noc/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARADDR": { "actual": "S04_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S04_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[3:0]"},
						"ARID": { "actual": "S04_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S04_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S04_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S04_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S04_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S04_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S04_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S04_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S04_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S04_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S04_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S04_AXI_awcache[3:0]"},
						"AWID": { "actual": "S04_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S04_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S04_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S04_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S04_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S04_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S04_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S04_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S04_AXI_awvalid[0:0]"},
						"BID": { "actual": "S04_AXI_bid[0:0]"},
						"BREADY": { "actual": "S04_AXI_bready[0:0]"},
						"BRESP": { "actual": "S04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S04_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S04_AXI_rdata[31:0]"},
						"RID": { "actual": "S04_AXI_rid[0:0]"},
						"RLAST": { "actual": "S04_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S04_AXI_rready[0:0]"},
						"RRESP": { "actual": "S04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S04_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S04_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S04_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S04_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "S04_AXI_wvalid[0:0]"}
					}
				},
				"/ai_engine_0/M00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "M00_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "M00_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "M00_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "M00_AXIS_tready[0:0]"},
						"TVALID": { "actual": "M00_AXIS_tvalid[0:0]"}
					}
				},
				"/ai_engine_0/M01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "M01_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "M01_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "M01_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "M01_AXIS_tready[0:0]"},
						"TVALID": { "actual": "M01_AXIS_tvalid[0:0]"}
					}
				},
				"/ai_engine_0/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s00_axi_aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[33:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S00_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S00_AXI_awaddr[33:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S00_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid[0:0]"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready[0:0]"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S00_AXI_rready[0:0]"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid[0:0]"}
					}
				},
				"/ai_engine_0/S00_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "S00_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "S00_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "S00_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "S00_AXIS_tready[0:0]"},
						"TVALID": { "actual": "S00_AXIS_tvalid[0:0]"}
					}
				},
				"/ai_engine_0/S01_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "S01_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "S01_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "S01_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "S01_AXIS_tready[0:0]"},
						"TVALID": { "actual": "S01_AXIS_tvalid[0:0]"}
					}
				},
				"/ai_engine_0/S02_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "S02_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "S02_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "S02_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "S02_AXIS_tready[0:0]"},
						"TVALID": { "actual": "S02_AXIS_tvalid[0:0]"}
					}
				},
				"/ai_engine_0/S03_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "S03_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "S03_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "S03_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "S03_AXIS_tready[0:0]"},
						"TVALID": { "actual": "S03_AXIS_tvalid[0:0]"}
					}
				},
				"/ai_engine_0/S04_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "S04_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "S04_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "S04_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "S04_AXIS_tready[0:0]"},
						"TVALID": { "actual": "S04_AXIS_tvalid[0:0]"}
					}
				},
				"/ai_engine_0/S05_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk0"},
						"ARESETN": { "actual": "aresetn0"},
						"TDATA": { "actual": "S05_AXIS_tdata[31:0]"},
						"TKEEP": { "actual": "S05_AXIS_tkeep[3:0]"},
						"TLAST": { "actual": "S05_AXIS_tlast[0:0]"},
						"TREADY": { "actual": "S05_AXIS_tready[0:0]"},
						"TVALID": { "actual": "S05_AXIS_tvalid[0:0]"}
					}
				},
				"/axi_intc_parent/s_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "s_axi_aclk"},
						"ARADDR": { "actual": "s_axi_araddr[8:0]"},
						"ARESETN": { "actual": "s_axi_aresetn"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[8:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/cips_noc/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "S00_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S00_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S00_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S00_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid[0:0]"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready[0:0]"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S00_AXI_rready[0:0]"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S00_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid[0:0]"}
					}
				},
				"/cips_noc/S01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk2"},
						"ARADDR": { "actual": "S01_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S01_AXI_arcache[3:0]"},
						"ARID": { "actual": "S01_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S01_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S01_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S01_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S01_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S01_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S01_AXI_awcache[3:0]"},
						"AWID": { "actual": "S01_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S01_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S01_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S01_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S01_AXI_awvalid[0:0]"},
						"BID": { "actual": "S01_AXI_bid[15:0]"},
						"BREADY": { "actual": "S01_AXI_bready[0:0]"},
						"BRESP": { "actual": "S01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S01_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S01_AXI_rdata[127:0]"},
						"RID": { "actual": "S01_AXI_rid[15:0]"},
						"RLAST": { "actual": "S01_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S01_AXI_rready[0:0]"},
						"RRESP": { "actual": "S01_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S01_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S01_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S01_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S01_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S01_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S01_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S01_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S01_AXI_wvalid[0:0]"}
					}
				},
				"/cips_noc/S02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk3"},
						"ARADDR": { "actual": "S02_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S02_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S02_AXI_arcache[3:0]"},
						"ARID": { "actual": "S02_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S02_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S02_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S02_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S02_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S02_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S02_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S02_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S02_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S02_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S02_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S02_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S02_AXI_awcache[3:0]"},
						"AWID": { "actual": "S02_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S02_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S02_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S02_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S02_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S02_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S02_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S02_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S02_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S02_AXI_awvalid[0:0]"},
						"BID": { "actual": "S02_AXI_bid[15:0]"},
						"BREADY": { "actual": "S02_AXI_bready[0:0]"},
						"BRESP": { "actual": "S02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S02_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S02_AXI_rdata[127:0]"},
						"RID": { "actual": "S02_AXI_rid[15:0]"},
						"RLAST": { "actual": "S02_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S02_AXI_rready[0:0]"},
						"RRESP": { "actual": "S02_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S02_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S02_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S02_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S02_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S02_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S02_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S02_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S02_AXI_wvalid[0:0]"}
					}
				},
				"/cips_noc/S03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk4"},
						"ARADDR": { "actual": "S03_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S03_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S03_AXI_arcache[3:0]"},
						"ARID": { "actual": "S03_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S03_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S03_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S03_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S03_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S03_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S03_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S03_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S03_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S03_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S03_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S03_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S03_AXI_awcache[3:0]"},
						"AWID": { "actual": "S03_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S03_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S03_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S03_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S03_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S03_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S03_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S03_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S03_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S03_AXI_awvalid[0:0]"},
						"BID": { "actual": "S03_AXI_bid[15:0]"},
						"BREADY": { "actual": "S03_AXI_bready[0:0]"},
						"BRESP": { "actual": "S03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S03_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S03_AXI_rdata[127:0]"},
						"RID": { "actual": "S03_AXI_rid[15:0]"},
						"RLAST": { "actual": "S03_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S03_AXI_rready[0:0]"},
						"RRESP": { "actual": "S03_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S03_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S03_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S03_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S03_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S03_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S03_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S03_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S03_AXI_wvalid[0:0]"}
					}
				},
				"/cips_noc/S04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk5"},
						"ARADDR": { "actual": "S04_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S04_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S04_AXI_arcache[3:0]"},
						"ARID": { "actual": "S04_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S04_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S04_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S04_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S04_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S04_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S04_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S04_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S04_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S04_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S04_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S04_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S04_AXI_awcache[3:0]"},
						"AWID": { "actual": "S04_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S04_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S04_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S04_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S04_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S04_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S04_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S04_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S04_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S04_AXI_awvalid[0:0]"},
						"BID": { "actual": "S04_AXI_bid[15:0]"},
						"BREADY": { "actual": "S04_AXI_bready[0:0]"},
						"BRESP": { "actual": "S04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S04_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S04_AXI_rdata[127:0]"},
						"RID": { "actual": "S04_AXI_rid[15:0]"},
						"RLAST": { "actual": "S04_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S04_AXI_rready[0:0]"},
						"RRESP": { "actual": "S04_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S04_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S04_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S04_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S04_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S04_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S04_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S04_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S04_AXI_wvalid[0:0]"}
					}
				},
				"/cips_noc/S05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk6"},
						"ARADDR": { "actual": "S05_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S05_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S05_AXI_arcache[3:0]"},
						"ARID": { "actual": "S05_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S05_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S05_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S05_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S05_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S05_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S05_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S05_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S05_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S05_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S05_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S05_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S05_AXI_awcache[3:0]"},
						"AWID": { "actual": "S05_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S05_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S05_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S05_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S05_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S05_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S05_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S05_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S05_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S05_AXI_awvalid[0:0]"},
						"BID": { "actual": "S05_AXI_bid[15:0]"},
						"BREADY": { "actual": "S05_AXI_bready[0:0]"},
						"BRESP": { "actual": "S05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S05_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S05_AXI_rdata[127:0]"},
						"RID": { "actual": "S05_AXI_rid[15:0]"},
						"RLAST": { "actual": "S05_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S05_AXI_rready[0:0]"},
						"RRESP": { "actual": "S05_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S05_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S05_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S05_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S05_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S05_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S05_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S05_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S05_AXI_wvalid[0:0]"}
					}
				},
				"/cips_noc/S06_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk7"},
						"ARADDR": { "actual": "S06_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S06_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S06_AXI_arcache[3:0]"},
						"ARID": { "actual": "S06_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S06_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S06_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S06_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S06_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S06_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S06_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S06_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S06_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S06_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S06_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S06_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S06_AXI_awcache[3:0]"},
						"AWID": { "actual": "S06_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S06_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S06_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S06_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S06_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S06_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S06_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S06_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S06_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S06_AXI_awvalid[0:0]"},
						"BID": { "actual": "S06_AXI_bid[15:0]"},
						"BREADY": { "actual": "S06_AXI_bready[0:0]"},
						"BRESP": { "actual": "S06_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S06_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S06_AXI_rdata[127:0]"},
						"RID": { "actual": "S06_AXI_rid[15:0]"},
						"RLAST": { "actual": "S06_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S06_AXI_rready[0:0]"},
						"RRESP": { "actual": "S06_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S06_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S06_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S06_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S06_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S06_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S06_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S06_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S06_AXI_wvalid[0:0]"}
					}
				},
				"/cips_noc/S07_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk8"},
						"ARADDR": { "actual": "S07_AXI_araddr[63:0]"},
						"ARBURST": { "actual": "S07_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S07_AXI_arcache[3:0]"},
						"ARID": { "actual": "S07_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S07_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S07_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S07_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S07_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S07_AXI_arready[0:0]"},
						"ARREGION": { "actual": "S07_AXI_arregion[3:0]"},
						"ARSIZE": { "actual": "S07_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S07_AXI_aruser[17:0]"},
						"ARVALID": { "actual": "S07_AXI_arvalid[0:0]"},
						"AWADDR": { "actual": "S07_AXI_awaddr[63:0]"},
						"AWBURST": { "actual": "S07_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S07_AXI_awcache[3:0]"},
						"AWID": { "actual": "S07_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S07_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S07_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S07_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S07_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S07_AXI_awready[0:0]"},
						"AWREGION": { "actual": "S07_AXI_awregion[3:0]"},
						"AWSIZE": { "actual": "S07_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S07_AXI_awuser[17:0]"},
						"AWVALID": { "actual": "S07_AXI_awvalid[0:0]"},
						"BID": { "actual": "S07_AXI_bid[15:0]"},
						"BREADY": { "actual": "S07_AXI_bready[0:0]"},
						"BRESP": { "actual": "S07_AXI_bresp[1:0]"},
						"BUSER": { "actual": "S07_AXI_buser[15:0]"},
						"BVALID": { "actual": "S07_AXI_bvalid[0:0]"},
						"RDATA": { "actual": "S07_AXI_rdata[127:0]"},
						"RID": { "actual": "S07_AXI_rid[15:0]"},
						"RLAST": { "actual": "S07_AXI_rlast[0:0]"},
						"RREADY": { "actual": "S07_AXI_rready[0:0]"},
						"RRESP": { "actual": "S07_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S07_AXI_ruser[16:0]"},
						"RVALID": { "actual": "S07_AXI_rvalid[0:0]"},
						"WDATA": { "actual": "S07_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S07_AXI_wlast[0:0]"},
						"WREADY": { "actual": "S07_AXI_wready[0:0]"},
						"WSTRB": { "actual": "S07_AXI_wstrb[15:0]"},
						"WUSER": { "actual": "S07_AXI_wuser[16:0]"},
						"WVALID": { "actual": "S07_AXI_wvalid[0:0]"}
					}
				},
				"/dummy_slave_0/S_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "s_axi_araddr[31:0]"},
						"ARESETN": { "actual": "aresetn"},
						"ARPROT": { "actual": "s_axi_arprot[2:0]"},
						"ARREADY": { "actual": "s_axi_arready"},
						"ARVALID": { "actual": "s_axi_arvalid"},
						"AWADDR": { "actual": "s_axi_awaddr[31:0]"},
						"AWPROT": { "actual": "s_axi_awprot[2:0]"},
						"AWREADY": { "actual": "s_axi_awready"},
						"AWVALID": { "actual": "s_axi_awvalid"},
						"BREADY": { "actual": "s_axi_bready"},
						"BRESP": { "actual": "s_axi_bresp[1:0]"},
						"BVALID": { "actual": "s_axi_bvalid"},
						"RDATA": { "actual": "s_axi_rdata[31:0]"},
						"RREADY": { "actual": "s_axi_rready"},
						"RRESP": { "actual": "s_axi_rresp[1:0]"},
						"RVALID": { "actual": "s_axi_rvalid"},
						"WDATA": { "actual": "s_axi_wdata[31:0]"},
						"WREADY": { "actual": "s_axi_wready"},
						"WSTRB": { "actual": "s_axi_wstrb[3:0]"},
						"WVALID": { "actual": "s_axi_wvalid"}
					}
				},
				"/icn_ctrl_1/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[8:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[8:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/icn_ctrl_1/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M01_AXI_araddr[43:0]"},
						"ARBURST": { "actual": "M01_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "M01_AXI_arcache[3:0]"},
						"ARID": { "actual": "M01_AXI_arid[0:0]"},
						"ARLEN": { "actual": "M01_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "M01_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "M01_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARSIZE": { "actual": "M01_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "M01_AXI_aruser[113:0]"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[43:0]"},
						"AWBURST": { "actual": "M01_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "M01_AXI_awcache[3:0]"},
						"AWID": { "actual": "M01_AXI_awid[0:0]"},
						"AWLEN": { "actual": "M01_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "M01_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "M01_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWSIZE": { "actual": "M01_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "M01_AXI_awuser[113:0]"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BID": { "actual": "M01_AXI_bid[0:0]"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RID": { "actual": "M01_AXI_rid[0:0]"},
						"RLAST": { "actual": "M01_AXI_rlast"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RUSER": { "actual": "M01_AXI_ruser[13:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WLAST": { "actual": "M01_AXI_wlast"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "M01_AXI_wuser[13:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/icn_ctrl_1/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk2"},
						"ARADDR": { "actual": "M02_AXI_araddr[5:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[5:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/icn_ctrl_1/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk2"},
						"ARADDR": { "actual": "M03_AXI_araddr[5:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[5:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/icn_ctrl_1/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk2"},
						"ARADDR": { "actual": "M04_AXI_araddr[5:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[5:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/icn_ctrl_1/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[43:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[15:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[15:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[43:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[15:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[15:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[15:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[127:0]"},
						"RID": { "actual": "S00_AXI_rid[15:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[127:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[15:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				},
				"/icn_ctrl_2/M00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "M00_AXI_araddr[31:0]"},
						"ARPROT": { "actual": "M00_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M00_AXI_arready"},
						"ARVALID": { "actual": "M00_AXI_arvalid"},
						"AWADDR": { "actual": "M00_AXI_awaddr[31:0]"},
						"AWPROT": { "actual": "M00_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M00_AXI_awready"},
						"AWVALID": { "actual": "M00_AXI_awvalid"},
						"BREADY": { "actual": "M00_AXI_bready"},
						"BRESP": { "actual": "M00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M00_AXI_bvalid"},
						"RDATA": { "actual": "M00_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M00_AXI_rready"},
						"RRESP": { "actual": "M00_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M00_AXI_rvalid"},
						"WDATA": { "actual": "M00_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M00_AXI_wready"},
						"WSTRB": { "actual": "M00_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M00_AXI_wvalid"}
					}
				},
				"/icn_ctrl_2/M01_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "M01_AXI_araddr[5:0]"},
						"ARPROT": { "actual": "M01_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M01_AXI_arready"},
						"ARVALID": { "actual": "M01_AXI_arvalid"},
						"AWADDR": { "actual": "M01_AXI_awaddr[5:0]"},
						"AWPROT": { "actual": "M01_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M01_AXI_awready"},
						"AWVALID": { "actual": "M01_AXI_awvalid"},
						"BREADY": { "actual": "M01_AXI_bready"},
						"BRESP": { "actual": "M01_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M01_AXI_bvalid"},
						"RDATA": { "actual": "M01_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M01_AXI_rready"},
						"RRESP": { "actual": "M01_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M01_AXI_rvalid"},
						"WDATA": { "actual": "M01_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M01_AXI_wready"},
						"WSTRB": { "actual": "M01_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M01_AXI_wvalid"}
					}
				},
				"/icn_ctrl_2/M02_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "M02_AXI_araddr[3:0]"},
						"ARPROT": { "actual": "M02_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M02_AXI_arready"},
						"ARVALID": { "actual": "M02_AXI_arvalid"},
						"AWADDR": { "actual": "M02_AXI_awaddr[3:0]"},
						"AWPROT": { "actual": "M02_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M02_AXI_awready"},
						"AWVALID": { "actual": "M02_AXI_awvalid"},
						"BREADY": { "actual": "M02_AXI_bready"},
						"BRESP": { "actual": "M02_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M02_AXI_bvalid"},
						"RDATA": { "actual": "M02_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M02_AXI_rready"},
						"RRESP": { "actual": "M02_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M02_AXI_rvalid"},
						"WDATA": { "actual": "M02_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M02_AXI_wready"},
						"WSTRB": { "actual": "M02_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M02_AXI_wvalid"}
					}
				},
				"/icn_ctrl_2/M03_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "M03_AXI_araddr[3:0]"},
						"ARPROT": { "actual": "M03_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M03_AXI_arready"},
						"ARVALID": { "actual": "M03_AXI_arvalid"},
						"AWADDR": { "actual": "M03_AXI_awaddr[3:0]"},
						"AWPROT": { "actual": "M03_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M03_AXI_awready"},
						"AWVALID": { "actual": "M03_AXI_awvalid"},
						"BREADY": { "actual": "M03_AXI_bready"},
						"BRESP": { "actual": "M03_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M03_AXI_bvalid"},
						"RDATA": { "actual": "M03_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M03_AXI_rready"},
						"RRESP": { "actual": "M03_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M03_AXI_rvalid"},
						"WDATA": { "actual": "M03_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M03_AXI_wready"},
						"WSTRB": { "actual": "M03_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M03_AXI_wvalid"}
					}
				},
				"/icn_ctrl_2/M04_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "M04_AXI_araddr[3:0]"},
						"ARPROT": { "actual": "M04_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M04_AXI_arready"},
						"ARVALID": { "actual": "M04_AXI_arvalid"},
						"AWADDR": { "actual": "M04_AXI_awaddr[3:0]"},
						"AWPROT": { "actual": "M04_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M04_AXI_awready"},
						"AWVALID": { "actual": "M04_AXI_awvalid"},
						"BREADY": { "actual": "M04_AXI_bready"},
						"BRESP": { "actual": "M04_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M04_AXI_bvalid"},
						"RDATA": { "actual": "M04_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M04_AXI_rready"},
						"RRESP": { "actual": "M04_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M04_AXI_rvalid"},
						"WDATA": { "actual": "M04_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M04_AXI_wready"},
						"WSTRB": { "actual": "M04_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M04_AXI_wvalid"}
					}
				},
				"/icn_ctrl_2/M05_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk1"},
						"ARADDR": { "actual": "M05_AXI_araddr[5:0]"},
						"ARPROT": { "actual": "M05_AXI_arprot[2:0]"},
						"ARREADY": { "actual": "M05_AXI_arready"},
						"ARVALID": { "actual": "M05_AXI_arvalid"},
						"AWADDR": { "actual": "M05_AXI_awaddr[5:0]"},
						"AWPROT": { "actual": "M05_AXI_awprot[2:0]"},
						"AWREADY": { "actual": "M05_AXI_awready"},
						"AWVALID": { "actual": "M05_AXI_awvalid"},
						"BREADY": { "actual": "M05_AXI_bready"},
						"BRESP": { "actual": "M05_AXI_bresp[1:0]"},
						"BVALID": { "actual": "M05_AXI_bvalid"},
						"RDATA": { "actual": "M05_AXI_rdata[31:0]"},
						"RREADY": { "actual": "M05_AXI_rready"},
						"RRESP": { "actual": "M05_AXI_rresp[1:0]"},
						"RVALID": { "actual": "M05_AXI_rvalid"},
						"WDATA": { "actual": "M05_AXI_wdata[31:0]"},
						"WREADY": { "actual": "M05_AXI_wready"},
						"WSTRB": { "actual": "M05_AXI_wstrb[3:0]"},
						"WVALID": { "actual": "M05_AXI_wvalid"}
					}
				},
				"/icn_ctrl_2/S00_AXI": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "S00_AXI_araddr[43:0]"},
						"ARBURST": { "actual": "S00_AXI_arburst[1:0]"},
						"ARCACHE": { "actual": "S00_AXI_arcache[3:0]"},
						"ARID": { "actual": "S00_AXI_arid[0:0]"},
						"ARLEN": { "actual": "S00_AXI_arlen[7:0]"},
						"ARLOCK": { "actual": "S00_AXI_arlock[0:0]"},
						"ARPROT": { "actual": "S00_AXI_arprot[2:0]"},
						"ARQOS": { "actual": "S00_AXI_arqos[3:0]"},
						"ARREADY": { "actual": "S00_AXI_arready"},
						"ARSIZE": { "actual": "S00_AXI_arsize[2:0]"},
						"ARUSER": { "actual": "S00_AXI_aruser[113:0]"},
						"ARVALID": { "actual": "S00_AXI_arvalid"},
						"AWADDR": { "actual": "S00_AXI_awaddr[43:0]"},
						"AWBURST": { "actual": "S00_AXI_awburst[1:0]"},
						"AWCACHE": { "actual": "S00_AXI_awcache[3:0]"},
						"AWID": { "actual": "S00_AXI_awid[0:0]"},
						"AWLEN": { "actual": "S00_AXI_awlen[7:0]"},
						"AWLOCK": { "actual": "S00_AXI_awlock[0:0]"},
						"AWPROT": { "actual": "S00_AXI_awprot[2:0]"},
						"AWQOS": { "actual": "S00_AXI_awqos[3:0]"},
						"AWREADY": { "actual": "S00_AXI_awready"},
						"AWSIZE": { "actual": "S00_AXI_awsize[2:0]"},
						"AWUSER": { "actual": "S00_AXI_awuser[113:0]"},
						"AWVALID": { "actual": "S00_AXI_awvalid"},
						"BID": { "actual": "S00_AXI_bid[0:0]"},
						"BREADY": { "actual": "S00_AXI_bready"},
						"BRESP": { "actual": "S00_AXI_bresp[1:0]"},
						"BVALID": { "actual": "S00_AXI_bvalid"},
						"RDATA": { "actual": "S00_AXI_rdata[31:0]"},
						"RID": { "actual": "S00_AXI_rid[0:0]"},
						"RLAST": { "actual": "S00_AXI_rlast"},
						"RREADY": { "actual": "S00_AXI_rready"},
						"RRESP": { "actual": "S00_AXI_rresp[1:0]"},
						"RUSER": { "actual": "S00_AXI_ruser[13:0]"},
						"RVALID": { "actual": "S00_AXI_rvalid"},
						"WDATA": { "actual": "S00_AXI_wdata[31:0]"},
						"WLAST": { "actual": "S00_AXI_wlast"},
						"WREADY": { "actual": "S00_AXI_wready"},
						"WSTRB": { "actual": "S00_AXI_wstrb[3:0]"},
						"WUSER": { "actual": "S00_AXI_wuser[13:0]"},
						"WVALID": { "actual": "S00_AXI_wvalid"}
					}
				}
			}
		}
	}
}
