{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701869155392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701869155403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 10:25:55 2023 " "Processing started: Wed Dec 06 10:25:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701869155403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869155403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off npu -c npu " "Command: quartus_map --read_settings_files=on --write_settings_files=off npu -c npu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869155403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701869156054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701869156054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/sigmoid_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/sigmoid_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigmoid_ip-SYN " "Found design unit 1: sigmoid_ip-SYN" {  } { { "../sigmoid_IP.vhd" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/sigmoid_IP.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168502 ""} { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_IP " "Found entity 1: sigmoid_IP" {  } { { "../sigmoid_IP.vhd" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/sigmoid_IP.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/pixel_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/pixel_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_control_unit " "Found entity 1: pixel_control_unit" {  } { { "../pixel_control_unit.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/pixel_control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/npu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/npu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 npu " "Found entity 1: npu" {  } { { "../npu.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/npu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/neuron_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/neuron_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron_unit " "Found entity 1: neuron_unit" {  } { { "../neuron_unit.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/neuron_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/neuron_input49.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/neuron_input49.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron_input49 " "Found entity 1: neuron_input49" {  } { { "../neuron_input49.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/neuron_input49.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/neuron_input37.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/neuron_input37.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron_input37 " "Found entity 1: neuron_input37" {  } { { "../neuron_input37.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/neuron_input37.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../multiplier.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/memory_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/memory_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "../memory_stage.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_line.sv(13) " "Verilog HDL information at memory_line.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701869168539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_line " "Found entity 1: memory_line" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/manipulation_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/manipulation_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 manipulation_unit " "Found entity 1: manipulation_unit" {  } { { "../manipulation_unit.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/manipulation_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nixon/desktop/projects/neural_networks/light_neural_network/npu/config.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/nixon/desktop/projects/neural_networks/light_neural_network/npu/config.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package (SystemVerilog) " "Found design unit 1: my_package (SystemVerilog)" {  } { { "../config.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/config.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701869168550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "npu " "Elaborating entity \"npu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701869168593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_stage memory_stage:mem_inst " "Elaborating entity \"memory_stage\" for hierarchy \"memory_stage:mem_inst\"" {  } { { "../npu.sv" "mem_inst" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/npu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869168599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_line memory_stage:mem_inst\|memory_line:mem_0 " "Elaborating entity \"memory_line\" for hierarchy \"memory_stage:mem_inst\|memory_line:mem_0\"" {  } { { "../memory_stage.sv" "mem_0" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_stage.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869168637 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "memory_line.sv(15) " "Verilog HDL Conditional Statement error at memory_line.sv(15): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 15 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869168640 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out memory_line.sv(13) " "Verilog HDL Always Construct warning at memory_line.sv(13): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701869168642 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memory_line.sv(13) " "Inferred latch for \"data_out\[0\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168649 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memory_line.sv(13) " "Inferred latch for \"data_out\[1\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168650 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memory_line.sv(13) " "Inferred latch for \"data_out\[2\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168650 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memory_line.sv(13) " "Inferred latch for \"data_out\[3\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168650 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memory_line.sv(13) " "Inferred latch for \"data_out\[4\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168650 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memory_line.sv(13) " "Inferred latch for \"data_out\[5\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168650 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memory_line.sv(13) " "Inferred latch for \"data_out\[6\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168650 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memory_line.sv(13) " "Inferred latch for \"data_out\[7\]\" at memory_line.sv(13)" {  } { { "../memory_line.sv" "" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_line.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168650 "|npu|memory_stage:mem_inst|memory_line:mem_0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "memory_stage:mem_inst\|memory_line:mem_0 " "Can't elaborate user hierarchy \"memory_stage:mem_inst\|memory_line:mem_0\"" {  } { { "../memory_stage.sv" "mem_0" { Text "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/memory_stage.sv" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701869168653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/quartus_project/output_files/npu.map.smsg " "Generated suppressed messages file C:/Users/Nixon/Desktop/projects/neural_networks/light_neural_network/npu/quartus_project/output_files/npu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168761 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701869168825 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 10:26:08 2023 " "Processing ended: Wed Dec 06 10:26:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701869168825 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701869168825 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701869168825 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701869168825 ""}
