# Tiny Tapeout project information
project:
  title:        "Digital Desk Clock v2.0"
  author:       "Sam Ellicott"
  discord:      "sellicott"
  description:  "7-Segment Digital Desk Clock for ihp Tapeout"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     5000000       

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2 or 6x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_digital_clock_sellicott"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - tt_um_digital_clock_sellicott.v
    - clock_wrapper.v
    - clock_stb_gen.v
    - reference_clk_stb.v
    - sysclk_divider.v
    - button_debounce.v
    - basic_clock.v
    - clock_to_7seg.v
    - output_wrapper.v
    - timeset_divider.v
    - load_divider.v
    - overflow_counter.v
    - time_register.v
    - bcd_to_7seg.v
    - bin_to_bcd.v
    - shift_register.v

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "refclk"
  ui[1]: "use_refclk"
  ui[2]: "fast_set"
  ui[3]: "hours_set"
  ui[4]: "minutes_set"
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "serial_data"
  uo[1]: "serial_latch"
  uo[2]: "serial_clk"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
