ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_RCC_DeInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_RCC_DeInit:
  26              	.LFB126:
  27              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 2


  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *      without specific prior written permission.
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************  
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** */
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 3


  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                        10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                          9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 4


 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 5


 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  28              		.loc 1 233 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 38B5     		push	{r3, r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 3, -16
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39              	.LVL0:
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  40              		.loc 1 237 0
  41 0002 354A     		ldr	r2, .L18
  42 0004 1368     		ldr	r3, [r2]
  43 0006 43F00103 		orr	r3, r3, #1
  44 000a 1360     		str	r3, [r2]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  45              		.loc 1 241 0
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 6


  46 000c FFF7FEFF 		bl	HAL_GetTick
  47              	.LVL1:
  48 0010 0446     		mov	r4, r0
  49              	.LVL2:
  50              	.L2:
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  51              		.loc 1 244 0
  52 0012 314B     		ldr	r3, .L18
  53 0014 1B68     		ldr	r3, [r3]
  54 0016 13F0020F 		tst	r3, #2
  55 001a 07D1     		bne	.L14
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  56              		.loc 1 246 0
  57 001c FFF7FEFF 		bl	HAL_GetTick
  58              	.LVL3:
  59 0020 001B     		subs	r0, r0, r4
  60 0022 0228     		cmp	r0, #2
  61 0024 F5D9     		bls	.L2
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
  62              		.loc 1 248 0
  63 0026 0324     		movs	r4, #3
  64              	.LVL4:
  65              	.L3:
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 7


 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
  66              		.loc 1 316 0
  67 0028 2046     		mov	r0, r4
  68 002a 38BD     		pop	{r3, r4, r5, pc}
  69              	.LVL5:
  70              	.L14:
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  71              		.loc 1 253 0
  72 002c 2A4A     		ldr	r2, .L18
  73 002e 1368     		ldr	r3, [r2]
  74 0030 23F0F803 		bic	r3, r3, #248
  75 0034 43F08003 		orr	r3, r3, #128
  76 0038 1360     		str	r3, [r2]
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  77              		.loc 1 256 0
  78 003a 5168     		ldr	r1, [r2, #4]
  79 003c 274B     		ldr	r3, .L18+4
  80 003e 0B40     		ands	r3, r3, r1
  81 0040 5360     		str	r3, [r2, #4]
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 8


  82              		.loc 1 260 0
  83 0042 FFF7FEFF 		bl	HAL_GetTick
  84              	.LVL6:
  85 0046 0446     		mov	r4, r0
  86              	.LVL7:
  87              	.L5:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  88              		.loc 1 263 0
  89 0048 234B     		ldr	r3, .L18
  90 004a 5B68     		ldr	r3, [r3, #4]
  91 004c 13F00C0F 		tst	r3, #12
  92 0050 08D0     		beq	.L15
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
  93              		.loc 1 265 0
  94 0052 FFF7FEFF 		bl	HAL_GetTick
  95              	.LVL8:
  96 0056 001B     		subs	r0, r0, r4
  97 0058 41F28833 		movw	r3, #5000
  98 005c 9842     		cmp	r0, r3
  99 005e F3D9     		bls	.L5
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 100              		.loc 1 267 0
 101 0060 0324     		movs	r4, #3
 102              	.LVL9:
 103 0062 E1E7     		b	.L3
 104              	.LVL10:
 105              	.L15:
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 106              		.loc 1 272 0
 107 0064 1E4B     		ldr	r3, .L18+8
 108 0066 1F4A     		ldr	r2, .L18+12
 109 0068 1A60     		str	r2, [r3]
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 110              		.loc 1 275 0
 111 006a 0020     		movs	r0, #0
 112 006c FFF7FEFF 		bl	HAL_InitTick
 113              	.LVL11:
 114 0070 0446     		mov	r4, r0
 115              	.LVL12:
 116 0072 08B1     		cbz	r0, .L16
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 117              		.loc 1 277 0
 118 0074 0124     		movs	r4, #1
 119 0076 D7E7     		b	.L3
 120              	.L16:
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 121              		.loc 1 281 0
 122 0078 174A     		ldr	r2, .L18
 123 007a 1368     		ldr	r3, [r2]
 124 007c 23F08473 		bic	r3, r3, #17301504
 125 0080 23F48033 		bic	r3, r3, #65536
 126 0084 1360     		str	r3, [r2]
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 127              		.loc 1 284 0
 128 0086 1368     		ldr	r3, [r2]
 129 0088 23F48023 		bic	r3, r3, #262144
 130 008c 1360     		str	r3, [r2]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 9


 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 131              		.loc 1 288 0
 132 008e FFF7FEFF 		bl	HAL_GetTick
 133              	.LVL13:
 134 0092 0546     		mov	r5, r0
 135              	.LVL14:
 136              	.L7:
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 137              		.loc 1 289 0
 138 0094 104B     		ldr	r3, .L18
 139 0096 1B68     		ldr	r3, [r3]
 140 0098 13F0007F 		tst	r3, #33554432
 141 009c 06D0     		beq	.L17
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 142              		.loc 1 291 0
 143 009e FFF7FEFF 		bl	HAL_GetTick
 144              	.LVL15:
 145 00a2 401B     		subs	r0, r0, r5
 146 00a4 0228     		cmp	r0, #2
 147 00a6 F5D9     		bls	.L7
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 148              		.loc 1 293 0
 149 00a8 0324     		movs	r4, #3
 150 00aa BDE7     		b	.L3
 151              	.L17:
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 152              		.loc 1 298 0
 153 00ac 0A4B     		ldr	r3, .L18
 154 00ae 0022     		movs	r2, #0
 155 00b0 5A60     		str	r2, [r3, #4]
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156              		.loc 1 301 0
 157 00b2 DA62     		str	r2, [r3, #44]
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158              		.loc 1 304 0
 159 00b4 1A63     		str	r2, [r3, #48]
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 160              		.loc 1 307 0
 161 00b6 9968     		ldr	r1, [r3, #8]
 162 00b8 41F41F01 		orr	r1, r1, #10420224
 163 00bc 9960     		str	r1, [r3, #8]
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 164              		.loc 1 310 0
 165 00be 9A60     		str	r2, [r3, #8]
 166              	.LVL16:
 167              	.LBB168:
 168              	.LBB169:
 169              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 10


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 11


  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 12


 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 13


 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 14


 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 15


 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 16


 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 17


 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 18


 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 19


 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 170              		.loc 2 531 0
 171 00c0 4FF08072 		mov	r2, #16777216
 172              		.syntax unified
 173              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 174 00c4 92FAA2F2 		rbit r2, r2
 175              	@ 0 "" 2
 176              	.LVL17:
 177              		.thumb
 178              		.syntax unified
 179              	.LBE169:
 180              	.LBE168:
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 181              		.loc 1 313 0
 182 00c8 B2FA82F2 		clz	r2, r2
 183 00cc 064B     		ldr	r3, .L18+16
 184 00ce 1344     		add	r3, r3, r2
 185 00d0 9B00     		lsls	r3, r3, #2
 186 00d2 0122     		movs	r2, #1
 187 00d4 1A60     		str	r2, [r3]
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 188              		.loc 1 315 0
 189 00d6 A7E7     		b	.L3
 190              	.L19:
 191              		.align	2
 192              	.L18:
 193 00d8 00100240 		.word	1073876992
 194 00dc 0CC0FFF8 		.word	-117456884
 195 00e0 00000000 		.word	SystemCoreClock
 196 00e4 00127A00 		.word	8000000
 197 00e8 20819010 		.word	277905696
 198              		.cfi_endproc
 199              	.LFE126:
 201              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_RCC_OscConfig
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu fpv4-sp-d16
 209              	HAL_RCC_OscConfig:
 210              	.LFB127:
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 20


 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 211              		.loc 1 333 0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 8
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              	.LVL18:
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 216              		.loc 1 337 0
 217 0000 0028     		cmp	r0, #0
 218 0002 00F0F582 		beq	.L93
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 219              		.loc 1 333 0
 220 0006 70B5     		push	{r4, r5, r6, lr}
 221              	.LCFI1:
 222              		.cfi_def_cfa_offset 16
 223              		.cfi_offset 4, -16
 224              		.cfi_offset 5, -12
 225              		.cfi_offset 6, -8
 226              		.cfi_offset 14, -4
 227 0008 82B0     		sub	sp, sp, #8
 228              	.LCFI2:
 229              		.cfi_def_cfa_offset 24
 230 000a 0446     		mov	r4, r0
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 231              		.loc 1 346 0
 232 000c 0368     		ldr	r3, [r0]
 233 000e 13F0010F 		tst	r3, #1
 234 0012 3BD0     		beq	.L22
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 235              		.loc 1 352 0
 236 0014 B54B     		ldr	r3, .L131
 237 0016 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 21


 238 0018 03F00C03 		and	r3, r3, #12
 239 001c 042B     		cmp	r3, #4
 240 001e 1ED0     		beq	.L23
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 241              		.loc 1 353 0
 242 0020 B24B     		ldr	r3, .L131
 243 0022 5B68     		ldr	r3, [r3, #4]
 244 0024 03F00C03 		and	r3, r3, #12
 245 0028 082B     		cmp	r3, #8
 246 002a 13D0     		beq	.L115
 247              	.L24:
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 248              		.loc 1 363 0
 249 002c 6368     		ldr	r3, [r4, #4]
 250 002e B3F5803F 		cmp	r3, #65536
 251 0032 68D0     		beq	.L116
 252              		.loc 1 363 0 is_stmt 0 discriminator 2
 253 0034 002B     		cmp	r3, #0
 254 0036 40F09280 		bne	.L29
 255              		.loc 1 363 0 discriminator 3
 256 003a 03F18043 		add	r3, r3, #1073741824
 257 003e 03F50433 		add	r3, r3, #135168
 258 0042 1A68     		ldr	r2, [r3]
 259 0044 22F48032 		bic	r2, r2, #65536
 260 0048 1A60     		str	r2, [r3]
 261 004a 1A68     		ldr	r2, [r3]
 262 004c 22F48022 		bic	r2, r2, #262144
 263 0050 1A60     		str	r2, [r3]
 264 0052 5DE0     		b	.L28
 265              	.L115:
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 266              		.loc 1 353 0 is_stmt 1 discriminator 1
 267 0054 A54B     		ldr	r3, .L131
 268 0056 5B68     		ldr	r3, [r3, #4]
 269 0058 13F4803F 		tst	r3, #65536
 270 005c E6D0     		beq	.L24
 271              	.L23:
 272              	.LVL19:
 273              	.LBB170:
 274              	.LBB171:
 275              		.loc 2 531 0
 276 005e 4FF40033 		mov	r3, #131072
 277              		.syntax unified
 278              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 279 0062 93FAA3F3 		rbit r3, r3
 280              	@ 0 "" 2
 281              	.LVL20:
 282              		.thumb
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 22


 283              		.syntax unified
 284              	.LBE171:
 285              	.LBE170:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 286              		.loc 1 355 0
 287 0066 A14B     		ldr	r3, .L131
 288 0068 1968     		ldr	r1, [r3]
 289              	.LVL21:
 290              	.LBB172:
 291              	.LBB173:
 292              		.loc 2 531 0
 293 006a 4FF40033 		mov	r3, #131072
 294              		.syntax unified
 295              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 296 006e 93FAA3F3 		rbit r3, r3
 297              	@ 0 "" 2
 298              	.LVL22:
 299              		.thumb
 300              		.syntax unified
 301              	.LBE173:
 302              	.LBE172:
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 303              		.loc 1 355 0
 304 0072 B3FA83F3 		clz	r3, r3
 305 0076 03F01F03 		and	r3, r3, #31
 306 007a 0122     		movs	r2, #1
 307 007c 02FA03F3 		lsl	r3, r2, r3
 308 0080 0B42     		tst	r3, r1
 309 0082 03D0     		beq	.L22
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 310              		.loc 1 355 0 is_stmt 0 discriminator 13
 311 0084 6368     		ldr	r3, [r4, #4]
 312 0086 002B     		cmp	r3, #0
 313 0088 00F0B482 		beq	.L117
 314              	.LVL23:
 315              	.L22:
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 23


 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 316              		.loc 1 402 0 is_stmt 1
 317 008c 2368     		ldr	r3, [r4]
 318 008e 13F0020F 		tst	r3, #2
 319 0092 00F0C680 		beq	.L40
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 320              		.loc 1 409 0
 321 0096 954B     		ldr	r3, .L131
 322 0098 5B68     		ldr	r3, [r3, #4]
 323 009a 13F00C0F 		tst	r3, #12
 324 009e 00F09C80 		beq	.L41
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 325              		.loc 1 410 0
 326 00a2 924B     		ldr	r3, .L131
 327 00a4 5B68     		ldr	r3, [r3, #4]
 328 00a6 03F00C03 		and	r3, r3, #12
 329 00aa 082B     		cmp	r3, #8
 330 00ac 00F08F80 		beq	.L118
 331              	.L42:
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 24


 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 332              		.loc 1 427 0
 333 00b0 2369     		ldr	r3, [r4, #16]
 334 00b2 002B     		cmp	r3, #0
 335 00b4 00F0F380 		beq	.L46
 336              	.LVL24:
 337              	.LBB174:
 338              	.LBB175:
 339              		.loc 2 531 0
 340 00b8 0122     		movs	r2, #1
 341              		.syntax unified
 342              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 343 00ba 92FAA2F3 		rbit r3, r2
 344              	@ 0 "" 2
 345              	.LVL25:
 346              		.thumb
 347              		.syntax unified
 348              	.LBE175:
 349              	.LBE174:
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 350              		.loc 1 430 0
 351 00be B3FA83F3 		clz	r3, r3
 352 00c2 03F18453 		add	r3, r3, #276824064
 353 00c6 03F58413 		add	r3, r3, #1081344
 354 00ca 9B00     		lsls	r3, r3, #2
 355 00cc 1A60     		str	r2, [r3]
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 356              		.loc 1 433 0
 357 00ce FFF7FEFF 		bl	HAL_GetTick
 358              	.LVL26:
 359 00d2 0546     		mov	r5, r0
 360              	.LVL27:
 361              	.L47:
 362              	.LBB176:
 363              	.LBB177:
 364              		.loc 2 531 0
 365 00d4 0223     		movs	r3, #2
 366              		.syntax unified
 367              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 368 00d6 93FAA3F3 		rbit r3, r3
 369              	@ 0 "" 2
 370              	.LVL28:
 371              		.thumb
 372              		.syntax unified
 373              	.LBE177:
 374              	.LBE176:
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 375              		.loc 1 436 0
 376 00da 844B     		ldr	r3, .L131
 377 00dc 1968     		ldr	r1, [r3]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 25


 378              	.LVL29:
 379              	.LBB178:
 380              	.LBB179:
 381              		.loc 2 531 0
 382 00de 0223     		movs	r3, #2
 383              		.syntax unified
 384              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 385 00e0 93FAA3F3 		rbit r3, r3
 386              	@ 0 "" 2
 387              	.LVL30:
 388              		.thumb
 389              		.syntax unified
 390              	.LBE179:
 391              	.LBE178:
 392              		.loc 1 436 0
 393 00e4 B3FA83F3 		clz	r3, r3
 394 00e8 03F01F03 		and	r3, r3, #31
 395 00ec 0122     		movs	r2, #1
 396 00ee 02FA03F3 		lsl	r3, r2, r3
 397 00f2 0B42     		tst	r3, r1
 398 00f4 40F0C480 		bne	.L119
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 399              		.loc 1 438 0
 400 00f8 FFF7FEFF 		bl	HAL_GetTick
 401              	.LVL31:
 402 00fc 401B     		subs	r0, r0, r5
 403 00fe 0228     		cmp	r0, #2
 404 0100 E8D9     		bls	.L47
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 405              		.loc 1 440 0
 406 0102 0320     		movs	r0, #3
 407 0104 83E2     		b	.L21
 408              	.LVL32:
 409              	.L116:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 410              		.loc 1 363 0 discriminator 1
 411 0106 794A     		ldr	r2, .L131
 412 0108 1368     		ldr	r3, [r2]
 413 010a 43F48033 		orr	r3, r3, #65536
 414 010e 1360     		str	r3, [r2]
 415              	.L28:
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 416              		.loc 1 367 0
 417 0110 764A     		ldr	r2, .L131
 418 0112 D36A     		ldr	r3, [r2, #44]
 419 0114 23F00F03 		bic	r3, r3, #15
 420 0118 A168     		ldr	r1, [r4, #8]
 421 011a 0B43     		orrs	r3, r3, r1
 422 011c D362     		str	r3, [r2, #44]
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 423              		.loc 1 371 0
 424 011e 6368     		ldr	r3, [r4, #4]
 425 0120 002B     		cmp	r3, #0
 426 0122 36D0     		beq	.L31
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 26


 427              		.loc 1 374 0
 428 0124 FFF7FEFF 		bl	HAL_GetTick
 429              	.LVL33:
 430 0128 0546     		mov	r5, r0
 431              	.LVL34:
 432              	.L32:
 433              	.LBB180:
 434              	.LBB181:
 435              		.loc 2 531 0
 436 012a 4FF40033 		mov	r3, #131072
 437              		.syntax unified
 438              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 439 012e 93FAA3F3 		rbit r3, r3
 440              	@ 0 "" 2
 441              	.LVL35:
 442              		.thumb
 443              		.syntax unified
 444              	.LBE181:
 445              	.LBE180:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 446              		.loc 1 377 0
 447 0132 6E4B     		ldr	r3, .L131
 448 0134 1968     		ldr	r1, [r3]
 449              	.LVL36:
 450              	.LBB182:
 451              	.LBB183:
 452              		.loc 2 531 0
 453 0136 4FF40033 		mov	r3, #131072
 454              		.syntax unified
 455              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 456 013a 93FAA3F3 		rbit r3, r3
 457              	@ 0 "" 2
 458              	.LVL37:
 459              		.thumb
 460              		.syntax unified
 461              	.LBE183:
 462              	.LBE182:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 463              		.loc 1 377 0
 464 013e B3FA83F3 		clz	r3, r3
 465 0142 03F01F03 		and	r3, r3, #31
 466 0146 0122     		movs	r2, #1
 467 0148 02FA03F3 		lsl	r3, r2, r3
 468 014c 0B42     		tst	r3, r1
 469 014e 9DD1     		bne	.L22
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 470              		.loc 1 379 0
 471 0150 FFF7FEFF 		bl	HAL_GetTick
 472              	.LVL38:
 473 0154 401B     		subs	r0, r0, r5
 474 0156 6428     		cmp	r0, #100
 475 0158 E7D9     		bls	.L32
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 476              		.loc 1 381 0
 477 015a 0320     		movs	r0, #3
 478 015c 57E2     		b	.L21
 479              	.LVL39:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 27


 480              	.L29:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481              		.loc 1 363 0 discriminator 4
 482 015e B3F5A02F 		cmp	r3, #327680
 483 0162 09D0     		beq	.L120
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 484              		.loc 1 363 0 is_stmt 0 discriminator 6
 485 0164 614B     		ldr	r3, .L131
 486 0166 1A68     		ldr	r2, [r3]
 487 0168 22F48032 		bic	r2, r2, #65536
 488 016c 1A60     		str	r2, [r3]
 489 016e 1A68     		ldr	r2, [r3]
 490 0170 22F48022 		bic	r2, r2, #262144
 491 0174 1A60     		str	r2, [r3]
 492 0176 CBE7     		b	.L28
 493              	.L120:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 494              		.loc 1 363 0 discriminator 5
 495 0178 03F18043 		add	r3, r3, #1073741824
 496 017c A3F53C33 		sub	r3, r3, #192512
 497 0180 1A68     		ldr	r2, [r3]
 498 0182 42F48022 		orr	r2, r2, #262144
 499 0186 1A60     		str	r2, [r3]
 500 0188 1A68     		ldr	r2, [r3]
 501 018a 42F48032 		orr	r2, r2, #65536
 502 018e 1A60     		str	r2, [r3]
 503 0190 BEE7     		b	.L28
 504              	.L31:
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 505              		.loc 1 388 0 is_stmt 1
 506 0192 FFF7FEFF 		bl	HAL_GetTick
 507              	.LVL40:
 508 0196 0546     		mov	r5, r0
 509              	.LVL41:
 510              	.L36:
 511              	.LBB184:
 512              	.LBB185:
 513              		.loc 2 531 0
 514 0198 4FF40033 		mov	r3, #131072
 515              		.syntax unified
 516              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 517 019c 93FAA3F3 		rbit r3, r3
 518              	@ 0 "" 2
 519              	.LVL42:
 520              		.thumb
 521              		.syntax unified
 522              	.LBE185:
 523              	.LBE184:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 524              		.loc 1 391 0
 525 01a0 524B     		ldr	r3, .L131
 526 01a2 1968     		ldr	r1, [r3]
 527              	.LVL43:
 528              	.LBB186:
 529              	.LBB187:
 530              		.loc 2 531 0
 531 01a4 4FF40033 		mov	r3, #131072
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 28


 532              		.syntax unified
 533              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 534 01a8 93FAA3F3 		rbit r3, r3
 535              	@ 0 "" 2
 536              	.LVL44:
 537              		.thumb
 538              		.syntax unified
 539              	.LBE187:
 540              	.LBE186:
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 541              		.loc 1 391 0
 542 01ac B3FA83F3 		clz	r3, r3
 543 01b0 03F01F03 		and	r3, r3, #31
 544 01b4 0122     		movs	r2, #1
 545 01b6 02FA03F3 		lsl	r3, r2, r3
 546 01ba 0B42     		tst	r3, r1
 547 01bc 3FF466AF 		beq	.L22
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 548              		.loc 1 393 0
 549 01c0 FFF7FEFF 		bl	HAL_GetTick
 550              	.LVL45:
 551 01c4 401B     		subs	r0, r0, r5
 552 01c6 6428     		cmp	r0, #100
 553 01c8 E6D9     		bls	.L36
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 554              		.loc 1 395 0
 555 01ca 0320     		movs	r0, #3
 556 01cc 1FE2     		b	.L21
 557              	.LVL46:
 558              	.L118:
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 559              		.loc 1 410 0 discriminator 1
 560 01ce 474B     		ldr	r3, .L131
 561 01d0 5B68     		ldr	r3, [r3, #4]
 562 01d2 13F4803F 		tst	r3, #65536
 563 01d6 7FF46BAF 		bne	.L42
 564              	.L41:
 565              	.LVL47:
 566              	.LBB188:
 567              	.LBB189:
 568              		.loc 2 531 0
 569 01da 0223     		movs	r3, #2
 570              		.syntax unified
 571              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 572 01dc 93FAA3F3 		rbit r3, r3
 573              	@ 0 "" 2
 574              	.LVL48:
 575              		.thumb
 576              		.syntax unified
 577              	.LBE189:
 578              	.LBE188:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 579              		.loc 1 413 0
 580 01e0 424B     		ldr	r3, .L131
 581 01e2 1968     		ldr	r1, [r3]
 582              	.LVL49:
 583              	.LBB190:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 29


 584              	.LBB191:
 585              		.loc 2 531 0
 586 01e4 0223     		movs	r3, #2
 587              		.syntax unified
 588              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 589 01e6 93FAA3F3 		rbit r3, r3
 590              	@ 0 "" 2
 591              	.LVL50:
 592              		.thumb
 593              		.syntax unified
 594              	.LBE191:
 595              	.LBE190:
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 596              		.loc 1 413 0
 597 01ea B3FA83F3 		clz	r3, r3
 598 01ee 03F01F03 		and	r3, r3, #31
 599 01f2 0122     		movs	r2, #1
 600 01f4 02FA03F3 		lsl	r3, r2, r3
 601 01f8 0B42     		tst	r3, r1
 602 01fa 04D0     		beq	.L45
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 603              		.loc 1 413 0 is_stmt 0 discriminator 13
 604 01fc 2369     		ldr	r3, [r4, #16]
 605 01fe 9342     		cmp	r3, r2
 606 0200 01D0     		beq	.L45
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 607              		.loc 1 415 0 is_stmt 1
 608 0202 0120     		movs	r0, #1
 609 0204 03E2     		b	.L21
 610              	.L45:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 611              		.loc 1 421 0
 612 0206 3948     		ldr	r0, .L131
 613 0208 0368     		ldr	r3, [r0]
 614 020a 23F0F803 		bic	r3, r3, #248
 615 020e 6169     		ldr	r1, [r4, #20]
 616              	.LVL51:
 617              	.LBB192:
 618              	.LBB193:
 619              		.loc 2 531 0
 620 0210 F822     		movs	r2, #248
 621              		.syntax unified
 622              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 623 0212 92FAA2F2 		rbit r2, r2
 624              	@ 0 "" 2
 625              	.LVL52:
 626              		.thumb
 627              		.syntax unified
 628              	.LBE193:
 629              	.LBE192:
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 630              		.loc 1 421 0
 631 0216 B2FA82F2 		clz	r2, r2
 632 021a 01FA02F2 		lsl	r2, r1, r2
 633 021e 1343     		orrs	r3, r3, r2
 634 0220 0360     		str	r3, [r0]
 635              	.L40:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 30


 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 636              		.loc 1 467 0
 637 0222 2368     		ldr	r3, [r4]
 638 0224 13F0080F 		tst	r3, #8
 639 0228 00F08C80 		beq	.L55
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 640              		.loc 1 473 0
 641 022c A369     		ldr	r3, [r4, #24]
 642 022e 002B     		cmp	r3, #0
 643 0230 60D0     		beq	.L56
 644              	.LVL53:
 645              	.LBB194:
 646              	.LBB195:
 647              		.loc 2 531 0
 648 0232 0121     		movs	r1, #1
 649              		.syntax unified
 650              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 651 0234 91FAA1F2 		rbit r2, r1
 652              	@ 0 "" 2
 653              	.LVL54:
 654              		.thumb
 655              		.syntax unified
 656              	.LBE195:
 657              	.LBE194:
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 31


 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 658              		.loc 1 476 0
 659 0238 B2FA82F2 		clz	r2, r2
 660 023c 2C4B     		ldr	r3, .L131+4
 661 023e 1344     		add	r3, r3, r2
 662 0240 9B00     		lsls	r3, r3, #2
 663 0242 1960     		str	r1, [r3]
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 664              		.loc 1 479 0
 665 0244 FFF7FEFF 		bl	HAL_GetTick
 666              	.LVL55:
 667 0248 0546     		mov	r5, r0
 668              	.LVL56:
 669              	.L57:
 670              	.LBB196:
 671              	.LBB197:
 672              		.loc 2 531 0
 673 024a 0223     		movs	r3, #2
 674              		.syntax unified
 675              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 676 024c 93FAA3F2 		rbit r2, r3
 677              	@ 0 "" 2
 678              	.LVL57:
 679              		.thumb
 680              		.syntax unified
 681              	.LBE197:
 682              	.LBE196:
 683              	.LBB198:
 684              	.LBB199:
 685              		.syntax unified
 686              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 687 0250 93FAA3F2 		rbit r2, r3
 688              	@ 0 "" 2
 689              	.LVL58:
 690              		.thumb
 691              		.syntax unified
 692              	.LBE199:
 693              	.LBE198:
 694              	.LBB200:
 695              	.LBB201:
 696              		.syntax unified
 697              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 698 0254 93FAA3F2 		rbit r2, r3
 699              	@ 0 "" 2
 700              	.LVL59:
 701              		.thumb
 702              		.syntax unified
 703              	.LBE201:
 704              	.LBE200:
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 705              		.loc 1 482 0
 706 0258 244A     		ldr	r2, .L131
 707 025a 516A     		ldr	r1, [r2, #36]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 32


 708              	.LVL60:
 709              	.LBB202:
 710              	.LBB203:
 711              		.loc 2 531 0
 712              		.syntax unified
 713              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 714 025c 93FAA3F3 		rbit r3, r3
 715              	@ 0 "" 2
 716              	.LVL61:
 717              		.thumb
 718              		.syntax unified
 719              	.LBE203:
 720              	.LBE202:
 721              		.loc 1 482 0
 722 0260 B3FA83F3 		clz	r3, r3
 723 0264 03F01F03 		and	r3, r3, #31
 724 0268 0122     		movs	r2, #1
 725 026a 02FA03F3 		lsl	r3, r2, r3
 726 026e 0B42     		tst	r3, r1
 727 0270 68D1     		bne	.L55
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 728              		.loc 1 484 0
 729 0272 FFF7FEFF 		bl	HAL_GetTick
 730              	.LVL62:
 731 0276 401B     		subs	r0, r0, r5
 732 0278 0228     		cmp	r0, #2
 733 027a E6D9     		bls	.L57
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 734              		.loc 1 486 0
 735 027c 0320     		movs	r0, #3
 736 027e C6E1     		b	.L21
 737              	.L119:
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 738              		.loc 1 445 0
 739 0280 1A48     		ldr	r0, .L131
 740 0282 0368     		ldr	r3, [r0]
 741 0284 23F0F803 		bic	r3, r3, #248
 742 0288 6169     		ldr	r1, [r4, #20]
 743              	.LVL63:
 744              	.LBB204:
 745              	.LBB205:
 746              		.loc 2 531 0
 747 028a F822     		movs	r2, #248
 748              		.syntax unified
 749              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 750 028c 92FAA2F2 		rbit r2, r2
 751              	@ 0 "" 2
 752              	.LVL64:
 753              		.thumb
 754              		.syntax unified
 755              	.LBE205:
 756              	.LBE204:
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757              		.loc 1 445 0
 758 0290 B2FA82F2 		clz	r2, r2
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 33


 759 0294 01FA02F2 		lsl	r2, r1, r2
 760 0298 1343     		orrs	r3, r3, r2
 761 029a 0360     		str	r3, [r0]
 762 029c C1E7     		b	.L40
 763              	.LVL65:
 764              	.L46:
 765              	.LBB206:
 766              	.LBB207:
 767              		.loc 2 531 0
 768 029e 0123     		movs	r3, #1
 769              		.syntax unified
 770              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 771 02a0 93FAA3F3 		rbit r3, r3
 772              	@ 0 "" 2
 773              	.LVL66:
 774              		.thumb
 775              		.syntax unified
 776              	.LBE207:
 777              	.LBE206:
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 778              		.loc 1 450 0
 779 02a4 B3FA83F3 		clz	r3, r3
 780 02a8 03F18453 		add	r3, r3, #276824064
 781 02ac 03F58413 		add	r3, r3, #1081344
 782 02b0 9B00     		lsls	r3, r3, #2
 783 02b2 0022     		movs	r2, #0
 784 02b4 1A60     		str	r2, [r3]
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 785              		.loc 1 453 0
 786 02b6 FFF7FEFF 		bl	HAL_GetTick
 787              	.LVL67:
 788 02ba 0546     		mov	r5, r0
 789              	.LVL68:
 790              	.L51:
 791              	.LBB208:
 792              	.LBB209:
 793              		.loc 2 531 0
 794 02bc 0223     		movs	r3, #2
 795              		.syntax unified
 796              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 797 02be 93FAA3F3 		rbit r3, r3
 798              	@ 0 "" 2
 799              	.LVL69:
 800              		.thumb
 801              		.syntax unified
 802              	.LBE209:
 803              	.LBE208:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 804              		.loc 1 456 0
 805 02c2 0A4B     		ldr	r3, .L131
 806 02c4 1968     		ldr	r1, [r3]
 807              	.LVL70:
 808              	.LBB210:
 809              	.LBB211:
 810              		.loc 2 531 0
 811 02c6 0223     		movs	r3, #2
 812              		.syntax unified
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 34


 813              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 814 02c8 93FAA3F3 		rbit r3, r3
 815              	@ 0 "" 2
 816              	.LVL71:
 817              		.thumb
 818              		.syntax unified
 819              	.LBE211:
 820              	.LBE210:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 821              		.loc 1 456 0
 822 02cc B3FA83F3 		clz	r3, r3
 823 02d0 03F01F03 		and	r3, r3, #31
 824 02d4 0122     		movs	r2, #1
 825 02d6 02FA03F3 		lsl	r3, r2, r3
 826 02da 0B42     		tst	r3, r1
 827 02dc A1D0     		beq	.L40
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 828              		.loc 1 458 0
 829 02de FFF7FEFF 		bl	HAL_GetTick
 830              	.LVL72:
 831 02e2 401B     		subs	r0, r0, r5
 832 02e4 0228     		cmp	r0, #2
 833 02e6 E9D9     		bls	.L51
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 834              		.loc 1 460 0
 835 02e8 0320     		movs	r0, #3
 836 02ea 90E1     		b	.L21
 837              	.L132:
 838              		.align	2
 839              	.L131:
 840 02ec 00100240 		.word	1073876992
 841 02f0 20819010 		.word	277905696
 842              	.LVL73:
 843              	.L56:
 844              	.LBB212:
 845              	.LBB213:
 846              		.loc 2 531 0
 847 02f4 0122     		movs	r2, #1
 848              		.syntax unified
 849              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 850 02f6 92FAA2F2 		rbit r2, r2
 851              	@ 0 "" 2
 852              	.LVL74:
 853              		.thumb
 854              		.syntax unified
 855              	.LBE213:
 856              	.LBE212:
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 857              		.loc 1 493 0
 858 02fa B2FA82F2 		clz	r2, r2
 859 02fe C04B     		ldr	r3, .L133
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 35


 860 0300 1344     		add	r3, r3, r2
 861 0302 9B00     		lsls	r3, r3, #2
 862 0304 0022     		movs	r2, #0
 863 0306 1A60     		str	r2, [r3]
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 864              		.loc 1 496 0
 865 0308 FFF7FEFF 		bl	HAL_GetTick
 866              	.LVL75:
 867 030c 0546     		mov	r5, r0
 868              	.LVL76:
 869              	.L59:
 870              	.LBB214:
 871              	.LBB215:
 872              		.loc 2 531 0
 873 030e 0223     		movs	r3, #2
 874              		.syntax unified
 875              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 876 0310 93FAA3F2 		rbit r2, r3
 877              	@ 0 "" 2
 878              	.LVL77:
 879              		.thumb
 880              		.syntax unified
 881              	.LBE215:
 882              	.LBE214:
 883              	.LBB216:
 884              	.LBB217:
 885              		.syntax unified
 886              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 887 0314 93FAA3F2 		rbit r2, r3
 888              	@ 0 "" 2
 889              	.LVL78:
 890              		.thumb
 891              		.syntax unified
 892              	.LBE217:
 893              	.LBE216:
 894              	.LBB218:
 895              	.LBB219:
 896              		.syntax unified
 897              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 898 0318 93FAA3F2 		rbit r2, r3
 899              	@ 0 "" 2
 900              	.LVL79:
 901              		.thumb
 902              		.syntax unified
 903              	.LBE219:
 904              	.LBE218:
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 905              		.loc 1 499 0
 906 031c B94A     		ldr	r2, .L133+4
 907 031e 516A     		ldr	r1, [r2, #36]
 908              	.LVL80:
 909              	.LBB220:
 910              	.LBB221:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 36


 911              		.loc 2 531 0
 912              		.syntax unified
 913              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 914 0320 93FAA3F3 		rbit r3, r3
 915              	@ 0 "" 2
 916              	.LVL81:
 917              		.thumb
 918              		.syntax unified
 919              	.LBE221:
 920              	.LBE220:
 921              		.loc 1 499 0
 922 0324 B3FA83F3 		clz	r3, r3
 923 0328 03F01F03 		and	r3, r3, #31
 924 032c 0122     		movs	r2, #1
 925 032e 02FA03F3 		lsl	r3, r2, r3
 926 0332 0B42     		tst	r3, r1
 927 0334 06D0     		beq	.L55
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 928              		.loc 1 501 0
 929 0336 FFF7FEFF 		bl	HAL_GetTick
 930              	.LVL82:
 931 033a 401B     		subs	r0, r0, r5
 932 033c 0228     		cmp	r0, #2
 933 033e E6D9     		bls	.L59
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 934              		.loc 1 503 0
 935 0340 0320     		movs	r0, #3
 936 0342 64E1     		b	.L21
 937              	.LVL83:
 938              	.L55:
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 939              		.loc 1 509 0
 940 0344 2368     		ldr	r3, [r4]
 941 0346 13F0040F 		tst	r3, #4
 942 034a 00F0B380 		beq	.L61
 943              	.LVL84:
 944              	.LBB222:
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 945              		.loc 1 518 0
 946 034e AD4B     		ldr	r3, .L133+4
 947 0350 DB69     		ldr	r3, [r3, #28]
 948 0352 13F0805F 		tst	r3, #268435456
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 37


 949 0356 20D1     		bne	.L102
 950              	.LBB223:
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 951              		.loc 1 520 0
 952 0358 AA4B     		ldr	r3, .L133+4
 953 035a DA69     		ldr	r2, [r3, #28]
 954 035c 42F08052 		orr	r2, r2, #268435456
 955 0360 DA61     		str	r2, [r3, #28]
 956 0362 DB69     		ldr	r3, [r3, #28]
 957 0364 03F08053 		and	r3, r3, #268435456
 958 0368 0193     		str	r3, [sp, #4]
 959 036a 019B     		ldr	r3, [sp, #4]
 960              	.LVL85:
 961              	.LBE223:
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 962              		.loc 1 521 0
 963 036c 0125     		movs	r5, #1
 964              	.LVL86:
 965              	.L62:
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 966              		.loc 1 524 0
 967 036e A64B     		ldr	r3, .L133+8
 968 0370 1B68     		ldr	r3, [r3]
 969 0372 13F4807F 		tst	r3, #256
 970 0376 12D0     		beq	.L121
 971              	.L63:
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 972              		.loc 1 542 0
 973 0378 E368     		ldr	r3, [r4, #12]
 974 037a 012B     		cmp	r3, #1
 975 037c 23D0     		beq	.L122
 976              		.loc 1 542 0 is_stmt 0 discriminator 2
 977 037e 73BB     		cbnz	r3, .L68
 978              		.loc 1 542 0 discriminator 3
 979 0380 03F18043 		add	r3, r3, #1073741824
 980 0384 03F50433 		add	r3, r3, #135168
 981 0388 1A6A     		ldr	r2, [r3, #32]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 38


 982 038a 22F00102 		bic	r2, r2, #1
 983 038e 1A62     		str	r2, [r3, #32]
 984 0390 1A6A     		ldr	r2, [r3, #32]
 985 0392 22F00402 		bic	r2, r2, #4
 986 0396 1A62     		str	r2, [r3, #32]
 987 0398 1AE0     		b	.L67
 988              	.LVL87:
 989              	.L102:
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 990              		.loc 1 511 0 is_stmt 1
 991 039a 0025     		movs	r5, #0
 992 039c E7E7     		b	.L62
 993              	.LVL88:
 994              	.L121:
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 995              		.loc 1 527 0
 996 039e 9A4A     		ldr	r2, .L133+8
 997 03a0 1368     		ldr	r3, [r2]
 998 03a2 43F48073 		orr	r3, r3, #256
 999 03a6 1360     		str	r3, [r2]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1000              		.loc 1 530 0
 1001 03a8 FFF7FEFF 		bl	HAL_GetTick
 1002              	.LVL89:
 1003 03ac 0646     		mov	r6, r0
 1004              	.LVL90:
 1005              	.L64:
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1006              		.loc 1 532 0
 1007 03ae 964B     		ldr	r3, .L133+8
 1008 03b0 1B68     		ldr	r3, [r3]
 1009 03b2 13F4807F 		tst	r3, #256
 1010 03b6 DFD1     		bne	.L63
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1011              		.loc 1 534 0
 1012 03b8 FFF7FEFF 		bl	HAL_GetTick
 1013              	.LVL91:
 1014 03bc 801B     		subs	r0, r0, r6
 1015 03be 6428     		cmp	r0, #100
 1016 03c0 F5D9     		bls	.L64
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1017              		.loc 1 536 0
 1018 03c2 0320     		movs	r0, #3
 1019 03c4 23E1     		b	.L21
 1020              	.LVL92:
 1021              	.L122:
 1022              		.loc 1 542 0 discriminator 1
 1023 03c6 8F4A     		ldr	r2, .L133+4
 1024 03c8 136A     		ldr	r3, [r2, #32]
 1025 03ca 43F00103 		orr	r3, r3, #1
 1026 03ce 1362     		str	r3, [r2, #32]
 1027              	.L67:
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1028              		.loc 1 544 0
 1029 03d0 E368     		ldr	r3, [r4, #12]
 1030 03d2 002B     		cmp	r3, #0
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 39


 1031 03d4 41D0     		beq	.L70
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1032              		.loc 1 547 0
 1033 03d6 FFF7FEFF 		bl	HAL_GetTick
 1034              	.LVL93:
 1035 03da 0646     		mov	r6, r0
 1036              	.LVL94:
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1037              		.loc 1 550 0
 1038 03dc 2BE0     		b	.L71
 1039              	.LVL95:
 1040              	.L68:
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1041              		.loc 1 542 0 discriminator 4
 1042 03de 052B     		cmp	r3, #5
 1043 03e0 09D0     		beq	.L123
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1044              		.loc 1 542 0 is_stmt 0 discriminator 6
 1045 03e2 884B     		ldr	r3, .L133+4
 1046 03e4 1A6A     		ldr	r2, [r3, #32]
 1047 03e6 22F00102 		bic	r2, r2, #1
 1048 03ea 1A62     		str	r2, [r3, #32]
 1049 03ec 1A6A     		ldr	r2, [r3, #32]
 1050 03ee 22F00402 		bic	r2, r2, #4
 1051 03f2 1A62     		str	r2, [r3, #32]
 1052 03f4 ECE7     		b	.L67
 1053              	.L123:
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1054              		.loc 1 542 0 discriminator 5
 1055 03f6 834B     		ldr	r3, .L133+4
 1056 03f8 1A6A     		ldr	r2, [r3, #32]
 1057 03fa 42F00402 		orr	r2, r2, #4
 1058 03fe 1A62     		str	r2, [r3, #32]
 1059 0400 1A6A     		ldr	r2, [r3, #32]
 1060 0402 42F00102 		orr	r2, r2, #1
 1061 0406 1A62     		str	r2, [r3, #32]
 1062 0408 E2E7     		b	.L67
 1063              	.LVL96:
 1064              	.L124:
 1065              		.loc 1 550 0 is_stmt 1 discriminator 4
 1066 040a 7E4B     		ldr	r3, .L133+4
 1067 040c 196A     		ldr	r1, [r3, #32]
 1068              	.L73:
 1069              	.LVL97:
 1070              	.LBB224:
 1071              	.LBB225:
 1072              		.loc 2 531 0 discriminator 11
 1073 040e 0223     		movs	r3, #2
 1074              		.syntax unified
 1075              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1076 0410 93FAA3F3 		rbit r3, r3
 1077              	@ 0 "" 2
 1078              	.LVL98:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 40


 1079              		.thumb
 1080              		.syntax unified
 1081              	.LBE225:
 1082              	.LBE224:
 1083              		.loc 1 550 0 discriminator 11
 1084 0414 B3FA83F3 		clz	r3, r3
 1085 0418 03F01F03 		and	r3, r3, #31
 1086 041c 0122     		movs	r2, #1
 1087 041e 02FA03F3 		lsl	r3, r2, r3
 1088 0422 1942     		tst	r1, r3
 1089 0424 45D1     		bne	.L75
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1090              		.loc 1 552 0
 1091 0426 FFF7FEFF 		bl	HAL_GetTick
 1092              	.LVL99:
 1093 042a 801B     		subs	r0, r0, r6
 1094 042c 41F28833 		movw	r3, #5000
 1095 0430 9842     		cmp	r0, r3
 1096 0432 00F2E180 		bhi	.L104
 1097              	.L71:
 1098              	.LVL100:
 1099              	.LBB226:
 1100              	.LBB227:
 1101              		.loc 2 531 0
 1102 0436 0223     		movs	r3, #2
 1103              		.syntax unified
 1104              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1105 0438 93FAA3F2 		rbit r2, r3
 1106              	@ 0 "" 2
 1107              	.LVL101:
 1108              		.thumb
 1109              		.syntax unified
 1110              	.LBE227:
 1111              	.LBE226:
 1112              	.LBB228:
 1113              	.LBB229:
 1114              		.syntax unified
 1115              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1116 043c 93FAA3F3 		rbit r3, r3
 1117              	@ 0 "" 2
 1118              	.LVL102:
 1119              		.thumb
 1120              		.syntax unified
 1121              	.LBE229:
 1122              	.LBE228:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1123              		.loc 1 550 0
 1124 0440 B3FA83F3 		clz	r3, r3
 1125 0444 5B09     		lsrs	r3, r3, #5
 1126 0446 43F00203 		orr	r3, r3, #2
 1127 044a 022B     		cmp	r3, #2
 1128 044c DDD0     		beq	.L124
 1129              	.LVL103:
 1130              	.LBB230:
 1131              	.LBB231:
 1132              		.loc 2 531 0
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 41


 1133 044e 0223     		movs	r3, #2
 1134              		.syntax unified
 1135              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1136 0450 93FAA3F3 		rbit r3, r3
 1137              	@ 0 "" 2
 1138              	.LVL104:
 1139              		.thumb
 1140              		.syntax unified
 1141              	.LBE231:
 1142              	.LBE230:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1143              		.loc 1 550 0
 1144 0454 6B4B     		ldr	r3, .L133+4
 1145 0456 596A     		ldr	r1, [r3, #36]
 1146 0458 D9E7     		b	.L73
 1147              	.LVL105:
 1148              	.L70:
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1149              		.loc 1 561 0
 1150 045a FFF7FEFF 		bl	HAL_GetTick
 1151              	.LVL106:
 1152 045e 0646     		mov	r6, r0
 1153              	.LVL107:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1154              		.loc 1 564 0
 1155 0460 15E0     		b	.L76
 1156              	.LVL108:
 1157              	.L125:
 1158              		.loc 1 564 0 is_stmt 0 discriminator 4
 1159 0462 684B     		ldr	r3, .L133+4
 1160 0464 196A     		ldr	r1, [r3, #32]
 1161              	.L78:
 1162              	.LVL109:
 1163              	.LBB232:
 1164              	.LBB233:
 1165              		.loc 2 531 0 is_stmt 1 discriminator 11
 1166 0466 0223     		movs	r3, #2
 1167              		.syntax unified
 1168              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1169 0468 93FAA3F3 		rbit r3, r3
 1170              	@ 0 "" 2
 1171              	.LVL110:
 1172              		.thumb
 1173              		.syntax unified
 1174              	.LBE233:
 1175              	.LBE232:
 1176              		.loc 1 564 0 discriminator 11
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 42


 1177 046c B3FA83F3 		clz	r3, r3
 1178 0470 03F01F03 		and	r3, r3, #31
 1179 0474 0122     		movs	r2, #1
 1180 0476 02FA03F3 		lsl	r3, r2, r3
 1181 047a 1942     		tst	r1, r3
 1182 047c 19D0     		beq	.L75
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1183              		.loc 1 566 0
 1184 047e FFF7FEFF 		bl	HAL_GetTick
 1185              	.LVL111:
 1186 0482 801B     		subs	r0, r0, r6
 1187 0484 41F28833 		movw	r3, #5000
 1188 0488 9842     		cmp	r0, r3
 1189 048a 00F2B780 		bhi	.L105
 1190              	.L76:
 1191              	.LVL112:
 1192              	.LBB234:
 1193              	.LBB235:
 1194              		.loc 2 531 0
 1195 048e 0223     		movs	r3, #2
 1196              		.syntax unified
 1197              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1198 0490 93FAA3F2 		rbit r2, r3
 1199              	@ 0 "" 2
 1200              	.LVL113:
 1201              		.thumb
 1202              		.syntax unified
 1203              	.LBE235:
 1204              	.LBE234:
 1205              	.LBB236:
 1206              	.LBB237:
 1207              		.syntax unified
 1208              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1209 0494 93FAA3F3 		rbit r3, r3
 1210              	@ 0 "" 2
 1211              	.LVL114:
 1212              		.thumb
 1213              		.syntax unified
 1214              	.LBE237:
 1215              	.LBE236:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1216              		.loc 1 564 0
 1217 0498 B3FA83F3 		clz	r3, r3
 1218 049c 5B09     		lsrs	r3, r3, #5
 1219 049e 43F00203 		orr	r3, r3, #2
 1220 04a2 022B     		cmp	r3, #2
 1221 04a4 DDD0     		beq	.L125
 1222              	.LVL115:
 1223              	.LBB238:
 1224              	.LBB239:
 1225              		.loc 2 531 0
 1226 04a6 0223     		movs	r3, #2
 1227              		.syntax unified
 1228              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1229 04a8 93FAA3F3 		rbit r3, r3
 1230              	@ 0 "" 2
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 43


 1231              	.LVL116:
 1232              		.thumb
 1233              		.syntax unified
 1234              	.LBE239:
 1235              	.LBE238:
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1236              		.loc 1 564 0
 1237 04ac 554B     		ldr	r3, .L133+4
 1238 04ae 596A     		ldr	r1, [r3, #36]
 1239 04b0 D9E7     		b	.L78
 1240              	.L75:
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 1241              		.loc 1 574 0
 1242 04b2 B5BB     		cbnz	r5, .L126
 1243              	.LVL117:
 1244              	.L61:
 1245              	.LBE222:
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1246              		.loc 1 583 0
 1247 04b4 E369     		ldr	r3, [r4, #28]
 1248 04b6 002B     		cmp	r3, #0
 1249 04b8 00F0A880 		beq	.L106
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1250              		.loc 1 586 0
 1251 04bc 514A     		ldr	r2, .L133+4
 1252 04be 5268     		ldr	r2, [r2, #4]
 1253 04c0 02F00C02 		and	r2, r2, #12
 1254 04c4 082A     		cmp	r2, #8
 1255 04c6 00F0A480 		beq	.L107
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1256              		.loc 1 588 0
 1257 04ca 022B     		cmp	r3, #2
 1258 04cc 2FD0     		beq	.L127
 1259              	.LVL118:
 1260              	.LBB240:
 1261              	.LBB241:
 1262              		.loc 2 531 0
 1263 04ce 4FF08073 		mov	r3, #16777216
 1264              		.syntax unified
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 44


 1265              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1266 04d2 93FAA3F3 		rbit r3, r3
 1267              	@ 0 "" 2
 1268              	.LVL119:
 1269              		.thumb
 1270              		.syntax unified
 1271              	.LBE241:
 1272              	.LBE240:
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 45


 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1273              		.loc 1 640 0
 1274 04d6 B3FA83F3 		clz	r3, r3
 1275 04da 03F18453 		add	r3, r3, #276824064
 1276 04de 03F58413 		add	r3, r3, #1081344
 1277 04e2 9B00     		lsls	r3, r3, #2
 1278 04e4 0022     		movs	r2, #0
 1279 04e6 1A60     		str	r2, [r3]
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1280              		.loc 1 643 0
 1281 04e8 FFF7FEFF 		bl	HAL_GetTick
 1282              	.LVL120:
 1283 04ec 0446     		mov	r4, r0
 1284              	.LVL121:
 1285              	.L89:
 1286              	.LBB242:
 1287              	.LBB243:
 1288              		.loc 2 531 0
 1289 04ee 4FF00073 		mov	r3, #33554432
 1290              		.syntax unified
 1291              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1292 04f2 93FAA3F3 		rbit r3, r3
 1293              	@ 0 "" 2
 1294              	.LVL122:
 1295              		.thumb
 1296              		.syntax unified
 1297              	.LBE243:
 1298              	.LBE242:
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1299              		.loc 1 646 0
 1300 04f6 434B     		ldr	r3, .L133+4
 1301 04f8 1968     		ldr	r1, [r3]
 1302              	.LVL123:
 1303              	.LBB244:
 1304              	.LBB245:
 1305              		.loc 2 531 0
 1306 04fa 4FF00073 		mov	r3, #33554432
 1307              		.syntax unified
 1308              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1309 04fe 93FAA3F3 		rbit r3, r3
 1310              	@ 0 "" 2
 1311              	.LVL124:
 1312              		.thumb
 1313              		.syntax unified
 1314              	.LBE245:
 1315              	.LBE244:
 1316              		.loc 1 646 0
 1317 0502 B3FA83F3 		clz	r3, r3
 1318 0506 03F01F03 		and	r3, r3, #31
 1319 050a 0122     		movs	r2, #1
 1320 050c 02FA03F3 		lsl	r3, r2, r3
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 46


 1321 0510 1942     		tst	r1, r3
 1322 0512 6BD0     		beq	.L128
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1323              		.loc 1 648 0
 1324 0514 FFF7FEFF 		bl	HAL_GetTick
 1325              	.LVL125:
 1326 0518 001B     		subs	r0, r0, r4
 1327 051a 0228     		cmp	r0, #2
 1328 051c E7D9     		bls	.L89
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1329              		.loc 1 650 0
 1330 051e 0320     		movs	r0, #3
 1331 0520 75E0     		b	.L21
 1332              	.LVL126:
 1333              	.L126:
 1334              	.LBB246:
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1335              		.loc 1 576 0
 1336 0522 384A     		ldr	r2, .L133+4
 1337 0524 D369     		ldr	r3, [r2, #28]
 1338 0526 23F08053 		bic	r3, r3, #268435456
 1339 052a D361     		str	r3, [r2, #28]
 1340 052c C2E7     		b	.L61
 1341              	.LVL127:
 1342              	.L127:
 1343              	.LBE246:
 1344              	.LBB247:
 1345              	.LBB248:
 1346              		.loc 2 531 0
 1347 052e 4FF08073 		mov	r3, #16777216
 1348              		.syntax unified
 1349              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1350 0532 93FAA3F3 		rbit r3, r3
 1351              	@ 0 "" 2
 1352              	.LVL128:
 1353              		.thumb
 1354              		.syntax unified
 1355              	.LBE248:
 1356              	.LBE247:
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1357              		.loc 1 598 0
 1358 0536 B3FA83F3 		clz	r3, r3
 1359 053a 03F18453 		add	r3, r3, #276824064
 1360 053e 03F58413 		add	r3, r3, #1081344
 1361 0542 9B00     		lsls	r3, r3, #2
 1362 0544 0022     		movs	r2, #0
 1363 0546 1A60     		str	r2, [r3]
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1364              		.loc 1 601 0
 1365 0548 FFF7FEFF 		bl	HAL_GetTick
 1366              	.LVL129:
 1367 054c 0546     		mov	r5, r0
 1368              	.LVL130:
 1369              	.L81:
 1370              	.LBB249:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 47


 1371              	.LBB250:
 1372              		.loc 2 531 0
 1373 054e 4FF00073 		mov	r3, #33554432
 1374              		.syntax unified
 1375              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1376 0552 93FAA3F3 		rbit r3, r3
 1377              	@ 0 "" 2
 1378              	.LVL131:
 1379              		.thumb
 1380              		.syntax unified
 1381              	.LBE250:
 1382              	.LBE249:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1383              		.loc 1 604 0
 1384 0556 2B4B     		ldr	r3, .L133+4
 1385 0558 1968     		ldr	r1, [r3]
 1386              	.LVL132:
 1387              	.LBB251:
 1388              	.LBB252:
 1389              		.loc 2 531 0
 1390 055a 4FF00073 		mov	r3, #33554432
 1391              		.syntax unified
 1392              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1393 055e 93FAA3F3 		rbit r3, r3
 1394              	@ 0 "" 2
 1395              	.LVL133:
 1396              		.thumb
 1397              		.syntax unified
 1398              	.LBE252:
 1399              	.LBE251:
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1400              		.loc 1 604 0
 1401 0562 B3FA83F3 		clz	r3, r3
 1402 0566 03F01F03 		and	r3, r3, #31
 1403 056a 0122     		movs	r2, #1
 1404 056c 02FA03F3 		lsl	r3, r2, r3
 1405 0570 1942     		tst	r1, r3
 1406 0572 06D0     		beq	.L129
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1407              		.loc 1 606 0
 1408 0574 FFF7FEFF 		bl	HAL_GetTick
 1409              	.LVL134:
 1410 0578 401B     		subs	r0, r0, r5
 1411 057a 0228     		cmp	r0, #2
 1412 057c E7D9     		bls	.L81
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1413              		.loc 1 608 0
 1414 057e 0320     		movs	r0, #3
 1415 0580 45E0     		b	.L21
 1416              	.L129:
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 1417              		.loc 1 619 0
 1418 0582 2049     		ldr	r1, .L133+4
 1419 0584 4B68     		ldr	r3, [r1, #4]
 1420 0586 23F47413 		bic	r3, r3, #3997696
 1421 058a 626A     		ldr	r2, [r4, #36]
 1422 058c 206A     		ldr	r0, [r4, #32]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 48


 1423 058e 0243     		orrs	r2, r2, r0
 1424 0590 1343     		orrs	r3, r3, r2
 1425 0592 4B60     		str	r3, [r1, #4]
 1426              	.LVL135:
 1427              	.LBB253:
 1428              	.LBB254:
 1429              		.loc 2 531 0
 1430 0594 4FF08073 		mov	r3, #16777216
 1431              		.syntax unified
 1432              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1433 0598 93FAA3F3 		rbit r3, r3
 1434              	@ 0 "" 2
 1435              	.LVL136:
 1436              		.thumb
 1437              		.syntax unified
 1438              	.LBE254:
 1439              	.LBE253:
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1440              		.loc 1 623 0
 1441 059c B3FA83F3 		clz	r3, r3
 1442 05a0 03F18453 		add	r3, r3, #276824064
 1443 05a4 03F58413 		add	r3, r3, #1081344
 1444 05a8 9B00     		lsls	r3, r3, #2
 1445 05aa 0122     		movs	r2, #1
 1446 05ac 1A60     		str	r2, [r3]
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1447              		.loc 1 626 0
 1448 05ae FFF7FEFF 		bl	HAL_GetTick
 1449              	.LVL137:
 1450 05b2 0446     		mov	r4, r0
 1451              	.LVL138:
 1452              	.L85:
 1453              	.LBB255:
 1454              	.LBB256:
 1455              		.loc 2 531 0
 1456 05b4 4FF00073 		mov	r3, #33554432
 1457              		.syntax unified
 1458              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1459 05b8 93FAA3F3 		rbit r3, r3
 1460              	@ 0 "" 2
 1461              	.LVL139:
 1462              		.thumb
 1463              		.syntax unified
 1464              	.LBE256:
 1465              	.LBE255:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1466              		.loc 1 629 0
 1467 05bc 114B     		ldr	r3, .L133+4
 1468 05be 1968     		ldr	r1, [r3]
 1469              	.LVL140:
 1470              	.LBB257:
 1471              	.LBB258:
 1472              		.loc 2 531 0
 1473 05c0 4FF00073 		mov	r3, #33554432
 1474              		.syntax unified
 1475              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1476 05c4 93FAA3F3 		rbit r3, r3
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 49


 1477              	@ 0 "" 2
 1478              	.LVL141:
 1479              		.thumb
 1480              		.syntax unified
 1481              	.LBE258:
 1482              	.LBE257:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1483              		.loc 1 629 0
 1484 05c8 B3FA83F3 		clz	r3, r3
 1485 05cc 03F01F03 		and	r3, r3, #31
 1486 05d0 0122     		movs	r2, #1
 1487 05d2 02FA03F3 		lsl	r3, r2, r3
 1488 05d6 1942     		tst	r1, r3
 1489 05d8 06D1     		bne	.L130
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1490              		.loc 1 631 0
 1491 05da FFF7FEFF 		bl	HAL_GetTick
 1492              	.LVL142:
 1493 05de 001B     		subs	r0, r0, r4
 1494 05e0 0228     		cmp	r0, #2
 1495 05e2 E7D9     		bls	.L85
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1496              		.loc 1 633 0
 1497 05e4 0320     		movs	r0, #3
 1498 05e6 12E0     		b	.L21
 1499              	.L130:
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 1500              		.loc 1 661 0
 1501 05e8 0020     		movs	r0, #0
 1502 05ea 10E0     		b	.L21
 1503              	.L128:
 1504 05ec 0020     		movs	r0, #0
 1505 05ee 0EE0     		b	.L21
 1506              	.LVL143:
 1507              	.L93:
 1508              	.LCFI3:
 1509              		.cfi_def_cfa_offset 0
 1510              		.cfi_restore 4
 1511              		.cfi_restore 5
 1512              		.cfi_restore 6
 1513              		.cfi_restore 14
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1514              		.loc 1 339 0
 1515 05f0 0120     		movs	r0, #1
 1516              	.LVL144:
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1517              		.loc 1 662 0
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 50


 1518 05f2 7047     		bx	lr
 1519              	.LVL145:
 1520              	.L117:
 1521              	.LCFI4:
 1522              		.cfi_def_cfa_offset 24
 1523              		.cfi_offset 4, -16
 1524              		.cfi_offset 5, -12
 1525              		.cfi_offset 6, -8
 1526              		.cfi_offset 14, -4
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1527              		.loc 1 357 0
 1528 05f4 0120     		movs	r0, #1
 1529              	.LVL146:
 1530 05f6 0AE0     		b	.L21
 1531              	.LVL147:
 1532              	.L104:
 1533              	.LBB259:
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1534              		.loc 1 554 0
 1535 05f8 0320     		movs	r0, #3
 1536 05fa 08E0     		b	.L21
 1537              	.L105:
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 1538              		.loc 1 568 0
 1539 05fc 0320     		movs	r0, #3
 1540 05fe 06E0     		b	.L21
 1541              	.L134:
 1542              		.align	2
 1543              	.L133:
 1544 0600 20819010 		.word	277905696
 1545 0604 00100240 		.word	1073876992
 1546 0608 00700040 		.word	1073770496
 1547              	.LVL148:
 1548              	.L106:
 1549              	.LBE259:
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1550              		.loc 1 661 0
 1551 060c 0020     		movs	r0, #0
 1552              	.LVL149:
 1553              	.L21:
 1554              		.loc 1 662 0
 1555 060e 02B0     		add	sp, sp, #8
 1556              	.LCFI5:
 1557              		.cfi_remember_state
 1558              		.cfi_def_cfa_offset 16
 1559              		@ sp needed
 1560 0610 70BD     		pop	{r4, r5, r6, pc}
 1561              	.LVL150:
 1562              	.L107:
 1563              	.LCFI6:
 1564              		.cfi_restore_state
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1565              		.loc 1 657 0
 1566 0612 0120     		movs	r0, #1
 1567 0614 FBE7     		b	.L21
 1568              		.cfi_endproc
 1569              	.LFE127:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 51


 1571 0616 00BF     		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1572              		.align	1
 1573              		.global	HAL_RCC_MCOConfig
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1577              		.fpu fpv4-sp-d16
 1579              	HAL_RCC_MCOConfig:
 1580              	.LFB129:
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 52


 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 53


 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 54


 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1581              		.loc 1 880 0
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 55


 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 24
 1584              		@ frame_needed = 0, uses_anonymous_args = 0
 1585              	.LVL151:
 1586 0000 30B5     		push	{r4, r5, lr}
 1587              	.LCFI7:
 1588              		.cfi_def_cfa_offset 12
 1589              		.cfi_offset 4, -12
 1590              		.cfi_offset 5, -8
 1591              		.cfi_offset 14, -4
 1592 0002 87B0     		sub	sp, sp, #28
 1593              	.LCFI8:
 1594              		.cfi_def_cfa_offset 40
 1595 0004 0D46     		mov	r5, r1
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 1596              		.loc 1 889 0
 1597 0006 0223     		movs	r3, #2
 1598 0008 0293     		str	r3, [sp, #8]
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1599              		.loc 1 890 0
 1600 000a 0323     		movs	r3, #3
 1601 000c 0493     		str	r3, [sp, #16]
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 1602              		.loc 1 891 0
 1603 000e 0023     		movs	r3, #0
 1604 0010 0393     		str	r3, [sp, #12]
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 1605              		.loc 1 892 0
 1606 0012 4FF48072 		mov	r2, #256
 1607              	.LVL152:
 1608 0016 0192     		str	r2, [sp, #4]
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 1609              		.loc 1 893 0
 1610 0018 0593     		str	r3, [sp, #20]
 1611              	.LBB260:
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 1612              		.loc 1 896 0
 1613 001a 0B4C     		ldr	r4, .L137
 1614 001c 6369     		ldr	r3, [r4, #20]
 1615 001e 43F40033 		orr	r3, r3, #131072
 1616 0022 6361     		str	r3, [r4, #20]
 1617 0024 6369     		ldr	r3, [r4, #20]
 1618 0026 03F40033 		and	r3, r3, #131072
 1619 002a 0093     		str	r3, [sp]
 1620 002c 009B     		ldr	r3, [sp]
 1621              	.LBE260:
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 56


 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 1622              		.loc 1 898 0
 1623 002e 01A9     		add	r1, sp, #4
 1624              	.LVL153:
 1625 0030 4FF09040 		mov	r0, #1207959552
 1626              	.LVL154:
 1627 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 1628              	.LVL155:
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 1629              		.loc 1 901 0
 1630 0038 6168     		ldr	r1, [r4, #4]
 1631 003a 21F0E061 		bic	r1, r1, #117440512
 1632 003e 2943     		orrs	r1, r1, r5
 1633 0040 6160     		str	r1, [r4, #4]
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1634              		.loc 1 902 0
 1635 0042 07B0     		add	sp, sp, #28
 1636              	.LCFI9:
 1637              		.cfi_def_cfa_offset 12
 1638              		@ sp needed
 1639 0044 30BD     		pop	{r4, r5, pc}
 1640              	.LVL156:
 1641              	.L138:
 1642 0046 00BF     		.align	2
 1643              	.L137:
 1644 0048 00100240 		.word	1073876992
 1645              		.cfi_endproc
 1646              	.LFE129:
 1648              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1649              		.align	1
 1650              		.global	HAL_RCC_EnableCSS
 1651              		.syntax unified
 1652              		.thumb
 1653              		.thumb_func
 1654              		.fpu fpv4-sp-d16
 1656              	HAL_RCC_EnableCSS:
 1657              	.LFB130:
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1658              		.loc 1 914 0
 1659              		.cfi_startproc
 1660              		@ args = 0, pretend = 0, frame = 0
 1661              		@ frame_needed = 0, uses_anonymous_args = 0
 1662              		@ link register save eliminated.
 1663              	.LVL157:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 57


 1664              	.LBB261:
 1665              	.LBB262:
 1666              		.loc 2 531 0
 1667 0000 4FF40023 		mov	r3, #524288
 1668              		.syntax unified
 1669              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1670 0004 93FAA3F3 		rbit r3, r3
 1671              	@ 0 "" 2
 1672              	.LVL158:
 1673              		.thumb
 1674              		.syntax unified
 1675              	.LBE262:
 1676              	.LBE261:
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1677              		.loc 1 915 0
 1678 0008 B3FA83F3 		clz	r3, r3
 1679 000c 03F18453 		add	r3, r3, #276824064
 1680 0010 03F58413 		add	r3, r3, #1081344
 1681 0014 9B00     		lsls	r3, r3, #2
 1682 0016 0122     		movs	r2, #1
 1683 0018 1A60     		str	r2, [r3]
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1684              		.loc 1 916 0
 1685 001a 7047     		bx	lr
 1686              		.cfi_endproc
 1687              	.LFE130:
 1689              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1690              		.align	1
 1691              		.global	HAL_RCC_DisableCSS
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1695              		.fpu fpv4-sp-d16
 1697              	HAL_RCC_DisableCSS:
 1698              	.LFB131:
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1699              		.loc 1 923 0
 1700              		.cfi_startproc
 1701              		@ args = 0, pretend = 0, frame = 0
 1702              		@ frame_needed = 0, uses_anonymous_args = 0
 1703              		@ link register save eliminated.
 1704              	.LVL159:
 1705              	.LBB263:
 1706              	.LBB264:
 1707              		.loc 2 531 0
 1708 0000 4FF40023 		mov	r3, #524288
 1709              		.syntax unified
 1710              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1711 0004 93FAA3F3 		rbit r3, r3
 1712              	@ 0 "" 2
 1713              	.LVL160:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 58


 1714              		.thumb
 1715              		.syntax unified
 1716              	.LBE264:
 1717              	.LBE263:
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1718              		.loc 1 924 0
 1719 0008 B3FA83F3 		clz	r3, r3
 1720 000c 03F18453 		add	r3, r3, #276824064
 1721 0010 03F58413 		add	r3, r3, #1081344
 1722 0014 9B00     		lsls	r3, r3, #2
 1723 0016 0022     		movs	r2, #0
 1724 0018 1A60     		str	r2, [r3]
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1725              		.loc 1 925 0
 1726 001a 7047     		bx	lr
 1727              		.cfi_endproc
 1728              	.LFE131:
 1730              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1731              		.align	1
 1732              		.global	HAL_RCC_GetSysClockFreq
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1736              		.fpu fpv4-sp-d16
 1738              	HAL_RCC_GetSysClockFreq:
 1739              	.LFB132:
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 59


 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 1740              		.loc 1 957 0
 1741              		.cfi_startproc
 1742              		@ args = 0, pretend = 0, frame = 0
 1743              		@ frame_needed = 0, uses_anonymous_args = 0
 1744              		@ link register save eliminated.
 1745              	.LVL161:
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 1746              		.loc 1 961 0
 1747 0000 164B     		ldr	r3, .L148
 1748 0002 5968     		ldr	r1, [r3, #4]
 1749              	.LVL162:
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 1750              		.loc 1 964 0
 1751 0004 01F00C03 		and	r3, r1, #12
 1752 0008 082B     		cmp	r3, #8
 1753 000a 24D1     		bne	.L146
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 1754              		.loc 1 973 0
 1755 000c 01F47012 		and	r2, r1, #3932160
 1756              	.LVL163:
 1757              	.LBB265:
 1758              	.LBB266:
 1759              		.loc 2 531 0
 1760 0010 4FF47013 		mov	r3, #3932160
 1761              		.syntax unified
 1762              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1763 0014 93FAA3F3 		rbit r3, r3
 1764              	@ 0 "" 2
 1765              	.LVL164:
 1766              		.thumb
 1767              		.syntax unified
 1768              	.LBE266:
 1769              	.LBE265:
 1770              		.loc 1 973 0
 1771 0018 B3FA83F3 		clz	r3, r3
 1772 001c 22FA03F3 		lsr	r3, r2, r3
 1773 0020 0F4A     		ldr	r2, .L148+4
 1774 0022 D05C     		ldrb	r0, [r2, r3]	@ zero_extendqisi2
 1775              	.LVL165:
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 1776              		.loc 1 974 0
 1777 0024 0D4B     		ldr	r3, .L148
 1778 0026 DB6A     		ldr	r3, [r3, #44]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 60


 1779 0028 03F00F03 		and	r3, r3, #15
 1780              	.LVL166:
 1781              	.LBB267:
 1782              	.LBB268:
 1783              		.loc 2 531 0
 1784 002c 0F22     		movs	r2, #15
 1785              		.syntax unified
 1786              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1787 002e 92FAA2F2 		rbit r2, r2
 1788              	@ 0 "" 2
 1789              	.LVL167:
 1790              		.thumb
 1791              		.syntax unified
 1792              	.LBE268:
 1793              	.LBE267:
 1794              		.loc 1 974 0
 1795 0032 B2FA82F2 		clz	r2, r2
 1796 0036 D340     		lsrs	r3, r3, r2
 1797 0038 0A4A     		ldr	r2, .L148+8
 1798 003a D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 1799              	.LVL168:
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 1800              		.loc 1 976 0
 1801 003c 11F4803F 		tst	r1, #65536
 1802 0040 03D1     		bne	.L147
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE >> 1U) * pllmul;
 1803              		.loc 1 984 0
 1804 0042 094B     		ldr	r3, .L148+12
 1805 0044 03FB00F0 		mul	r0, r3, r0
 1806              	.LVL169:
 1807 0048 7047     		bx	lr
 1808              	.LVL170:
 1809              	.L147:
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1810              		.loc 1 979 0
 1811 004a 084B     		ldr	r3, .L148+16
 1812 004c B3FBF2F3 		udiv	r3, r3, r2
 1813 0050 00FB03F0 		mul	r0, r0, r3
 1814              	.LVL171:
 1815 0054 7047     		bx	lr
 1816              	.LVL172:
 1817              	.L146:
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 1818              		.loc 1 968 0
 1819 0056 0548     		ldr	r0, .L148+16
 1820              	.LVL173:
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 61


 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSE_VALUE / prediv) * pllmul;
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (HSI_VALUE / prediv) * pllmul;
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 1821              		.loc 1 1009 0
 1822 0058 7047     		bx	lr
 1823              	.L149:
 1824 005a 00BF     		.align	2
 1825              	.L148:
 1826 005c 00100240 		.word	1073876992
 1827 0060 00000000 		.word	.LANCHOR0
 1828 0064 00000000 		.word	.LANCHOR1
 1829 0068 00093D00 		.word	4000000
 1830 006c 00127A00 		.word	8000000
 1831              		.cfi_endproc
 1832              	.LFE132:
 1834              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1835              		.align	1
 1836              		.global	HAL_RCC_ClockConfig
 1837              		.syntax unified
 1838              		.thumb
 1839              		.thumb_func
 1840              		.fpu fpv4-sp-d16
 1842              	HAL_RCC_ClockConfig:
 1843              	.LFB128:
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 1844              		.loc 1 688 0
 1845              		.cfi_startproc
 1846              		@ args = 0, pretend = 0, frame = 0
 1847              		@ frame_needed = 0, uses_anonymous_args = 0
 1848              	.LVL174:
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 1849              		.loc 1 692 0
 1850 0000 0028     		cmp	r0, #0
 1851 0002 00F0C080 		beq	.L169
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 1852              		.loc 1 688 0
 1853 0006 70B5     		push	{r4, r5, r6, lr}
 1854              	.LCFI10:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 62


 1855              		.cfi_def_cfa_offset 16
 1856              		.cfi_offset 4, -16
 1857              		.cfi_offset 5, -12
 1858              		.cfi_offset 6, -8
 1859              		.cfi_offset 14, -4
 1860 0008 0446     		mov	r4, r0
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 1861              		.loc 1 706 0
 1862 000a 614B     		ldr	r3, .L182
 1863 000c 1B68     		ldr	r3, [r3]
 1864 000e 03F00703 		and	r3, r3, #7
 1865 0012 8B42     		cmp	r3, r1
 1866 0014 0CD2     		bcs	.L152
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1867              		.loc 1 709 0
 1868 0016 5E4A     		ldr	r2, .L182
 1869 0018 1368     		ldr	r3, [r2]
 1870 001a 23F00703 		bic	r3, r3, #7
 1871 001e 0B43     		orrs	r3, r3, r1
 1872 0020 1360     		str	r3, [r2]
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1873              		.loc 1 713 0
 1874 0022 1368     		ldr	r3, [r2]
 1875 0024 03F00703 		and	r3, r3, #7
 1876 0028 8B42     		cmp	r3, r1
 1877 002a 01D0     		beq	.L152
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1878              		.loc 1 715 0
 1879 002c 0120     		movs	r0, #1
 1880              	.LVL175:
 1881              	.L151:
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1882              		.loc 1 807 0
 1883 002e 70BD     		pop	{r4, r5, r6, pc}
 1884              	.LVL176:
 1885              	.L152:
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 1886              		.loc 1 720 0
 1887 0030 2368     		ldr	r3, [r4]
 1888 0032 13F0020F 		tst	r3, #2
 1889 0036 06D0     		beq	.L153
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1890              		.loc 1 723 0
 1891 0038 564A     		ldr	r2, .L182+4
 1892 003a 5368     		ldr	r3, [r2, #4]
 1893 003c 23F0F003 		bic	r3, r3, #240
 1894 0040 A068     		ldr	r0, [r4, #8]
 1895              	.LVL177:
 1896 0042 0343     		orrs	r3, r3, r0
 1897 0044 5360     		str	r3, [r2, #4]
 1898              	.L153:
 1899 0046 0D46     		mov	r5, r1
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 1900              		.loc 1 727 0
 1901 0048 2368     		ldr	r3, [r4]
 1902 004a 13F0010F 		tst	r3, #1
 1903 004e 5AD0     		beq	.L154
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 63


 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1904              		.loc 1 732 0
 1905 0050 6368     		ldr	r3, [r4, #4]
 1906 0052 012B     		cmp	r3, #1
 1907 0054 2DD0     		beq	.L180
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1908              		.loc 1 741 0
 1909 0056 022B     		cmp	r3, #2
 1910 0058 40D0     		beq	.L181
 1911              	.LVL178:
 1912              	.LBB269:
 1913              	.LBB270:
 1914              		.loc 2 531 0
 1915 005a 0222     		movs	r2, #2
 1916              		.syntax unified
 1917              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1918 005c 92FAA2F2 		rbit r2, r2
 1919              	@ 0 "" 2
 1920              	.LVL179:
 1921              		.thumb
 1922              		.syntax unified
 1923              	.LBE270:
 1924              	.LBE269:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1925              		.loc 1 753 0
 1926 0060 4C4A     		ldr	r2, .L182+4
 1927 0062 1068     		ldr	r0, [r2]
 1928              	.LVL180:
 1929              	.LBB271:
 1930              	.LBB272:
 1931              		.loc 2 531 0
 1932 0064 0222     		movs	r2, #2
 1933              		.syntax unified
 1934              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1935 0066 92FAA2F2 		rbit r2, r2
 1936              	@ 0 "" 2
 1937              	.LVL181:
 1938              		.thumb
 1939              		.syntax unified
 1940              	.LBE272:
 1941              	.LBE271:
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1942              		.loc 1 753 0
 1943 006a B2FA82F2 		clz	r2, r2
 1944 006e 02F01F02 		and	r2, r2, #31
 1945 0072 0121     		movs	r1, #1
 1946              	.LVL182:
 1947 0074 01FA02F2 		lsl	r2, r1, r2
 1948 0078 1042     		tst	r0, r2
 1949 007a 00F08680 		beq	.L173
 1950              	.L158:
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1951              		.loc 1 759 0
 1952 007e 4549     		ldr	r1, .L182+4
 1953 0080 4A68     		ldr	r2, [r1, #4]
 1954 0082 22F00302 		bic	r2, r2, #3
 1955 0086 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 64


 1956 0088 4B60     		str	r3, [r1, #4]
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 1957              		.loc 1 762 0
 1958 008a FFF7FEFF 		bl	HAL_GetTick
 1959              	.LVL183:
 1960 008e 0646     		mov	r6, r0
 1961              	.LVL184:
 1962              	.L164:
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1963              		.loc 1 764 0
 1964 0090 404B     		ldr	r3, .L182+4
 1965 0092 5B68     		ldr	r3, [r3, #4]
 1966 0094 03F00C03 		and	r3, r3, #12
 1967 0098 6268     		ldr	r2, [r4, #4]
 1968 009a B3EB820F 		cmp	r3, r2, lsl #2
 1969 009e 32D0     		beq	.L154
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1970              		.loc 1 766 0
 1971 00a0 FFF7FEFF 		bl	HAL_GetTick
 1972              	.LVL185:
 1973 00a4 801B     		subs	r0, r0, r6
 1974 00a6 41F28833 		movw	r3, #5000
 1975 00aa 9842     		cmp	r0, r3
 1976 00ac F0D9     		bls	.L164
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1977              		.loc 1 768 0
 1978 00ae 0320     		movs	r0, #3
 1979 00b0 BDE7     		b	.L151
 1980              	.LVL186:
 1981              	.L180:
 1982              	.LBB273:
 1983              	.LBB274:
 1984              		.loc 2 531 0
 1985 00b2 4FF40032 		mov	r2, #131072
 1986              		.syntax unified
 1987              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1988 00b6 92FAA2F2 		rbit r2, r2
 1989              	@ 0 "" 2
 1990              	.LVL187:
 1991              		.thumb
 1992              		.syntax unified
 1993              	.LBE274:
 1994              	.LBE273:
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1995              		.loc 1 735 0
 1996 00ba 364A     		ldr	r2, .L182+4
 1997 00bc 1068     		ldr	r0, [r2]
 1998              	.LVL188:
 1999              	.LBB275:
 2000              	.LBB276:
 2001              		.loc 2 531 0
 2002 00be 4FF40032 		mov	r2, #131072
 2003              		.syntax unified
 2004              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2005 00c2 92FAA2F2 		rbit r2, r2
 2006              	@ 0 "" 2
 2007              	.LVL189:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 65


 2008              		.thumb
 2009              		.syntax unified
 2010              	.LBE276:
 2011              	.LBE275:
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2012              		.loc 1 735 0
 2013 00c6 B2FA82F2 		clz	r2, r2
 2014 00ca 02F01F02 		and	r2, r2, #31
 2015 00ce 0121     		movs	r1, #1
 2016              	.LVL190:
 2017 00d0 01FA02F2 		lsl	r2, r1, r2
 2018 00d4 0242     		tst	r2, r0
 2019 00d6 D2D1     		bne	.L158
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2020              		.loc 1 737 0
 2021 00d8 0120     		movs	r0, #1
 2022 00da A8E7     		b	.L151
 2023              	.LVL191:
 2024              	.L181:
 2025              	.LBB277:
 2026              	.LBB278:
 2027              		.loc 2 531 0
 2028 00dc 4FF00072 		mov	r2, #33554432
 2029              		.syntax unified
 2030              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2031 00e0 92FAA2F2 		rbit r2, r2
 2032              	@ 0 "" 2
 2033              	.LVL192:
 2034              		.thumb
 2035              		.syntax unified
 2036              	.LBE278:
 2037              	.LBE277:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2038              		.loc 1 744 0
 2039 00e4 2B4A     		ldr	r2, .L182+4
 2040 00e6 1068     		ldr	r0, [r2]
 2041              	.LVL193:
 2042              	.LBB279:
 2043              	.LBB280:
 2044              		.loc 2 531 0
 2045 00e8 4FF00072 		mov	r2, #33554432
 2046              		.syntax unified
 2047              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2048 00ec 92FAA2F2 		rbit r2, r2
 2049              	@ 0 "" 2
 2050              	.LVL194:
 2051              		.thumb
 2052              		.syntax unified
 2053              	.LBE280:
 2054              	.LBE279:
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2055              		.loc 1 744 0
 2056 00f0 B2FA82F2 		clz	r2, r2
 2057 00f4 02F01F02 		and	r2, r2, #31
 2058 00f8 0121     		movs	r1, #1
 2059              	.LVL195:
 2060 00fa 01FA02F2 		lsl	r2, r1, r2
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 66


 2061 00fe 1042     		tst	r0, r2
 2062 0100 BDD1     		bne	.L158
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2063              		.loc 1 746 0
 2064 0102 0120     		movs	r0, #1
 2065 0104 93E7     		b	.L151
 2066              	.LVL196:
 2067              	.L154:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2068              		.loc 1 773 0
 2069 0106 224B     		ldr	r3, .L182
 2070 0108 1B68     		ldr	r3, [r3]
 2071 010a 03F00703 		and	r3, r3, #7
 2072 010e AB42     		cmp	r3, r5
 2073 0110 0CD9     		bls	.L166
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2074              		.loc 1 776 0
 2075 0112 1F4A     		ldr	r2, .L182
 2076 0114 1368     		ldr	r3, [r2]
 2077 0116 23F00703 		bic	r3, r3, #7
 2078 011a 2B43     		orrs	r3, r3, r5
 2079 011c 1360     		str	r3, [r2]
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2080              		.loc 1 780 0
 2081 011e 1368     		ldr	r3, [r2]
 2082 0120 03F00703 		and	r3, r3, #7
 2083 0124 AB42     		cmp	r3, r5
 2084 0126 01D0     		beq	.L166
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 2085              		.loc 1 782 0
 2086 0128 0120     		movs	r0, #1
 2087 012a 80E7     		b	.L151
 2088              	.L166:
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2089              		.loc 1 787 0
 2090 012c 2368     		ldr	r3, [r4]
 2091 012e 13F0040F 		tst	r3, #4
 2092 0132 06D0     		beq	.L167
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2093              		.loc 1 790 0
 2094 0134 174A     		ldr	r2, .L182+4
 2095 0136 5368     		ldr	r3, [r2, #4]
 2096 0138 23F4E063 		bic	r3, r3, #1792
 2097 013c E168     		ldr	r1, [r4, #12]
 2098 013e 0B43     		orrs	r3, r3, r1
 2099 0140 5360     		str	r3, [r2, #4]
 2100              	.L167:
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2101              		.loc 1 794 0
 2102 0142 2368     		ldr	r3, [r4]
 2103 0144 13F0080F 		tst	r3, #8
 2104 0148 07D0     		beq	.L168
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2105              		.loc 1 797 0
 2106 014a 124A     		ldr	r2, .L182+4
 2107 014c 5368     		ldr	r3, [r2, #4]
 2108 014e 23F46053 		bic	r3, r3, #14336
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 67


 2109 0152 2169     		ldr	r1, [r4, #16]
 2110 0154 43EAC103 		orr	r3, r3, r1, lsl #3
 2111 0158 5360     		str	r3, [r2, #4]
 2112              	.L168:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2113              		.loc 1 801 0
 2114 015a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2115              	.LVL197:
 2116 015e 0D4B     		ldr	r3, .L182+4
 2117 0160 5B68     		ldr	r3, [r3, #4]
 2118 0162 03F0F003 		and	r3, r3, #240
 2119              	.LVL198:
 2120              	.LBB281:
 2121              	.LBB282:
 2122              		.loc 2 531 0
 2123 0166 F022     		movs	r2, #240
 2124              		.syntax unified
 2125              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2126 0168 92FAA2F2 		rbit r2, r2
 2127              	@ 0 "" 2
 2128              	.LVL199:
 2129              		.thumb
 2130              		.syntax unified
 2131              	.LBE282:
 2132              	.LBE281:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2133              		.loc 1 801 0
 2134 016c B2FA82F2 		clz	r2, r2
 2135 0170 D340     		lsrs	r3, r3, r2
 2136 0172 094A     		ldr	r2, .L182+8
 2137 0174 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2138 0176 D840     		lsrs	r0, r0, r3
 2139 0178 084B     		ldr	r3, .L182+12
 2140 017a 1860     		str	r0, [r3]
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2141              		.loc 1 804 0
 2142 017c 0020     		movs	r0, #0
 2143 017e FFF7FEFF 		bl	HAL_InitTick
 2144              	.LVL200:
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2145              		.loc 1 806 0
 2146 0182 0020     		movs	r0, #0
 2147 0184 53E7     		b	.L151
 2148              	.LVL201:
 2149              	.L169:
 2150              	.LCFI11:
 2151              		.cfi_def_cfa_offset 0
 2152              		.cfi_restore 4
 2153              		.cfi_restore 5
 2154              		.cfi_restore 6
 2155              		.cfi_restore 14
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2156              		.loc 1 694 0
 2157 0186 0120     		movs	r0, #1
 2158              	.LVL202:
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2159              		.loc 1 807 0
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 68


 2160 0188 7047     		bx	lr
 2161              	.LVL203:
 2162              	.L173:
 2163              	.LCFI12:
 2164              		.cfi_def_cfa_offset 16
 2165              		.cfi_offset 4, -16
 2166              		.cfi_offset 5, -12
 2167              		.cfi_offset 6, -8
 2168              		.cfi_offset 14, -4
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2169              		.loc 1 755 0
 2170 018a 0120     		movs	r0, #1
 2171 018c 4FE7     		b	.L151
 2172              	.L183:
 2173 018e 00BF     		.align	2
 2174              	.L182:
 2175 0190 00200240 		.word	1073881088
 2176 0194 00100240 		.word	1073876992
 2177 0198 00000000 		.word	AHBPrescTable
 2178 019c 00000000 		.word	SystemCoreClock
 2179              		.cfi_endproc
 2180              	.LFE128:
 2182              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2183              		.align	1
 2184              		.global	HAL_RCC_GetHCLKFreq
 2185              		.syntax unified
 2186              		.thumb
 2187              		.thumb_func
 2188              		.fpu fpv4-sp-d16
 2190              	HAL_RCC_GetHCLKFreq:
 2191              	.LFB133:
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2192              		.loc 1 1021 0
 2193              		.cfi_startproc
 2194              		@ args = 0, pretend = 0, frame = 0
 2195              		@ frame_needed = 0, uses_anonymous_args = 0
 2196              		@ link register save eliminated.
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2197              		.loc 1 1023 0
 2198 0000 014B     		ldr	r3, .L185
 2199 0002 1868     		ldr	r0, [r3]
 2200 0004 7047     		bx	lr
 2201              	.L186:
 2202 0006 00BF     		.align	2
 2203              	.L185:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 69


 2204 0008 00000000 		.word	SystemCoreClock
 2205              		.cfi_endproc
 2206              	.LFE133:
 2208              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2209              		.align	1
 2210              		.global	HAL_RCC_GetPCLK1Freq
 2211              		.syntax unified
 2212              		.thumb
 2213              		.thumb_func
 2214              		.fpu fpv4-sp-d16
 2216              	HAL_RCC_GetPCLK1Freq:
 2217              	.LFB134:
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2218              		.loc 1 1032 0
 2219              		.cfi_startproc
 2220              		@ args = 0, pretend = 0, frame = 0
 2221              		@ frame_needed = 0, uses_anonymous_args = 0
 2222 0000 08B5     		push	{r3, lr}
 2223              	.LCFI13:
 2224              		.cfi_def_cfa_offset 8
 2225              		.cfi_offset 3, -8
 2226              		.cfi_offset 14, -4
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2227              		.loc 1 1034 0
 2228 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2229              	.LVL204:
 2230 0006 074B     		ldr	r3, .L189
 2231 0008 5B68     		ldr	r3, [r3, #4]
 2232 000a 03F4E063 		and	r3, r3, #1792
 2233              	.LVL205:
 2234              	.LBB283:
 2235              	.LBB284:
 2236              		.loc 2 531 0
 2237 000e 4FF4E062 		mov	r2, #1792
 2238              		.syntax unified
 2239              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2240 0012 92FAA2F2 		rbit r2, r2
 2241              	@ 0 "" 2
 2242              	.LVL206:
 2243              		.thumb
 2244              		.syntax unified
 2245              	.LBE284:
 2246              	.LBE283:
 2247              		.loc 1 1034 0
 2248 0016 B2FA82F2 		clz	r2, r2
 2249 001a D340     		lsrs	r3, r3, r2
 2250 001c 024A     		ldr	r2, .L189+4
 2251 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 70


1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 2252              		.loc 1 1035 0
 2253 0020 D840     		lsrs	r0, r0, r3
 2254 0022 08BD     		pop	{r3, pc}
 2255              	.L190:
 2256              		.align	2
 2257              	.L189:
 2258 0024 00100240 		.word	1073876992
 2259 0028 00000000 		.word	APBPrescTable
 2260              		.cfi_endproc
 2261              	.LFE134:
 2263              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2264              		.align	1
 2265              		.global	HAL_RCC_GetPCLK2Freq
 2266              		.syntax unified
 2267              		.thumb
 2268              		.thumb_func
 2269              		.fpu fpv4-sp-d16
 2271              	HAL_RCC_GetPCLK2Freq:
 2272              	.LFB135:
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2273              		.loc 1 1044 0
 2274              		.cfi_startproc
 2275              		@ args = 0, pretend = 0, frame = 0
 2276              		@ frame_needed = 0, uses_anonymous_args = 0
 2277 0000 08B5     		push	{r3, lr}
 2278              	.LCFI14:
 2279              		.cfi_def_cfa_offset 8
 2280              		.cfi_offset 3, -8
 2281              		.cfi_offset 14, -4
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 2282              		.loc 1 1046 0
 2283 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2284              	.LVL207:
 2285 0006 074B     		ldr	r3, .L193
 2286 0008 5B68     		ldr	r3, [r3, #4]
 2287 000a 03F46053 		and	r3, r3, #14336
 2288              	.LVL208:
 2289              	.LBB285:
 2290              	.LBB286:
 2291              		.loc 2 531 0
 2292 000e 4FF46052 		mov	r2, #14336
 2293              		.syntax unified
 2294              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2295 0012 92FAA2F2 		rbit r2, r2
 2296              	@ 0 "" 2
 2297              	.LVL209:
 2298              		.thumb
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 71


 2299              		.syntax unified
 2300              	.LBE286:
 2301              	.LBE285:
 2302              		.loc 1 1046 0
 2303 0016 B2FA82F2 		clz	r2, r2
 2304 001a D340     		lsrs	r3, r3, r2
 2305 001c 024A     		ldr	r2, .L193+4
 2306 001e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 2307              		.loc 1 1047 0
 2308 0020 D840     		lsrs	r0, r0, r3
 2309 0022 08BD     		pop	{r3, pc}
 2310              	.L194:
 2311              		.align	2
 2312              	.L193:
 2313 0024 00100240 		.word	1073876992
 2314 0028 00000000 		.word	APBPrescTable
 2315              		.cfi_endproc
 2316              	.LFE135:
 2318              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2319              		.align	1
 2320              		.global	HAL_RCC_GetOscConfig
 2321              		.syntax unified
 2322              		.thumb
 2323              		.thumb_func
 2324              		.fpu fpv4-sp-d16
 2326              	HAL_RCC_GetOscConfig:
 2327              	.LFB136:
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2328              		.loc 1 1057 0
 2329              		.cfi_startproc
 2330              		@ args = 0, pretend = 0, frame = 0
 2331              		@ frame_needed = 0, uses_anonymous_args = 0
 2332              		@ link register save eliminated.
 2333              	.LVL210:
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 2334              		.loc 1 1062 0
 2335 0000 0F23     		movs	r3, #15
 2336 0002 0360     		str	r3, [r0]
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 72


 2337              		.loc 1 1067 0
 2338 0004 2D4B     		ldr	r3, .L209
 2339 0006 1B68     		ldr	r3, [r3]
 2340 0008 13F4802F 		tst	r3, #262144
 2341 000c 36D0     		beq	.L196
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2342              		.loc 1 1069 0
 2343 000e 4FF4A023 		mov	r3, #327680
 2344 0012 4360     		str	r3, [r0, #4]
 2345              	.L197:
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 2346              		.loc 1 1080 0
 2347 0014 294A     		ldr	r2, .L209
 2348 0016 D36A     		ldr	r3, [r2, #44]
 2349 0018 03F00F03 		and	r3, r3, #15
 2350 001c 8360     		str	r3, [r0, #8]
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2351              		.loc 1 1084 0
 2352 001e 1368     		ldr	r3, [r2]
 2353 0020 13F0010F 		tst	r3, #1
 2354 0024 36D0     		beq	.L199
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2355              		.loc 1 1086 0
 2356 0026 0123     		movs	r3, #1
 2357 0028 0361     		str	r3, [r0, #16]
 2358              	.L200:
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 2359              		.loc 1 1093 0
 2360 002a 2449     		ldr	r1, .L209
 2361 002c 0B68     		ldr	r3, [r1]
 2362 002e 03F0F803 		and	r3, r3, #248
 2363              	.LVL211:
 2364              	.LBB287:
 2365              	.LBB288:
 2366              		.loc 2 531 0
 2367 0032 F822     		movs	r2, #248
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 73


 2368              		.syntax unified
 2369              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2370 0034 92FAA2F2 		rbit r2, r2
 2371              	@ 0 "" 2
 2372              	.LVL212:
 2373              		.thumb
 2374              		.syntax unified
 2375              	.LBE288:
 2376              	.LBE287:
 2377              		.loc 1 1093 0
 2378 0038 B2FA82F2 		clz	r2, r2
 2379 003c D340     		lsrs	r3, r3, r2
 2380 003e 4361     		str	r3, [r0, #20]
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2381              		.loc 1 1096 0
 2382 0040 0B6A     		ldr	r3, [r1, #32]
 2383 0042 13F0040F 		tst	r3, #4
 2384 0046 28D0     		beq	.L201
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2385              		.loc 1 1098 0
 2386 0048 0523     		movs	r3, #5
 2387 004a C360     		str	r3, [r0, #12]
 2388              	.L202:
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2389              		.loc 1 1110 0
 2390 004c 1B4B     		ldr	r3, .L209
 2391 004e 5B6A     		ldr	r3, [r3, #36]
 2392 0050 13F0010F 		tst	r3, #1
 2393 0054 2CD0     		beq	.L204
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2394              		.loc 1 1112 0
 2395 0056 0123     		movs	r3, #1
 2396 0058 8361     		str	r3, [r0, #24]
 2397              	.L205:
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 74


1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2398              		.loc 1 1121 0
 2399 005a 184B     		ldr	r3, .L209
 2400 005c 1B68     		ldr	r3, [r3]
 2401 005e 13F0807F 		tst	r3, #16777216
 2402 0062 28D1     		bne	.L208
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 2403              		.loc 1 1127 0
 2404 0064 0123     		movs	r3, #1
 2405 0066 C361     		str	r3, [r0, #28]
 2406              	.L207:
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 2407              		.loc 1 1129 0
 2408 0068 144A     		ldr	r2, .L209
 2409 006a 5368     		ldr	r3, [r2, #4]
 2410 006c 03F48033 		and	r3, r3, #65536
 2411 0070 0362     		str	r3, [r0, #32]
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 2412              		.loc 1 1130 0
 2413 0072 5368     		ldr	r3, [r2, #4]
 2414 0074 03F47013 		and	r3, r3, #3932160
 2415 0078 4362     		str	r3, [r0, #36]
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2416              		.loc 1 1134 0
 2417 007a 7047     		bx	lr
 2418              	.L196:
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2419              		.loc 1 1071 0
 2420 007c 0F4B     		ldr	r3, .L209
 2421 007e 1B68     		ldr	r3, [r3]
 2422 0080 13F4803F 		tst	r3, #65536
 2423 0084 03D0     		beq	.L198
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2424              		.loc 1 1073 0
 2425 0086 4FF48033 		mov	r3, #65536
 2426 008a 4360     		str	r3, [r0, #4]
 2427 008c C2E7     		b	.L197
 2428              	.L198:
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2429              		.loc 1 1077 0
 2430 008e 0023     		movs	r3, #0
 2431 0090 4360     		str	r3, [r0, #4]
 2432 0092 BFE7     		b	.L197
 2433              	.L199:
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2434              		.loc 1 1090 0
 2435 0094 0023     		movs	r3, #0
 2436 0096 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 75


 2437 0098 C7E7     		b	.L200
 2438              	.L201:
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2439              		.loc 1 1100 0
 2440 009a 084B     		ldr	r3, .L209
 2441 009c 1B6A     		ldr	r3, [r3, #32]
 2442 009e 13F0010F 		tst	r3, #1
 2443 00a2 02D0     		beq	.L203
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2444              		.loc 1 1102 0
 2445 00a4 0123     		movs	r3, #1
 2446 00a6 C360     		str	r3, [r0, #12]
 2447 00a8 D0E7     		b	.L202
 2448              	.L203:
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2449              		.loc 1 1106 0
 2450 00aa 0023     		movs	r3, #0
 2451 00ac C360     		str	r3, [r0, #12]
 2452 00ae CDE7     		b	.L202
 2453              	.L204:
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2454              		.loc 1 1116 0
 2455 00b0 0023     		movs	r3, #0
 2456 00b2 8361     		str	r3, [r0, #24]
 2457 00b4 D1E7     		b	.L205
 2458              	.L208:
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2459              		.loc 1 1123 0
 2460 00b6 0223     		movs	r3, #2
 2461 00b8 C361     		str	r3, [r0, #28]
 2462 00ba D5E7     		b	.L207
 2463              	.L210:
 2464              		.align	2
 2465              	.L209:
 2466 00bc 00100240 		.word	1073876992
 2467              		.cfi_endproc
 2468              	.LFE136:
 2470              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2471              		.align	1
 2472              		.global	HAL_RCC_GetClockConfig
 2473              		.syntax unified
 2474              		.thumb
 2475              		.thumb_func
 2476              		.fpu fpv4-sp-d16
 2478              	HAL_RCC_GetClockConfig:
 2479              	.LFB137:
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 76


 2480              		.loc 1 1145 0
 2481              		.cfi_startproc
 2482              		@ args = 0, pretend = 0, frame = 0
 2483              		@ frame_needed = 0, uses_anonymous_args = 0
 2484              		@ link register save eliminated.
 2485              	.LVL213:
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2486              		.loc 1 1151 0
 2487 0000 0F23     		movs	r3, #15
 2488 0002 0360     		str	r3, [r0]
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2489              		.loc 1 1154 0
 2490 0004 0B4B     		ldr	r3, .L212
 2491 0006 5A68     		ldr	r2, [r3, #4]
 2492 0008 02F00302 		and	r2, r2, #3
 2493 000c 4260     		str	r2, [r0, #4]
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 2494              		.loc 1 1157 0
 2495 000e 5A68     		ldr	r2, [r3, #4]
 2496 0010 02F0F002 		and	r2, r2, #240
 2497 0014 8260     		str	r2, [r0, #8]
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 2498              		.loc 1 1160 0
 2499 0016 5A68     		ldr	r2, [r3, #4]
 2500 0018 02F4E062 		and	r2, r2, #1792
 2501 001c C260     		str	r2, [r0, #12]
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2502              		.loc 1 1163 0
 2503 001e 5B68     		ldr	r3, [r3, #4]
 2504 0020 DB08     		lsrs	r3, r3, #3
 2505 0022 03F4E063 		and	r3, r3, #1792
 2506 0026 0361     		str	r3, [r0, #16]
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 2507              		.loc 1 1166 0
 2508 0028 034B     		ldr	r3, .L212+4
 2509 002a 1B68     		ldr	r3, [r3]
 2510 002c 03F00703 		and	r3, r3, #7
 2511 0030 0B60     		str	r3, [r1]
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2512              		.loc 1 1167 0
 2513 0032 7047     		bx	lr
 2514              	.L213:
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 77


 2515              		.align	2
 2516              	.L212:
 2517 0034 00100240 		.word	1073876992
 2518 0038 00200240 		.word	1073881088
 2519              		.cfi_endproc
 2520              	.LFE137:
 2522              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2523              		.align	1
 2524              		.weak	HAL_RCC_CSSCallback
 2525              		.syntax unified
 2526              		.thumb
 2527              		.thumb_func
 2528              		.fpu fpv4-sp-d16
 2530              	HAL_RCC_CSSCallback:
 2531              	.LFB139:
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2532              		.loc 1 1192 0
 2533              		.cfi_startproc
 2534              		@ args = 0, pretend = 0, frame = 0
 2535              		@ frame_needed = 0, uses_anonymous_args = 0
 2536              		@ link register save eliminated.
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2537              		.loc 1 1196 0
 2538 0000 7047     		bx	lr
 2539              		.cfi_endproc
 2540              	.LFE139:
 2542              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2543              		.align	1
 2544              		.global	HAL_RCC_NMI_IRQHandler
 2545              		.syntax unified
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 78


 2546              		.thumb
 2547              		.thumb_func
 2548              		.fpu fpv4-sp-d16
 2550              	HAL_RCC_NMI_IRQHandler:
 2551              	.LFB138:
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2552              		.loc 1 1175 0
 2553              		.cfi_startproc
 2554              		@ args = 0, pretend = 0, frame = 0
 2555              		@ frame_needed = 0, uses_anonymous_args = 0
 2556 0000 08B5     		push	{r3, lr}
 2557              	.LCFI15:
 2558              		.cfi_def_cfa_offset 8
 2559              		.cfi_offset 3, -8
 2560              		.cfi_offset 14, -4
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2561              		.loc 1 1177 0
 2562 0002 064B     		ldr	r3, .L219
 2563 0004 9B68     		ldr	r3, [r3, #8]
 2564 0006 13F0800F 		tst	r3, #128
 2565 000a 00D1     		bne	.L218
 2566              	.L215:
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2567              		.loc 1 1185 0
 2568 000c 08BD     		pop	{r3, pc}
 2569              	.L218:
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2570              		.loc 1 1180 0
 2571 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2572              	.LVL214:
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2573              		.loc 1 1183 0
 2574 0012 034B     		ldr	r3, .L219+4
 2575 0014 8022     		movs	r2, #128
 2576 0016 1A70     		strb	r2, [r3]
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2577              		.loc 1 1185 0
 2578 0018 F8E7     		b	.L215
 2579              	.L220:
 2580 001a 00BF     		.align	2
 2581              	.L219:
 2582 001c 00100240 		.word	1073876992
 2583 0020 0A100240 		.word	1073877002
 2584              		.cfi_endproc
 2585              	.LFE138:
 2587              		.global	aPredivFactorTable
 2588              		.global	aPLLMULFactorTable
 2589              		.section	.rodata.aPLLMULFactorTable,"a",%progbits
 2590              		.align	2
 2591              		.set	.LANCHOR0,. + 0
 2594              	aPLLMULFactorTable:
 2595 0000 02       		.byte	2
 2596 0001 03       		.byte	3
 2597 0002 04       		.byte	4
 2598 0003 05       		.byte	5
 2599 0004 06       		.byte	6
 2600 0005 07       		.byte	7
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 79


 2601 0006 08       		.byte	8
 2602 0007 09       		.byte	9
 2603 0008 0A       		.byte	10
 2604 0009 0B       		.byte	11
 2605 000a 0C       		.byte	12
 2606 000b 0D       		.byte	13
 2607 000c 0E       		.byte	14
 2608 000d 0F       		.byte	15
 2609 000e 10       		.byte	16
 2610 000f 10       		.byte	16
 2611              		.section	.rodata.aPredivFactorTable,"a",%progbits
 2612              		.align	2
 2613              		.set	.LANCHOR1,. + 0
 2616              	aPredivFactorTable:
 2617 0000 01       		.byte	1
 2618 0001 02       		.byte	2
 2619 0002 03       		.byte	3
 2620 0003 04       		.byte	4
 2621 0004 05       		.byte	5
 2622 0005 06       		.byte	6
 2623 0006 07       		.byte	7
 2624 0007 08       		.byte	8
 2625 0008 09       		.byte	9
 2626 0009 0A       		.byte	10
 2627 000a 0B       		.byte	11
 2628 000b 0C       		.byte	12
 2629 000c 0D       		.byte	13
 2630 000d 0E       		.byte	14
 2631 000e 0F       		.byte	15
 2632 000f 10       		.byte	16
 2633              		.text
 2634              	.Letext0:
 2635              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include
 2636              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include
 2637              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 2638              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 2639              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f373xc.h"
 2640              		.file 8 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 2641              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include
 2642              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 2643              		.file 11 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\lib\\gcc\\arm-none-ea
 2644              		.file 12 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 2645              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 2646              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 2647              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 2648              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s 			page 80


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3xx_hal_rcc.c
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:18     .text.HAL_RCC_DeInit:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:25     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:193    .text.HAL_RCC_DeInit:000000d8 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:202    .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:209    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:840    .text.HAL_RCC_OscConfig:000002ec $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:847    .text.HAL_RCC_OscConfig:000002f4 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1544   .text.HAL_RCC_OscConfig:00000600 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1551   .text.HAL_RCC_OscConfig:0000060c $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1572   .text.HAL_RCC_MCOConfig:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1579   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1644   .text.HAL_RCC_MCOConfig:00000048 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1649   .text.HAL_RCC_EnableCSS:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1656   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1690   .text.HAL_RCC_DisableCSS:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1697   .text.HAL_RCC_DisableCSS:00000000 HAL_RCC_DisableCSS
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1731   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1738   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1826   .text.HAL_RCC_GetSysClockFreq:0000005c $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1835   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:1842   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2175   .text.HAL_RCC_ClockConfig:00000190 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2183   .text.HAL_RCC_GetHCLKFreq:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2190   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2204   .text.HAL_RCC_GetHCLKFreq:00000008 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2209   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2216   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2258   .text.HAL_RCC_GetPCLK1Freq:00000024 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2264   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2271   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2313   .text.HAL_RCC_GetPCLK2Freq:00000024 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2319   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2326   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2466   .text.HAL_RCC_GetOscConfig:000000bc $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2471   .text.HAL_RCC_GetClockConfig:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2478   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2517   .text.HAL_RCC_GetClockConfig:00000034 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2523   .text.HAL_RCC_CSSCallback:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2530   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2543   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2550   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2582   .text.HAL_RCC_NMI_IRQHandler:0000001c $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2616   .rodata.aPredivFactorTable:00000000 aPredivFactorTable
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2594   .rodata.aPLLMULFactorTable:00000000 aPLLMULFactorTable
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2590   .rodata.aPLLMULFactorTable:00000000 $d
C:\Users\acw\AppData\Local\Temp\ccqgJdAu.s:2612   .rodata.aPredivFactorTable:00000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
HAL_GPIO_Init
AHBPrescTable
APBPrescTable
