<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nds_sync_fifo_data</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nds_sync_fifo_data'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nds_sync_fifo_data')">nds_sync_fifo_data</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.83</td>
<td class="s10 cl rt"><a href="mod1890.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1890.html#Toggle" > 86.07</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_17_09_2022/gemini/design/ip/Andes_N22/andes_ip/macro/nds_sync_fifo_data.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_17_09_2022/gemini/design/ip/Andes_N22/andes_ip/macro/nds_sync_fifo_data.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212997"  onclick="showContent('inst_tag_212997')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></td>
<td class="s5 cl rt"> 52.52</td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212997_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212997_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1890.html#inst_tag_212997_Toggle" >  3.45</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212997_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212995"  onclick="showContent('inst_tag_212995')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></td>
<td class="s5 cl rt"> 52.74</td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212995_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212995_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1890.html#inst_tag_212995_Toggle" >  4.35</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212995_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212993"  onclick="showContent('inst_tag_212993')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></td>
<td class="s7 cl rt"> 77.07</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212993_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212993_Cond" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1890.html#inst_tag_212993_Toggle" > 27.01</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212993_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212986"  onclick="showContent('inst_tag_212986')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></td>
<td class="s7 cl rt"> 79.01</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212986_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212986_Cond" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212986_Toggle" > 34.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212986_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212991"  onclick="showContent('inst_tag_212991')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></td>
<td class="s7 cl rt"> 79.37</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212991_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212991_Cond" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212991_Toggle" > 36.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212991_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212988"  onclick="showContent('inst_tag_212988')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></td>
<td class="s7 cl rt"> 79.65</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212988_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212988_Cond" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212988_Toggle" > 37.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212988_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212987"  onclick="showContent('inst_tag_212987')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></td>
<td class="s8 cl rt"> 84.26</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212987_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212987_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1890.html#inst_tag_212987_Toggle" > 55.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212987_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212992"  onclick="showContent('inst_tag_212992')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></td>
<td class="s8 cl rt"> 84.60</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212992_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212992_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1890.html#inst_tag_212992_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212992_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212990"  onclick="showContent('inst_tag_212990')">config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></td>
<td class="s8 cl rt"> 84.81</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212990_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212990_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1890.html#inst_tag_212990_Toggle" > 57.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212990_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212982"  onclick="showContent('inst_tag_212982')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></td>
<td class="s8 cl rt"> 87.34</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212982_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212982_Cond" > 81.25</a></td>
<td class="s6 cl rt"><a href="mod1890.html#inst_tag_212982_Toggle" > 68.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212982_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212994"  onclick="showContent('inst_tag_212994')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></td>
<td class="s8 cl rt"> 88.61</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212994_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212994_Cond" > 81.25</a></td>
<td class="s7 cl rt"><a href="mod1890.html#inst_tag_212994_Toggle" > 73.19</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212994_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212983"  onclick="showContent('inst_tag_212983')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></td>
<td class="s8 cl rt"> 88.97</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212983_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212983_Cond" > 81.25</a></td>
<td class="s7 cl rt"><a href="mod1890.html#inst_tag_212983_Toggle" > 74.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212996"  onclick="showContent('inst_tag_212996')">config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></td>
<td class="s9 cl rt"> 91.47</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212996_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212996_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212996_Toggle" > 84.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212996_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212984"  onclick="showContent('inst_tag_212984')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></td>
<td class="s9 cl rt"> 92.57</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212984_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212984_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212984_Toggle" > 89.01</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212984_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212989"  onclick="showContent('inst_tag_212989')">config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></td>
<td class="s9 cl rt"> 93.30</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212989_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212989_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212989_Toggle" > 91.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212989_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1890.html#inst_tag_212985"  onclick="showContent('inst_tag_212985')">config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212985_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212985_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212985_Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_212997'>
<hr>
<a name="inst_tag_212997"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212997" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.52</td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212997_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212997_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1890.html#inst_tag_212997_Toggle" >  3.45</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212997_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.52</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  3.45</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131862" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212995'>
<hr>
<a name="inst_tag_212995"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212995" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.74</td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212995_Line" > 94.12</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212995_Cond" > 31.25</a></td>
<td class="s0 cl rt"><a href="mod1890.html#inst_tag_212995_Toggle" >  4.35</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212995_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.74</td>
<td class="s9 cl rt"> 94.12</td>
<td class="s3 cl rt"> 31.25</td>
<td class="s0 cl rt">  4.35</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131862" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212993'>
<hr>
<a name="inst_tag_212993"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212993" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.07</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212993_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212993_Cond" > 81.25</a></td>
<td class="s2 cl rt"><a href="mod1890.html#inst_tag_212993_Toggle" > 27.01</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212993_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.07</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s2 cl rt"> 27.01</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131861" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212986'>
<hr>
<a name="inst_tag_212986"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212986" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.01</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212986_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212986_Cond" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212986_Toggle" > 34.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212986_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.01</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s3 cl rt"> 34.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131860" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212991'>
<hr>
<a name="inst_tag_212991"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212991" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.37</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212991_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212991_Cond" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212991_Toggle" > 36.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212991_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.37</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s3 cl rt"> 36.23</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131861" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212988'>
<hr>
<a name="inst_tag_212988"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212988" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.65</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212988_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212988_Cond" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod1890.html#inst_tag_212988_Toggle" > 37.36</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212988_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s3 cl rt"> 37.36</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131860" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212987'>
<hr>
<a name="inst_tag_212987"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212987" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.26</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212987_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212987_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1890.html#inst_tag_212987_Toggle" > 55.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212987_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.26</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 55.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131860" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212992'>
<hr>
<a name="inst_tag_212992"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212992" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.60</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212992_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212992_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1890.html#inst_tag_212992_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212992_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.60</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131861" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212990'>
<hr>
<a name="inst_tag_212990"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212990" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.81</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212990_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212990_Cond" > 81.25</a></td>
<td class="s5 cl rt"><a href="mod1890.html#inst_tag_212990_Toggle" > 57.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212990_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 57.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131861" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212982'>
<hr>
<a name="inst_tag_212982"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212982" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.34</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212982_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212982_Cond" > 81.25</a></td>
<td class="s6 cl rt"><a href="mod1890.html#inst_tag_212982_Toggle" > 68.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212982_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.34</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s6 cl rt"> 68.12</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131859" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212994'>
<hr>
<a name="inst_tag_212994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212994" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.61</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212994_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212994_Cond" > 81.25</a></td>
<td class="s7 cl rt"><a href="mod1890.html#inst_tag_212994_Toggle" > 73.19</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212994_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.61</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s7 cl rt"> 73.19</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131862" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212983'>
<hr>
<a name="inst_tag_212983"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212983" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.97</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212983_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212983_Cond" > 81.25</a></td>
<td class="s7 cl rt"><a href="mod1890.html#inst_tag_212983_Toggle" > 74.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212983_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.97</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s7 cl rt"> 74.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131859" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212996'>
<hr>
<a name="inst_tag_212996"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212996" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.47</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212996_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212996_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212996_Toggle" > 84.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212996_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131862" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212984'>
<hr>
<a name="inst_tag_212984"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212984" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.57</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212984_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212984_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212984_Toggle" > 89.01</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212984_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.57</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 89.01</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131859" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212989'>
<hr>
<a name="inst_tag_212989"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212989" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.30</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212989_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212989_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212989_Toggle" > 91.95</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212989_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 91.95</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.99</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131860" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_212985'>
<hr>
<a name="inst_tag_212985"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_212985" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212985_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1890.html#inst_tag_212985_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1890.html#inst_tag_212985_Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1890.html#inst_tag_212985_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1269.html#inst_tag_131859" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nds_sync_fifo_data'>
<a name="Line"></a>
Line Coverage for Module : <a name="261268357"></a>
<a href="mod1890.html" >nds_sync_fifo_data</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="330185389"></a>
<a href="mod1890.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=30,FIFO_DEPTH=8,POINTER_INDEX_WIDTH=4 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 87.34</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212982_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 88.97</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212983_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 79.01</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212986_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 84.26</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212987_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 84.81</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212990_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 79.37</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212991_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 88.61</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212994_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 52.74</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212995_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="241446323"></a>
<a href="mod1890.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=41,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 + DATA_WIDTH=39,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 92.57</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212984_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 79.65</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212988_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s8 cl rt"> 84.60</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212992_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 91.47</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212996_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 93.59</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212985_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 93.30</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212989_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s7 cl rt"> 77.07</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212993_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 52.52</td>
<td class="s3 cl rt"> 31.25</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212997_Cond" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="330185389"></a>
<a href="mod1890.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=30,FIFO_DEPTH=8,POINTER_INDEX_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 87.34</td>
<td class="s6 cl rt"> 68.12</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212982_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.97</td>
<td class="s7 cl rt"> 74.64</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212983_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.01</td>
<td class="s3 cl rt"> 34.78</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212986_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.26</td>
<td class="s5 cl rt"> 55.80</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212987_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.81</td>
<td class="s5 cl rt"> 57.97</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212990_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.37</td>
<td class="s3 cl rt"> 36.23</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212991_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.61</td>
<td class="s7 cl rt"> 73.19</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212994_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.74</td>
<td class="s0 cl rt">  4.35</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212995_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">105</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">54</td>
<td class="rt">78.26 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">51</td>
<td class="rt">73.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">105</td>
<td class="rt">76.09 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">54</td>
<td class="rt">78.26 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">51</td>
<td class="rt">73.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[22:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1392082608"></a>
<a href="mod1890.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=39,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.59</td>
<td class="s9 cl rt"> 93.10</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212985_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.30</td>
<td class="s9 cl rt"> 91.95</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212989_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.07</td>
<td class="s2 cl rt"> 27.01</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212993_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 52.52</td>
<td class="s0 cl rt">  3.45</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212997_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">162</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">82</td>
<td class="rt">94.25 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">80</td>
<td class="rt">91.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">162</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">82</td>
<td class="rt">94.25 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">80</td>
<td class="rt">91.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="551002745"></a>
<a href="mod1890.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=41,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.57</td>
<td class="s8 cl rt"> 89.01</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212984_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.65</td>
<td class="s3 cl rt"> 37.36</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212988_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 84.60</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212992_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.47</td>
<td class="s8 cl rt"> 84.62</td>
</tr></table>
<span class=inst><a href="mod1890.html#inst_tag_212996_Toggle" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">162</td>
<td class="rt">89.01 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">82</td>
<td class="rt">90.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">80</td>
<td class="rt">87.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">162</td>
<td class="rt">89.01 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">82</td>
<td class="rt">90.11 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">80</td>
<td class="rt">87.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="261268357"></a>
<a href="mod1890.html" >nds_sync_fifo_data</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212997'>
<a name="inst_tag_212997_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212997" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212997_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212997" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212997_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212997" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">6</td>
<td class="rt">3.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">4</td>
<td class="rt">4.60  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2.30  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">6</td>
<td class="rt">3.45  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">4</td>
<td class="rt">4.60  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2.30  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212997_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212997" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "red">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "red">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212995'>
<a name="inst_tag_212995_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212995" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>17</td><td>16</td><td>94.12</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         <font color = "red">0/1     ==>  	    mem[index] &lt;= wr_data;</font>
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212995_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212995" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>16</td><td>5</td><td>31.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212995_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212995" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">2</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">6</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">5.80  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">2</td>
<td class="rt">2.90  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212995_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212995" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "red">-1-</font>  
                                                     <font color = "red">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "red">-1-</font>  
                                                      <font color = "red">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "red">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "red">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212993'>
<a name="inst_tag_212993_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212993" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212993_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212993" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212993_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212993" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">47</td>
<td class="rt">27.01 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">25</td>
<td class="rt">28.74 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">22</td>
<td class="rt">25.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">47</td>
<td class="rt">27.01 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">25</td>
<td class="rt">28.74 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">22</td>
<td class="rt">25.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[37:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[16:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[38:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212993_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212993" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212986'>
<a name="inst_tag_212986_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212986" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212986_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212986" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212986_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212986" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">48</td>
<td class="rt">34.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">25</td>
<td class="rt">36.23 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">23</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">48</td>
<td class="rt">34.78 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">25</td>
<td class="rt">36.23 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">23</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[13:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[20:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[25:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212986_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212986" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212991'>
<a name="inst_tag_212991_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212991" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212991_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212991" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212991_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212991" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">50</td>
<td class="rt">36.23 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">26</td>
<td class="rt">37.68 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">24</td>
<td class="rt">34.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">50</td>
<td class="rt">36.23 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">26</td>
<td class="rt">37.68 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">24</td>
<td class="rt">34.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[10:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[20:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[10:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212991_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212991" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212988'>
<a name="inst_tag_212988_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212988" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212988_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212988" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212988_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212988" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">68</td>
<td class="rt">37.36 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">35</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">33</td>
<td class="rt">36.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">68</td>
<td class="rt">37.36 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">35</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">33</td>
<td class="rt">36.26 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[11:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[25:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212988_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212988" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212987'>
<a name="inst_tag_212987_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212987" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212987_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212987" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212987_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212987" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">77</td>
<td class="rt">55.80 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">39</td>
<td class="rt">56.52 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">38</td>
<td class="rt">55.07 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">77</td>
<td class="rt">55.80 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">39</td>
<td class="rt">56.52 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">38</td>
<td class="rt">55.07 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[15:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[17]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212987_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212987" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212992'>
<a name="inst_tag_212992_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212992" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212992_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212992" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212992_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212992" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">104</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">50</td>
<td class="rt">54.95 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">54</td>
<td class="rt">59.34 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">104</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">50</td>
<td class="rt">54.95 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">54</td>
<td class="rt">59.34 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[5:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[7]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[16:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[21]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[25:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[30:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[39:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212992_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212992" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212990'>
<a name="inst_tag_212990_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212990" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212990_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212990" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212990_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212990" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">80</td>
<td class="rt">57.97 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">41</td>
<td class="rt">59.42 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">39</td>
<td class="rt">56.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">80</td>
<td class="rt">57.97 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">41</td>
<td class="rt">59.42 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">39</td>
<td class="rt">56.52 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[13:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[10:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[25:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212990_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212990" >config_ss_tb.DUT.memory_ss.sram4b.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212982'>
<a name="inst_tag_212982_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212982" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212982_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212982" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212982_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212982" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">94</td>
<td class="rt">68.12 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">48</td>
<td class="rt">69.57 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">46</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">94</td>
<td class="rt">68.12 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">48</td>
<td class="rt">69.57 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">46</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[20:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[16:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212982_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212982" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212994'>
<a name="inst_tag_212994_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212994" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212994_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212994" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212994_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212994" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">101</td>
<td class="rt">73.19 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">51</td>
<td class="rt">73.91 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">50</td>
<td class="rt">72.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">101</td>
<td class="rt">73.19 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">51</td>
<td class="rt">73.91 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">50</td>
<td class="rt">72.46 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[17:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212994_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212994" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212983'>
<a name="inst_tag_212983_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212983" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212983_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212983" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212983_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212983" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">138</td>
<td class="rt">103</td>
<td class="rt">74.64 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">53</td>
<td class="rt">76.81 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">50</td>
<td class="rt">72.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">103</td>
<td class="rt">74.64 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">53</td>
<td class="rt">76.81 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">50</td>
<td class="rt">72.46 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[18:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[17:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[22:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212983_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212983" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212996'>
<a name="inst_tag_212996_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212996" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212996_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212996" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212996_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212996" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">154</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">78</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">76</td>
<td class="rt">83.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">154</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">78</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">76</td>
<td class="rt">83.52 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[39:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212996_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212996" >config_ss_tb.DUT.memory_ss.sram4b.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212984'>
<a name="inst_tag_212984_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212984" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212984_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212984" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212984_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212984" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">162</td>
<td class="rt">89.01 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">82</td>
<td class="rt">90.11 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">80</td>
<td class="rt">87.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">162</td>
<td class="rt">89.01 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">82</td>
<td class="rt">90.11 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">80</td>
<td class="rt">87.91 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[39:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212984_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212984" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212989'>
<a name="inst_tag_212989_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212989" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212989_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212989" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212989_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212989" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">160</td>
<td class="rt">91.95 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">81</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">79</td>
<td class="rt">90.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">160</td>
<td class="rt">91.95 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">81</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">79</td>
<td class="rt">90.80 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[34:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[38:35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212989_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212989" >config_ss_tb.DUT.memory_ss.sram4b.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_212985'>
<a name="inst_tag_212985_Line"></a>
<b>Line Coverage for Instance : <a href="mod1890.html#inst_tag_212985" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>80</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>88</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>115</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      	`ifdef SYNTHESIS
63                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
64                      	`else
65                      assign #0.1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
66                      	`endif
67                      `endif
68                      
69                      
70                      always @(negedge w_reset_n or posedge w_clk)
71                      begin
72         1/1               if (!w_reset_n)
73         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
74                           else
75         1/1          	     wr_ptr &lt;= next_wr_ptr;
76                      end
77                      
78                      always @(negedge w_reset_n or posedge w_clk)
79                      begin
80         1/1               if (!w_reset_n)
81         1/1                  w_clk_empty &lt;= 1'b1;
82                           else
83         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
84                      end
85                      
86                      always @(negedge w_reset_n or posedge w_clk)
87                      begin
88         1/1               if (!w_reset_n)
89         1/1                  full &lt;= 1'b0;
90                           else
91         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
92                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
93                      end
94                      
95                      
96                      `ifdef NO_TIMESCALE
97                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
98                      `else
99                      	`ifdef SYNTHESIS
100                     assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
101                     	`else
102                     assign #0.1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
103                     	`endif
104                     `endif
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
109                          else
110        1/1          	rd_ptr &lt;= next_rd_ptr;
111                     end
112                     
113                     always @(negedge r_reset_n or posedge r_clk)
114                     begin
115        1/1               if (!r_reset_n)
116        1/1                  empty &lt;= 1'b1;
117                          else
118        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_212985_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1890.html#inst_tag_212985" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       102
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_212985_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1890.html#inst_tag_212985" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">174</td>
<td class="rt">162</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">82</td>
<td class="rt">94.25 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">80</td>
<td class="rt">91.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">162</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">82</td>
<td class="rt">94.25 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">80</td>
<td class="rt">91.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_212985_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1890.html#inst_tag_212985" >config_ss_tb.DUT.memory_ss.sram4b.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">65</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">55</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">88</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">107</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">115</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
65         assign #0.1 next_wr_ptr = ( (wr && !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
                                                     <font color = "green">-1-</font>  
                                                     <font color = "green">==></font>  
                                                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102        assign #0.1 next_rd_ptr = ( (rd && !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
                                                      <font color = "green">-1-</font>  
                                                      <font color = "green">==></font>  
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
55         	if (wr && !full)
           	<font color = "green">-1-</font>  
56         	    mem[index] <= wr_data;
           <font color = "green">	    ==></font>
           	    MISSING_ELSE
           <font color = "green">	    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72              if (!w_reset_n)
                <font color = "green">-1-</font>  
73         	     wr_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	     ==></font>
74              else
75         	     wr_ptr <= next_wr_ptr;
           <font color = "green">	     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
80              if (!w_reset_n)
                <font color = "green">-1-</font>  
81                 w_clk_empty <= 1'b1;
           <font color = "green">        ==></font>
82              else
83                 w_clk_empty <= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
88              if (!w_reset_n)
                <font color = "green">-1-</font>  
89                 full <= 1'b0;
           <font color = "green">        ==></font>
90              else
91                 full <= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &&
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
107             if (!r_reset_n)
                <font color = "green">-1-</font>  
108        	rd_ptr <=  { POINTER_INDEX_WIDTH { 1'b0 }};
           <font color = "green">	==></font>
109             else
110        	rd_ptr <= next_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
115             if (!r_reset_n)
                <font color = "green">-1-</font>  
116                empty <= 1'b1;
           <font color = "green">        ==></font>
117             else
118                empty <= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_212982">
    <li>
      <a href="#inst_tag_212982_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212982_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212982_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212982_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212983">
    <li>
      <a href="#inst_tag_212983_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212983_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212983_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212983_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212984">
    <li>
      <a href="#inst_tag_212984_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212984_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212984_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212984_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212985">
    <li>
      <a href="#inst_tag_212985_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212985_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212985_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212985_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212986">
    <li>
      <a href="#inst_tag_212986_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212986_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212986_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212986_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212987">
    <li>
      <a href="#inst_tag_212987_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212987_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212987_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212987_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212988">
    <li>
      <a href="#inst_tag_212988_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212988_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212988_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212988_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212989">
    <li>
      <a href="#inst_tag_212989_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212989_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212989_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212989_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212990">
    <li>
      <a href="#inst_tag_212990_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212990_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212990_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212990_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212991">
    <li>
      <a href="#inst_tag_212991_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212991_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212991_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212991_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212992">
    <li>
      <a href="#inst_tag_212992_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212992_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212992_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212992_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212993">
    <li>
      <a href="#inst_tag_212993_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212993_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212993_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212993_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212994">
    <li>
      <a href="#inst_tag_212994_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212994_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212994_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212994_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212995">
    <li>
      <a href="#inst_tag_212995_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212995_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212995_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212995_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212996">
    <li>
      <a href="#inst_tag_212996_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212996_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212996_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212996_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_212997">
    <li>
      <a href="#inst_tag_212997_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_212997_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_212997_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_212997_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_nds_sync_fifo_data">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
