Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Jan 26 14:15:20 2019
| Host         : DevVM running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ProcessingSystem_wrapper_timing_summary_routed.rpt -pb ProcessingSystem_wrapper_timing_summary_routed.pb -rpx ProcessingSystem_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ProcessingSystem_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.472        0.000                      0                 3084        0.018        0.000                      0                 3084        4.020        0.000                       0                  1438  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.472        0.000                      0                 3084        0.018        0.000                      0                 3084        4.020        0.000                       0                  1438  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 1.706ns (28.338%)  route 4.314ns (71.662%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.019     8.372    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X14Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.597     9.093    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.501    12.693    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.565    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.706ns (28.367%)  route 4.308ns (71.633%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.042     8.394    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.518 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.568     9.087    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/p_1_in[15]
    SLICE_X17Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.500    12.692    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[10]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.564    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 1.706ns (28.367%)  route 4.308ns (71.633%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.765     3.073    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.842     6.249    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I3_O)        0.124     6.373 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.856     7.229    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.124     7.353 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.042     8.394    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg_wren__2
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.518 r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3[15]_i_1/O
                         net (fo=8, routed)           0.568     9.087    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/p_1_in[15]
    SLICE_X17Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        1.500    12.692    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X17Y46         FDRE                                         r  ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[11]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X17Y46         FDRE (Setup_fdre_C_CE)      -0.205    12.564    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg3_reg[11]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  3.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.021%)  route 0.201ns (48.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.582     0.923    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.201     1.287    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.332 r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.332    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[29]_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.852     1.222    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     1.314    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.393%)  route 0.214ns (50.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.567     0.908    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y49         FDSE                                         r  ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDSE (Prop_fdse_C_Q)         0.164     1.072 r  ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.214     1.286    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[1]
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.331 r  ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.331    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[3]_i_1_n_0
    SLICE_X12Y50         FDRE                                         r  ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.834     1.204    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120     1.295    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/Switches/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.998%)  route 0.240ns (63.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.558     0.899    ProcessingSystem_i/Switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y38         FDRE                                         r  ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/Q
                         net (fo=1, routed)           0.240     1.280    ProcessingSystem_i/Switches/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GPIO_intr
    SLICE_X19Y37         FDSE                                         r  ProcessingSystem_i/Switches/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.827     1.197    ProcessingSystem_i/Switches/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X19Y37         FDSE                                         r  ProcessingSystem_i/Switches/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X19Y37         FDSE (Hold_fdse_C_D)         0.075     1.238    ProcessingSystem_i/Switches/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/XADC/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.557%)  route 0.267ns (65.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.561     0.902    ProcessingSystem_i/XADC/U0/s_axi_aclk
    SLICE_X14Y56         FDRE                                         r  ProcessingSystem_i/XADC/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y56         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ProcessingSystem_i/XADC/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[14]/Q
                         net (fo=1, routed)           0.267     1.310    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0][17]
    SLICE_X13Y49         FDRE                                         r  ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.835     1.205    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.075     1.251    ProcessingSystem_i/XADC/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.558     0.899    ProcessingSystem_i/Switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y39         FDRE                                         r  ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/Q
                         net (fo=2, routed)           0.244     1.284    ProcessingSystem_i/Switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X19Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.329 r  ProcessingSystem_i/Switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.329    ProcessingSystem_i/Switches/U0/gpio_core_1/Read_Reg_In[1]
    SLICE_X19Y38         FDRE                                         r  ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.829     1.199    ProcessingSystem_i/Switches/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y38         FDRE                                         r  ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.091     1.256    ProcessingSystem_i/Switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.693%)  route 0.225ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.584     0.925    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.225     1.297    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X4Y50          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.853     1.223    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.022     1.216    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.208ns (42.222%)  route 0.285ns (57.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.582     0.923    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y51          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.285     1.371    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.044     1.415 r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.415    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[28]_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.852     1.222    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.131     1.324    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.566     0.907    ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y44          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  ProcessingSystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.170     1.218    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X6Y45          SRLC32E                                      r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.834     1.204    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y45          SRLC32E                                      r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X6Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.913%)  route 0.180ns (56.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.583     0.924    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.180     1.245    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y42          SRLC32E                                      r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.850     1.220    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.027%)  route 0.237ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.582     0.923    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.237     1.288    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ProcessingSystem_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1438, routed)        0.893     1.263    ProcessingSystem_i/ProcessingSystem/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ProcessingSystem_i/ProcessingSystem/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    ProcessingSystem_i/ProcessingSystem/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ProcessingSystem_i/ProcessingSystem/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      ProcessingSystem_i/XADC/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ProcessingSystem_i/ProcessingSystem/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y44   ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/Display/Data_Int_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y44   ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/Display/Data_Int_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y44   ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/Display/Data_Int_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X20Y44   ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/Display/Data_Int_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y47    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg2_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y47    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg2_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y47    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg2_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y47    ProcessingSystem_i/AXI_Segment_0/U0/AXI_Segment_v1_0_S_AXI_inst/slv_reg2_reg[19]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y30   ProcessingSystem_i/SystemReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y42   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y43   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y44   ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



