<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pci-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-pci-defs.h</h1><a href="cvmx-pci-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-pci-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon pci.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_PCI_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_PCI_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#a53be70d839542e5e17a4c44b70e78b39" title="cvmx-pci-defs.h">CVMX_PCI_BAR1_INDEXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00062"></a>00062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 31))) ||
<a name="l00063"></a>00063           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 31)))))
<a name="l00064"></a>00064         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_BAR1_INDEXX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00065"></a>00065     <span class="keywordflow">return</span> 0x0000000000000100ull + ((offset) &amp; 31) * 4;
<a name="l00066"></a>00066 }
<a name="l00067"></a>00067 <span class="preprocessor">#else</span>
<a name="l00068"></a><a class="code" href="cvmx-pci-defs_8h.html#a53be70d839542e5e17a4c44b70e78b39">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_BAR1_INDEXX(offset) (0x0000000000000100ull + ((offset) &amp; 31) * 4)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_BIST_REG CVMX_PCI_BIST_REG_FUNC()</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_BIST_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00073"></a>00073 {
<a name="l00074"></a>00074     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>)))
<a name="l00075"></a>00075         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_BIST_REG not supported on this chip\n&quot;</span>);
<a name="l00076"></a>00076     <span class="keywordflow">return</span> 0x00000000000001C0ull;
<a name="l00077"></a>00077 }
<a name="l00078"></a>00078 <span class="preprocessor">#else</span>
<a name="l00079"></a><a class="code" href="cvmx-pci-defs_8h.html#a5a3146dd6ef12aa3bb8ef17bba77e4a4">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_BIST_REG (0x00000000000001C0ull)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG00 CVMX_PCI_CFG00_FUNC()</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG00_FUNC(<span class="keywordtype">void</span>)
<a name="l00084"></a>00084 {
<a name="l00085"></a>00085     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00086"></a>00086         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG00 not supported on this chip\n&quot;</span>);
<a name="l00087"></a>00087     <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 <span class="preprocessor">#else</span>
<a name="l00090"></a><a class="code" href="cvmx-pci-defs_8h.html#accce36e6a08379e8e25ca2ba9b0fc1a8">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG00 (0x0000000000000000ull)</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG01 CVMX_PCI_CFG01_FUNC()</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG01_FUNC(<span class="keywordtype">void</span>)
<a name="l00095"></a>00095 {
<a name="l00096"></a>00096     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00097"></a>00097         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG01 not supported on this chip\n&quot;</span>);
<a name="l00098"></a>00098     <span class="keywordflow">return</span> 0x0000000000000004ull;
<a name="l00099"></a>00099 }
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a><a class="code" href="cvmx-pci-defs_8h.html#afa96920bdf3fcc6e7a86dcc69086d0b6">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG01 (0x0000000000000004ull)</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG02 CVMX_PCI_CFG02_FUNC()</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG02_FUNC(<span class="keywordtype">void</span>)
<a name="l00106"></a>00106 {
<a name="l00107"></a>00107     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00108"></a>00108         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG02 not supported on this chip\n&quot;</span>);
<a name="l00109"></a>00109     <span class="keywordflow">return</span> 0x0000000000000008ull;
<a name="l00110"></a>00110 }
<a name="l00111"></a>00111 <span class="preprocessor">#else</span>
<a name="l00112"></a><a class="code" href="cvmx-pci-defs_8h.html#af6119156d8db25101a5d826f2b33a4c6">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG02 (0x0000000000000008ull)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG03 CVMX_PCI_CFG03_FUNC()</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG03_FUNC(<span class="keywordtype">void</span>)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00119"></a>00119         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG03 not supported on this chip\n&quot;</span>);
<a name="l00120"></a>00120     <span class="keywordflow">return</span> 0x000000000000000Cull;
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 <span class="preprocessor">#else</span>
<a name="l00123"></a><a class="code" href="cvmx-pci-defs_8h.html#ae245f842d1e7c937aa965d6ef45f859f">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG03 (0x000000000000000Cull)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG04 CVMX_PCI_CFG04_FUNC()</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG04_FUNC(<span class="keywordtype">void</span>)
<a name="l00128"></a>00128 {
<a name="l00129"></a>00129     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00130"></a>00130         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG04 not supported on this chip\n&quot;</span>);
<a name="l00131"></a>00131     <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l00132"></a>00132 }
<a name="l00133"></a>00133 <span class="preprocessor">#else</span>
<a name="l00134"></a><a class="code" href="cvmx-pci-defs_8h.html#acb13b2f9b0d5083b0ffefba464e5cb4f">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG04 (0x0000000000000010ull)</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG05 CVMX_PCI_CFG05_FUNC()</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG05_FUNC(<span class="keywordtype">void</span>)
<a name="l00139"></a>00139 {
<a name="l00140"></a>00140     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00141"></a>00141         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG05 not supported on this chip\n&quot;</span>);
<a name="l00142"></a>00142     <span class="keywordflow">return</span> 0x0000000000000014ull;
<a name="l00143"></a>00143 }
<a name="l00144"></a>00144 <span class="preprocessor">#else</span>
<a name="l00145"></a><a class="code" href="cvmx-pci-defs_8h.html#ab9483231cdaa1ff8b3b11eae2bbd1041">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG05 (0x0000000000000014ull)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG06 CVMX_PCI_CFG06_FUNC()</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG06_FUNC(<span class="keywordtype">void</span>)
<a name="l00150"></a>00150 {
<a name="l00151"></a>00151     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00152"></a>00152         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG06 not supported on this chip\n&quot;</span>);
<a name="l00153"></a>00153     <span class="keywordflow">return</span> 0x0000000000000018ull;
<a name="l00154"></a>00154 }
<a name="l00155"></a>00155 <span class="preprocessor">#else</span>
<a name="l00156"></a><a class="code" href="cvmx-pci-defs_8h.html#a73c861c2c1c2063bbc759b1dd160dee0">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG06 (0x0000000000000018ull)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG07 CVMX_PCI_CFG07_FUNC()</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG07_FUNC(<span class="keywordtype">void</span>)
<a name="l00161"></a>00161 {
<a name="l00162"></a>00162     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00163"></a>00163         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG07 not supported on this chip\n&quot;</span>);
<a name="l00164"></a>00164     <span class="keywordflow">return</span> 0x000000000000001Cull;
<a name="l00165"></a>00165 }
<a name="l00166"></a>00166 <span class="preprocessor">#else</span>
<a name="l00167"></a><a class="code" href="cvmx-pci-defs_8h.html#a1e19447925324e87ae752bf25f4d0cf3">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG07 (0x000000000000001Cull)</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG08 CVMX_PCI_CFG08_FUNC()</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG08_FUNC(<span class="keywordtype">void</span>)
<a name="l00172"></a>00172 {
<a name="l00173"></a>00173     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00174"></a>00174         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG08 not supported on this chip\n&quot;</span>);
<a name="l00175"></a>00175     <span class="keywordflow">return</span> 0x0000000000000020ull;
<a name="l00176"></a>00176 }
<a name="l00177"></a>00177 <span class="preprocessor">#else</span>
<a name="l00178"></a><a class="code" href="cvmx-pci-defs_8h.html#a17fcac8844aff56434220487e9a64fbb">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG08 (0x0000000000000020ull)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG09 CVMX_PCI_CFG09_FUNC()</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG09_FUNC(<span class="keywordtype">void</span>)
<a name="l00183"></a>00183 {
<a name="l00184"></a>00184     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00185"></a>00185         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG09 not supported on this chip\n&quot;</span>);
<a name="l00186"></a>00186     <span class="keywordflow">return</span> 0x0000000000000024ull;
<a name="l00187"></a>00187 }
<a name="l00188"></a>00188 <span class="preprocessor">#else</span>
<a name="l00189"></a><a class="code" href="cvmx-pci-defs_8h.html#abd551d4c9d9dea27fd68a5a04a32bdc2">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG09 (0x0000000000000024ull)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG10 CVMX_PCI_CFG10_FUNC()</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG10_FUNC(<span class="keywordtype">void</span>)
<a name="l00194"></a>00194 {
<a name="l00195"></a>00195     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00196"></a>00196         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG10 not supported on this chip\n&quot;</span>);
<a name="l00197"></a>00197     <span class="keywordflow">return</span> 0x0000000000000028ull;
<a name="l00198"></a>00198 }
<a name="l00199"></a>00199 <span class="preprocessor">#else</span>
<a name="l00200"></a><a class="code" href="cvmx-pci-defs_8h.html#a989beacc5071b72ab83226e72ca3b767">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG10 (0x0000000000000028ull)</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG11 CVMX_PCI_CFG11_FUNC()</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG11_FUNC(<span class="keywordtype">void</span>)
<a name="l00205"></a>00205 {
<a name="l00206"></a>00206     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00207"></a>00207         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG11 not supported on this chip\n&quot;</span>);
<a name="l00208"></a>00208     <span class="keywordflow">return</span> 0x000000000000002Cull;
<a name="l00209"></a>00209 }
<a name="l00210"></a>00210 <span class="preprocessor">#else</span>
<a name="l00211"></a><a class="code" href="cvmx-pci-defs_8h.html#a6cc76dc484fdf8122af85bc55b75ec98">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG11 (0x000000000000002Cull)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG12 CVMX_PCI_CFG12_FUNC()</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG12_FUNC(<span class="keywordtype">void</span>)
<a name="l00216"></a>00216 {
<a name="l00217"></a>00217     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00218"></a>00218         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG12 not supported on this chip\n&quot;</span>);
<a name="l00219"></a>00219     <span class="keywordflow">return</span> 0x0000000000000030ull;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 <span class="preprocessor">#else</span>
<a name="l00222"></a><a class="code" href="cvmx-pci-defs_8h.html#a9f286f8104c59044f6a11d0feabc5b47">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG12 (0x0000000000000030ull)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG13 CVMX_PCI_CFG13_FUNC()</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG13_FUNC(<span class="keywordtype">void</span>)
<a name="l00227"></a>00227 {
<a name="l00228"></a>00228     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00229"></a>00229         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG13 not supported on this chip\n&quot;</span>);
<a name="l00230"></a>00230     <span class="keywordflow">return</span> 0x0000000000000034ull;
<a name="l00231"></a>00231 }
<a name="l00232"></a>00232 <span class="preprocessor">#else</span>
<a name="l00233"></a><a class="code" href="cvmx-pci-defs_8h.html#a6d2ec5237c784885771b82ad61d431ac">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG13 (0x0000000000000034ull)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG15 CVMX_PCI_CFG15_FUNC()</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG15_FUNC(<span class="keywordtype">void</span>)
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00240"></a>00240         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG15 not supported on this chip\n&quot;</span>);
<a name="l00241"></a>00241     <span class="keywordflow">return</span> 0x000000000000003Cull;
<a name="l00242"></a>00242 }
<a name="l00243"></a>00243 <span class="preprocessor">#else</span>
<a name="l00244"></a><a class="code" href="cvmx-pci-defs_8h.html#a1656ca6e8995066d4ec0b318f0b597f0">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG15 (0x000000000000003Cull)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG16 CVMX_PCI_CFG16_FUNC()</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG16_FUNC(<span class="keywordtype">void</span>)
<a name="l00249"></a>00249 {
<a name="l00250"></a>00250     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00251"></a>00251         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG16 not supported on this chip\n&quot;</span>);
<a name="l00252"></a>00252     <span class="keywordflow">return</span> 0x0000000000000040ull;
<a name="l00253"></a>00253 }
<a name="l00254"></a>00254 <span class="preprocessor">#else</span>
<a name="l00255"></a><a class="code" href="cvmx-pci-defs_8h.html#ac8278cb3fa8f9ff506f01936b48a0a0c">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG16 (0x0000000000000040ull)</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG17 CVMX_PCI_CFG17_FUNC()</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG17_FUNC(<span class="keywordtype">void</span>)
<a name="l00260"></a>00260 {
<a name="l00261"></a>00261     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00262"></a>00262         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG17 not supported on this chip\n&quot;</span>);
<a name="l00263"></a>00263     <span class="keywordflow">return</span> 0x0000000000000044ull;
<a name="l00264"></a>00264 }
<a name="l00265"></a>00265 <span class="preprocessor">#else</span>
<a name="l00266"></a><a class="code" href="cvmx-pci-defs_8h.html#ab6ed42d2ef5846c55c26c1739d7a7365">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG17 (0x0000000000000044ull)</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG18 CVMX_PCI_CFG18_FUNC()</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG18_FUNC(<span class="keywordtype">void</span>)
<a name="l00271"></a>00271 {
<a name="l00272"></a>00272     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00273"></a>00273         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG18 not supported on this chip\n&quot;</span>);
<a name="l00274"></a>00274     <span class="keywordflow">return</span> 0x0000000000000048ull;
<a name="l00275"></a>00275 }
<a name="l00276"></a>00276 <span class="preprocessor">#else</span>
<a name="l00277"></a><a class="code" href="cvmx-pci-defs_8h.html#af11053e9d1d717e4d7632003d2bd4aab">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG18 (0x0000000000000048ull)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG19 CVMX_PCI_CFG19_FUNC()</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG19_FUNC(<span class="keywordtype">void</span>)
<a name="l00282"></a>00282 {
<a name="l00283"></a>00283     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00284"></a>00284         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG19 not supported on this chip\n&quot;</span>);
<a name="l00285"></a>00285     <span class="keywordflow">return</span> 0x000000000000004Cull;
<a name="l00286"></a>00286 }
<a name="l00287"></a>00287 <span class="preprocessor">#else</span>
<a name="l00288"></a><a class="code" href="cvmx-pci-defs_8h.html#aaadfe66a60b887a6c9188a493fc29816">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG19 (0x000000000000004Cull)</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG20 CVMX_PCI_CFG20_FUNC()</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG20_FUNC(<span class="keywordtype">void</span>)
<a name="l00293"></a>00293 {
<a name="l00294"></a>00294     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00295"></a>00295         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG20 not supported on this chip\n&quot;</span>);
<a name="l00296"></a>00296     <span class="keywordflow">return</span> 0x0000000000000050ull;
<a name="l00297"></a>00297 }
<a name="l00298"></a>00298 <span class="preprocessor">#else</span>
<a name="l00299"></a><a class="code" href="cvmx-pci-defs_8h.html#acd4467d9a9edf8eb9f13da7509ebccc7">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG20 (0x0000000000000050ull)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG21 CVMX_PCI_CFG21_FUNC()</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG21_FUNC(<span class="keywordtype">void</span>)
<a name="l00304"></a>00304 {
<a name="l00305"></a>00305     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00306"></a>00306         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG21 not supported on this chip\n&quot;</span>);
<a name="l00307"></a>00307     <span class="keywordflow">return</span> 0x0000000000000054ull;
<a name="l00308"></a>00308 }
<a name="l00309"></a>00309 <span class="preprocessor">#else</span>
<a name="l00310"></a><a class="code" href="cvmx-pci-defs_8h.html#a7d9b55e9e1e663993a0fc36da87c0c70">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG21 (0x0000000000000054ull)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG22 CVMX_PCI_CFG22_FUNC()</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG22_FUNC(<span class="keywordtype">void</span>)
<a name="l00315"></a>00315 {
<a name="l00316"></a>00316     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00317"></a>00317         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG22 not supported on this chip\n&quot;</span>);
<a name="l00318"></a>00318     <span class="keywordflow">return</span> 0x0000000000000058ull;
<a name="l00319"></a>00319 }
<a name="l00320"></a>00320 <span class="preprocessor">#else</span>
<a name="l00321"></a><a class="code" href="cvmx-pci-defs_8h.html#a2eaac91d2a4be1e0fe1d35d7f0c9a567">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG22 (0x0000000000000058ull)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG56 CVMX_PCI_CFG56_FUNC()</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG56_FUNC(<span class="keywordtype">void</span>)
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00328"></a>00328         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG56 not supported on this chip\n&quot;</span>);
<a name="l00329"></a>00329     <span class="keywordflow">return</span> 0x00000000000000E0ull;
<a name="l00330"></a>00330 }
<a name="l00331"></a>00331 <span class="preprocessor">#else</span>
<a name="l00332"></a><a class="code" href="cvmx-pci-defs_8h.html#ab66524ccd12a100480788739a782dd3b">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG56 (0x00000000000000E0ull)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG57 CVMX_PCI_CFG57_FUNC()</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG57_FUNC(<span class="keywordtype">void</span>)
<a name="l00337"></a>00337 {
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00339"></a>00339         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG57 not supported on this chip\n&quot;</span>);
<a name="l00340"></a>00340     <span class="keywordflow">return</span> 0x00000000000000E4ull;
<a name="l00341"></a>00341 }
<a name="l00342"></a>00342 <span class="preprocessor">#else</span>
<a name="l00343"></a><a class="code" href="cvmx-pci-defs_8h.html#a670f0ced59ba58d48d39edf32bce2dea">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG57 (0x00000000000000E4ull)</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG58 CVMX_PCI_CFG58_FUNC()</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG58_FUNC(<span class="keywordtype">void</span>)
<a name="l00348"></a>00348 {
<a name="l00349"></a>00349     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00350"></a>00350         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG58 not supported on this chip\n&quot;</span>);
<a name="l00351"></a>00351     <span class="keywordflow">return</span> 0x00000000000000E8ull;
<a name="l00352"></a>00352 }
<a name="l00353"></a>00353 <span class="preprocessor">#else</span>
<a name="l00354"></a><a class="code" href="cvmx-pci-defs_8h.html#a2a68516280f8aa4d2ffe7eedacfa6198">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG58 (0x00000000000000E8ull)</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG59 CVMX_PCI_CFG59_FUNC()</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG59_FUNC(<span class="keywordtype">void</span>)
<a name="l00359"></a>00359 {
<a name="l00360"></a>00360     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00361"></a>00361         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG59 not supported on this chip\n&quot;</span>);
<a name="l00362"></a>00362     <span class="keywordflow">return</span> 0x00000000000000ECull;
<a name="l00363"></a>00363 }
<a name="l00364"></a>00364 <span class="preprocessor">#else</span>
<a name="l00365"></a><a class="code" href="cvmx-pci-defs_8h.html#af8334bc4addc3d9856cb54764c3733ac">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG59 (0x00000000000000ECull)</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG60 CVMX_PCI_CFG60_FUNC()</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG60_FUNC(<span class="keywordtype">void</span>)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00372"></a>00372         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG60 not supported on this chip\n&quot;</span>);
<a name="l00373"></a>00373     <span class="keywordflow">return</span> 0x00000000000000F0ull;
<a name="l00374"></a>00374 }
<a name="l00375"></a>00375 <span class="preprocessor">#else</span>
<a name="l00376"></a><a class="code" href="cvmx-pci-defs_8h.html#aa38faef550b65d8928c748ec45871cdf">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG60 (0x00000000000000F0ull)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG61 CVMX_PCI_CFG61_FUNC()</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG61_FUNC(<span class="keywordtype">void</span>)
<a name="l00381"></a>00381 {
<a name="l00382"></a>00382     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00383"></a>00383         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG61 not supported on this chip\n&quot;</span>);
<a name="l00384"></a>00384     <span class="keywordflow">return</span> 0x00000000000000F4ull;
<a name="l00385"></a>00385 }
<a name="l00386"></a>00386 <span class="preprocessor">#else</span>
<a name="l00387"></a><a class="code" href="cvmx-pci-defs_8h.html#a726f9fd51806700d2d7b2d08c4e1fa7f">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG61 (0x00000000000000F4ull)</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG62 CVMX_PCI_CFG62_FUNC()</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG62_FUNC(<span class="keywordtype">void</span>)
<a name="l00392"></a>00392 {
<a name="l00393"></a>00393     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00394"></a>00394         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG62 not supported on this chip\n&quot;</span>);
<a name="l00395"></a>00395     <span class="keywordflow">return</span> 0x00000000000000F8ull;
<a name="l00396"></a>00396 }
<a name="l00397"></a>00397 <span class="preprocessor">#else</span>
<a name="l00398"></a><a class="code" href="cvmx-pci-defs_8h.html#a58e81bc4fcb9d0f0cd790dc994ad4f4a">00398</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG62 (0x00000000000000F8ull)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG63 CVMX_PCI_CFG63_FUNC()</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CFG63_FUNC(<span class="keywordtype">void</span>)
<a name="l00403"></a>00403 {
<a name="l00404"></a>00404     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00405"></a>00405         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CFG63 not supported on this chip\n&quot;</span>);
<a name="l00406"></a>00406     <span class="keywordflow">return</span> 0x00000000000000FCull;
<a name="l00407"></a>00407 }
<a name="l00408"></a>00408 <span class="preprocessor">#else</span>
<a name="l00409"></a><a class="code" href="cvmx-pci-defs_8h.html#a45a53fd5e90fb283cf94c74b54694561">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CFG63 (0x00000000000000FCull)</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CNT_REG CVMX_PCI_CNT_REG_FUNC()</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CNT_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00414"></a>00414 {
<a name="l00415"></a>00415     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00416"></a>00416         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CNT_REG not supported on this chip\n&quot;</span>);
<a name="l00417"></a>00417     <span class="keywordflow">return</span> 0x00000000000001B8ull;
<a name="l00418"></a>00418 }
<a name="l00419"></a>00419 <span class="preprocessor">#else</span>
<a name="l00420"></a><a class="code" href="cvmx-pci-defs_8h.html#a022ae10cb1ba2452beca5c86f11a33fa">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CNT_REG (0x00000000000001B8ull)</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CTL_STATUS_2 CVMX_PCI_CTL_STATUS_2_FUNC()</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_CTL_STATUS_2_FUNC(<span class="keywordtype">void</span>)
<a name="l00425"></a>00425 {
<a name="l00426"></a>00426     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00427"></a>00427         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_CTL_STATUS_2 not supported on this chip\n&quot;</span>);
<a name="l00428"></a>00428     <span class="keywordflow">return</span> 0x000000000000018Cull;
<a name="l00429"></a>00429 }
<a name="l00430"></a>00430 <span class="preprocessor">#else</span>
<a name="l00431"></a><a class="code" href="cvmx-pci-defs_8h.html#a858652d89e738945364f2e7cf84dcfc2">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_CTL_STATUS_2 (0x000000000000018Cull)</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#ad0ab885832a3abd19e2efd002fde851b">CVMX_PCI_DBELL_X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00435"></a>00435 {
<a name="l00436"></a>00436     <span class="keywordflow">if</span> (!(
<a name="l00437"></a>00437           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00438"></a>00438           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00439"></a>00439           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00440"></a>00440           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00441"></a>00441           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00442"></a>00442         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_DBELL_X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00443"></a>00443     <span class="keywordflow">return</span> 0x0000000000000080ull + ((offset) &amp; 3) * 8;
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 <span class="preprocessor">#else</span>
<a name="l00446"></a><a class="code" href="cvmx-pci-defs_8h.html#ad0ab885832a3abd19e2efd002fde851b">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DBELL_X(offset) (0x0000000000000080ull + ((offset) &amp; 3) * 8)</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00448"></a><a class="code" href="cvmx-pci-defs_8h.html#a8ec7a926d1656fba55b4a1e8ad2e5ec2">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_CNT0 CVMX_PCI_DMA_CNTX(0)</span>
<a name="l00449"></a><a class="code" href="cvmx-pci-defs_8h.html#a6be934a8952cbd9f55cf5fa7e3fe3af7">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_CNT1 CVMX_PCI_DMA_CNTX(1)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#ae9786a863c0fbdd8ee20ac0acfe7bdca">CVMX_PCI_DMA_CNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00452"></a>00452 {
<a name="l00453"></a>00453     <span class="keywordflow">if</span> (!(
<a name="l00454"></a>00454           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00456"></a>00456           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00457"></a>00457           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00458"></a>00458           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00459"></a>00459         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_DMA_CNTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00460"></a>00460     <span class="keywordflow">return</span> 0x00000000000000A0ull + ((offset) &amp; 1) * 8;
<a name="l00461"></a>00461 }
<a name="l00462"></a>00462 <span class="preprocessor">#else</span>
<a name="l00463"></a><a class="code" href="cvmx-pci-defs_8h.html#ae9786a863c0fbdd8ee20ac0acfe7bdca">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_CNTX(offset) (0x00000000000000A0ull + ((offset) &amp; 1) * 8)</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00465"></a><a class="code" href="cvmx-pci-defs_8h.html#adca352e4dbbb3a03b7d5bf92e327c3e9">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_INT_LEV0 CVMX_PCI_DMA_INT_LEVX(0)</span>
<a name="l00466"></a><a class="code" href="cvmx-pci-defs_8h.html#a5cd9ce716f9218017dd6180c48156d10">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_INT_LEV1 CVMX_PCI_DMA_INT_LEVX(1)</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#a37d5529980a9c5fbacb96d5bf72cd25a">CVMX_PCI_DMA_INT_LEVX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00469"></a>00469 {
<a name="l00470"></a>00470     <span class="keywordflow">if</span> (!(
<a name="l00471"></a>00471           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00472"></a>00472           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00473"></a>00473           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00474"></a>00474           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00475"></a>00475           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00476"></a>00476         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_DMA_INT_LEVX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00477"></a>00477     <span class="keywordflow">return</span> 0x00000000000000A4ull + ((offset) &amp; 1) * 8;
<a name="l00478"></a>00478 }
<a name="l00479"></a>00479 <span class="preprocessor">#else</span>
<a name="l00480"></a><a class="code" href="cvmx-pci-defs_8h.html#a37d5529980a9c5fbacb96d5bf72cd25a">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_INT_LEVX(offset) (0x00000000000000A4ull + ((offset) &amp; 1) * 8)</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00482"></a><a class="code" href="cvmx-pci-defs_8h.html#a7057540528baf5110379711353d3e62a">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_TIME0 CVMX_PCI_DMA_TIMEX(0)</span>
<a name="l00483"></a><a class="code" href="cvmx-pci-defs_8h.html#a70e1f1bf2a4515ab457476a758662f0e">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_TIME1 CVMX_PCI_DMA_TIMEX(1)</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#a907439c8c5090d5fda0ea6ffd7fa8d1d">CVMX_PCI_DMA_TIMEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00489"></a>00489           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00490"></a>00490           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00491"></a>00491           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00492"></a>00492           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00493"></a>00493         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_DMA_TIMEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00494"></a>00494     <span class="keywordflow">return</span> 0x00000000000000B0ull + ((offset) &amp; 1) * 4;
<a name="l00495"></a>00495 }
<a name="l00496"></a>00496 <span class="preprocessor">#else</span>
<a name="l00497"></a><a class="code" href="cvmx-pci-defs_8h.html#a907439c8c5090d5fda0ea6ffd7fa8d1d">00497</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_DMA_TIMEX(offset) (0x00000000000000B0ull + ((offset) &amp; 1) * 4)</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00499"></a><a class="code" href="cvmx-pci-defs_8h.html#ac53fea27875723b765a3316c2a4a37ac">00499</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INSTR_COUNT0 CVMX_PCI_INSTR_COUNTX(0)</span>
<a name="l00500"></a><a class="code" href="cvmx-pci-defs_8h.html#a620357c7d837a9971c4c740f744152cf">00500</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INSTR_COUNT1 CVMX_PCI_INSTR_COUNTX(1)</span>
<a name="l00501"></a><a class="code" href="cvmx-pci-defs_8h.html#a6e8253f91909a267cad84cf6f6c0a03f">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INSTR_COUNT2 CVMX_PCI_INSTR_COUNTX(2)</span>
<a name="l00502"></a><a class="code" href="cvmx-pci-defs_8h.html#a595096da208b7e554ac44e79d3c8cb31">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INSTR_COUNT3 CVMX_PCI_INSTR_COUNTX(3)</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#a30fab5a24058f763615ae7a2556aba29">CVMX_PCI_INSTR_COUNTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00505"></a>00505 {
<a name="l00506"></a>00506     <span class="keywordflow">if</span> (!(
<a name="l00507"></a>00507           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00508"></a>00508           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00509"></a>00509           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00511"></a>00511           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00512"></a>00512         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_INSTR_COUNTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00513"></a>00513     <span class="keywordflow">return</span> 0x0000000000000084ull + ((offset) &amp; 3) * 8;
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 <span class="preprocessor">#else</span>
<a name="l00516"></a><a class="code" href="cvmx-pci-defs_8h.html#a30fab5a24058f763615ae7a2556aba29">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INSTR_COUNTX(offset) (0x0000000000000084ull + ((offset) &amp; 3) * 8)</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_ENB CVMX_PCI_INT_ENB_FUNC()</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_INT_ENB_FUNC(<span class="keywordtype">void</span>)
<a name="l00521"></a>00521 {
<a name="l00522"></a>00522     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00523"></a>00523         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_INT_ENB not supported on this chip\n&quot;</span>);
<a name="l00524"></a>00524     <span class="keywordflow">return</span> 0x0000000000000038ull;
<a name="l00525"></a>00525 }
<a name="l00526"></a>00526 <span class="preprocessor">#else</span>
<a name="l00527"></a><a class="code" href="cvmx-pci-defs_8h.html#ab84d5c9bb907857249727a1628cbc052">00527</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_ENB (0x0000000000000038ull)</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_ENB2 CVMX_PCI_INT_ENB2_FUNC()</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_INT_ENB2_FUNC(<span class="keywordtype">void</span>)
<a name="l00532"></a>00532 {
<a name="l00533"></a>00533     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00534"></a>00534         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_INT_ENB2 not supported on this chip\n&quot;</span>);
<a name="l00535"></a>00535     <span class="keywordflow">return</span> 0x00000000000001A0ull;
<a name="l00536"></a>00536 }
<a name="l00537"></a>00537 <span class="preprocessor">#else</span>
<a name="l00538"></a><a class="code" href="cvmx-pci-defs_8h.html#aca23d5a93857d8d0170827be076ace1e">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_ENB2 (0x00000000000001A0ull)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_SUM CVMX_PCI_INT_SUM_FUNC()</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00543"></a>00543 {
<a name="l00544"></a>00544     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00545"></a>00545         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00546"></a>00546     <span class="keywordflow">return</span> 0x0000000000000030ull;
<a name="l00547"></a>00547 }
<a name="l00548"></a>00548 <span class="preprocessor">#else</span>
<a name="l00549"></a><a class="code" href="cvmx-pci-defs_8h.html#af1b928b3559a2ba07809458ad647db81">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_SUM (0x0000000000000030ull)</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_SUM2 CVMX_PCI_INT_SUM2_FUNC()</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_INT_SUM2_FUNC(<span class="keywordtype">void</span>)
<a name="l00554"></a>00554 {
<a name="l00555"></a>00555     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00556"></a>00556         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_INT_SUM2 not supported on this chip\n&quot;</span>);
<a name="l00557"></a>00557     <span class="keywordflow">return</span> 0x0000000000000198ull;
<a name="l00558"></a>00558 }
<a name="l00559"></a>00559 <span class="preprocessor">#else</span>
<a name="l00560"></a><a class="code" href="cvmx-pci-defs_8h.html#aa19469f1a17cb148a4b3f55aba1ae77b">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_INT_SUM2 (0x0000000000000198ull)</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_MSI_RCV CVMX_PCI_MSI_RCV_FUNC()</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_MSI_RCV_FUNC(<span class="keywordtype">void</span>)
<a name="l00565"></a>00565 {
<a name="l00566"></a>00566     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00567"></a>00567         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_MSI_RCV not supported on this chip\n&quot;</span>);
<a name="l00568"></a>00568     <span class="keywordflow">return</span> 0x00000000000000F0ull;
<a name="l00569"></a>00569 }
<a name="l00570"></a>00570 <span class="preprocessor">#else</span>
<a name="l00571"></a><a class="code" href="cvmx-pci-defs_8h.html#a984bb8280ea5d25230b7cdc32e8f2411">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_MSI_RCV (0x00000000000000F0ull)</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00573"></a><a class="code" href="cvmx-pci-defs_8h.html#ab533e8f0443eff58b90eb7df5adf0d99">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT0 CVMX_PCI_PKTS_SENTX(0)</span>
<a name="l00574"></a><a class="code" href="cvmx-pci-defs_8h.html#a52b51172aa6b8885fe9fffa321c294bd">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT1 CVMX_PCI_PKTS_SENTX(1)</span>
<a name="l00575"></a><a class="code" href="cvmx-pci-defs_8h.html#a86721f8c0b71c5d5d375bbcf7a2888e1">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT2 CVMX_PCI_PKTS_SENTX(2)</span>
<a name="l00576"></a><a class="code" href="cvmx-pci-defs_8h.html#abe6d19e64432365bdbfad61f92051319">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT3 CVMX_PCI_PKTS_SENTX(3)</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#ae65aa348e9c209f9fc413487143ca6a1">CVMX_PCI_PKTS_SENTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00579"></a>00579 {
<a name="l00580"></a>00580     <span class="keywordflow">if</span> (!(
<a name="l00581"></a>00581           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00582"></a>00582           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00583"></a>00583           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00584"></a>00584           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00585"></a>00585           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00586"></a>00586         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_PKTS_SENTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00587"></a>00587     <span class="keywordflow">return</span> 0x0000000000000040ull + ((offset) &amp; 3) * 16;
<a name="l00588"></a>00588 }
<a name="l00589"></a>00589 <span class="preprocessor">#else</span>
<a name="l00590"></a><a class="code" href="cvmx-pci-defs_8h.html#ae65aa348e9c209f9fc413487143ca6a1">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENTX(offset) (0x0000000000000040ull + ((offset) &amp; 3) * 16)</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00592"></a><a class="code" href="cvmx-pci-defs_8h.html#adbc1c16b486c635eab7f0ee8bf11e20a">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_INT_LEV0 CVMX_PCI_PKTS_SENT_INT_LEVX(0)</span>
<a name="l00593"></a><a class="code" href="cvmx-pci-defs_8h.html#a18d51c8630eab21b6206f4bcbf329efa">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_INT_LEV1 CVMX_PCI_PKTS_SENT_INT_LEVX(1)</span>
<a name="l00594"></a><a class="code" href="cvmx-pci-defs_8h.html#a6f2c3edf22b3f2c66a6fcc12afeea439">00594</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_INT_LEV2 CVMX_PCI_PKTS_SENT_INT_LEVX(2)</span>
<a name="l00595"></a><a class="code" href="cvmx-pci-defs_8h.html#ab97afec8d155832b3e454e6c0c2d1d32">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_INT_LEV3 CVMX_PCI_PKTS_SENT_INT_LEVX(3)</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#a128e659fe3a82fae97ff614db5ff2817">CVMX_PCI_PKTS_SENT_INT_LEVX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00598"></a>00598 {
<a name="l00599"></a>00599     <span class="keywordflow">if</span> (!(
<a name="l00600"></a>00600           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00601"></a>00601           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00602"></a>00602           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00603"></a>00603           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00604"></a>00604           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00605"></a>00605         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_PKTS_SENT_INT_LEVX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00606"></a>00606     <span class="keywordflow">return</span> 0x0000000000000048ull + ((offset) &amp; 3) * 16;
<a name="l00607"></a>00607 }
<a name="l00608"></a>00608 <span class="preprocessor">#else</span>
<a name="l00609"></a><a class="code" href="cvmx-pci-defs_8h.html#a128e659fe3a82fae97ff614db5ff2817">00609</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_INT_LEVX(offset) (0x0000000000000048ull + ((offset) &amp; 3) * 16)</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00611"></a><a class="code" href="cvmx-pci-defs_8h.html#a03d36531e60923366db5408782e48061">00611</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_TIME0 CVMX_PCI_PKTS_SENT_TIMEX(0)</span>
<a name="l00612"></a><a class="code" href="cvmx-pci-defs_8h.html#aab3da96d4f639920557760a5df0213e0">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_TIME1 CVMX_PCI_PKTS_SENT_TIMEX(1)</span>
<a name="l00613"></a><a class="code" href="cvmx-pci-defs_8h.html#ad78a1df13b1d8ca073ed504f85e72b63">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_TIME2 CVMX_PCI_PKTS_SENT_TIMEX(2)</span>
<a name="l00614"></a><a class="code" href="cvmx-pci-defs_8h.html#abd1b9febe10c92b169d9e055837c9bd4">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_TIME3 CVMX_PCI_PKTS_SENT_TIMEX(3)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#a0fefe0557949409bd4acecd2d12534ed">CVMX_PCI_PKTS_SENT_TIMEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00617"></a>00617 {
<a name="l00618"></a>00618     <span class="keywordflow">if</span> (!(
<a name="l00619"></a>00619           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00621"></a>00621           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00622"></a>00622           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00623"></a>00623           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00624"></a>00624         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_PKTS_SENT_TIMEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00625"></a>00625     <span class="keywordflow">return</span> 0x000000000000004Cull + ((offset) &amp; 3) * 16;
<a name="l00626"></a>00626 }
<a name="l00627"></a>00627 <span class="preprocessor">#else</span>
<a name="l00628"></a><a class="code" href="cvmx-pci-defs_8h.html#a0fefe0557949409bd4acecd2d12534ed">00628</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKTS_SENT_TIMEX(offset) (0x000000000000004Cull + ((offset) &amp; 3) * 16)</span>
<a name="l00629"></a>00629 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00630"></a><a class="code" href="cvmx-pci-defs_8h.html#a703eb4586b05e389b90fc6b0662f1ae3">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKT_CREDITS0 CVMX_PCI_PKT_CREDITSX(0)</span>
<a name="l00631"></a><a class="code" href="cvmx-pci-defs_8h.html#a83fb5e2a7af7bd95af59d9ad76cc8ef2">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKT_CREDITS1 CVMX_PCI_PKT_CREDITSX(1)</span>
<a name="l00632"></a><a class="code" href="cvmx-pci-defs_8h.html#a8ba3a9ade303afdcf654985f7a25aea9">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKT_CREDITS2 CVMX_PCI_PKT_CREDITSX(2)</span>
<a name="l00633"></a><a class="code" href="cvmx-pci-defs_8h.html#a183dcbe621371b4c10477555a04f852a">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKT_CREDITS3 CVMX_PCI_PKT_CREDITSX(3)</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-pci-defs_8h.html#a53b34bda1570bbf028dfdc3f22cda88e">CVMX_PCI_PKT_CREDITSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00636"></a>00636 {
<a name="l00637"></a>00637     <span class="keywordflow">if</span> (!(
<a name="l00638"></a>00638           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00639"></a>00639           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00640"></a>00640           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a57cc1539d4ccd8a3f02cbae896921e7a">OCTEON_CN38XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00641"></a>00641           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_PKT_CREDITSX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> 0x0000000000000044ull + ((offset) &amp; 3) * 16;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-pci-defs_8h.html#a53b34bda1570bbf028dfdc3f22cda88e">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_PKT_CREDITSX(offset) (0x0000000000000044ull + ((offset) &amp; 3) * 16)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_CMD_6 CVMX_PCI_READ_CMD_6_FUNC()</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_READ_CMD_6_FUNC(<span class="keywordtype">void</span>)
<a name="l00652"></a>00652 {
<a name="l00653"></a>00653     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_READ_CMD_6 not supported on this chip\n&quot;</span>);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> 0x0000000000000180ull;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-pci-defs_8h.html#a6c8b2b0f2ce361c7e0f8c6eecdcbde08">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_CMD_6 (0x0000000000000180ull)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_CMD_C CVMX_PCI_READ_CMD_C_FUNC()</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_READ_CMD_C_FUNC(<span class="keywordtype">void</span>)
<a name="l00663"></a>00663 {
<a name="l00664"></a>00664     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_READ_CMD_C not supported on this chip\n&quot;</span>);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> 0x0000000000000184ull;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-pci-defs_8h.html#a9275a5bcf7a9b31e0e6683285995a2e1">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_CMD_C (0x0000000000000184ull)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_CMD_E CVMX_PCI_READ_CMD_E_FUNC()</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_READ_CMD_E_FUNC(<span class="keywordtype">void</span>)
<a name="l00674"></a>00674 {
<a name="l00675"></a>00675     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_READ_CMD_E not supported on this chip\n&quot;</span>);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> 0x0000000000000188ull;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-pci-defs_8h.html#a378762f8f03130e3c9ac83a770cdb0ce">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_CMD_E (0x0000000000000188ull)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_TIMEOUT CVMX_PCI_READ_TIMEOUT_FUNC()</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_READ_TIMEOUT_FUNC(<span class="keywordtype">void</span>)
<a name="l00685"></a>00685 {
<a name="l00686"></a>00686     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_READ_TIMEOUT not supported on this chip\n&quot;</span>);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011F00000000B0ull);
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-pci-defs_8h.html#a0caac76667e2cfddb6189f9f3ae8b56c">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_READ_TIMEOUT (CVMX_ADD_IO_SEG(0x00011F00000000B0ull))</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_SCM_REG CVMX_PCI_SCM_REG_FUNC()</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_SCM_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00696"></a>00696 {
<a name="l00697"></a>00697     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_SCM_REG not supported on this chip\n&quot;</span>);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> 0x00000000000001A8ull;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-pci-defs_8h.html#a988fb1007473d96f215fa9ac5d534a7e">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_SCM_REG (0x00000000000001A8ull)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_TSR_REG CVMX_PCI_TSR_REG_FUNC()</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_TSR_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00707"></a>00707 {
<a name="l00708"></a>00708     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_TSR_REG not supported on this chip\n&quot;</span>);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> 0x00000000000001B0ull;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-pci-defs_8h.html#ab3ac251e558bee8ea4641aed3f4833f1">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_TSR_REG (0x00000000000001B0ull)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_RD_ADDR CVMX_PCI_WIN_RD_ADDR_FUNC()</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_WIN_RD_ADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00718"></a>00718 {
<a name="l00719"></a>00719     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_WIN_RD_ADDR not supported on this chip\n&quot;</span>);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> 0x0000000000000008ull;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-pci-defs_8h.html#a7895a32100fefe08ffd2f19dad48b5b4">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_RD_ADDR (0x0000000000000008ull)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_RD_DATA CVMX_PCI_WIN_RD_DATA_FUNC()</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_WIN_RD_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l00729"></a>00729 {
<a name="l00730"></a>00730     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_WIN_RD_DATA not supported on this chip\n&quot;</span>);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> 0x0000000000000020ull;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-pci-defs_8h.html#ac87ab38cdba5c7c7764861dc04c7968e">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_RD_DATA (0x0000000000000020ull)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_WR_ADDR CVMX_PCI_WIN_WR_ADDR_FUNC()</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_WIN_WR_ADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00740"></a>00740 {
<a name="l00741"></a>00741     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_WIN_WR_ADDR not supported on this chip\n&quot;</span>);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> 0x0000000000000000ull;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-pci-defs_8h.html#affbb65467560c4835d012195d7765fb9">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_WR_ADDR (0x0000000000000000ull)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_WR_DATA CVMX_PCI_WIN_WR_DATA_FUNC()</span>
<a name="l00750"></a>00750 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_WIN_WR_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l00751"></a>00751 {
<a name="l00752"></a>00752     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_WIN_WR_DATA not supported on this chip\n&quot;</span>);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> 0x0000000000000010ull;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-pci-defs_8h.html#a86ca37b4e206b6b26c4ec6c4b375d31b">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_WR_DATA (0x0000000000000010ull)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_WR_MASK CVMX_PCI_WIN_WR_MASK_FUNC()</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_PCI_WIN_WR_MASK_FUNC(<span class="keywordtype">void</span>)
<a name="l00762"></a>00762 {
<a name="l00763"></a>00763     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a4e8297b6be2fa01a8987700ded3ebfba">OCTEON_CN3XXX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1dcb35dfe2470e48d615523821a80fe0">OCTEON_CN58XX</a>)))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_PCI_WIN_WR_MASK not supported on this chip\n&quot;</span>);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> 0x0000000000000018ull;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-pci-defs_8h.html#a4f9145926397d1e35e1926831adb9969">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_PCI_WIN_WR_MASK (0x0000000000000018ull)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00771"></a>00771 <span class="comment">/**</span>
<a name="l00772"></a>00772 <span class="comment"> * cvmx_pci_bar1_index#</span>
<a name="l00773"></a>00773 <span class="comment"> *</span>
<a name="l00774"></a>00774 <span class="comment"> * PCI_BAR1_INDEXX = PCI IndexX Register</span>
<a name="l00775"></a>00775 <span class="comment"> *</span>
<a name="l00776"></a>00776 <span class="comment"> * Contains address index and control bits for access to memory ranges of Bar-1,</span>
<a name="l00777"></a>00777 <span class="comment"> * when PCI supplied address-bits [26:22] == X.</span>
<a name="l00778"></a>00778 <span class="comment"> */</span>
<a name="l00779"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html">00779</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__bar1__indexx.html" title="cvmx_pci_bar1_index#">cvmx_pci_bar1_indexx</a> {
<a name="l00780"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#aa75f2cc3d49c3af51e49b2f3fa18584d">00780</a>     uint32_t <a class="code" href="unioncvmx__pci__bar1__indexx.html#aa75f2cc3d49c3af51e49b2f3fa18584d">u32</a>;
<a name="l00781"></a><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">00781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a> {
<a name="l00782"></a>00782 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#ad30f8c09b366bfed98d9ddced279f2ab">reserved_18_31</a>               : 14;
<a name="l00784"></a>00784     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a421422ca68e117cf27cbb336e5730945">addr_idx</a>                     : 14; <span class="comment">/**&lt; Address bits [35:22] sent to L2C */</span>
<a name="l00785"></a>00785     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a99100e4b4695ef44c36c3c923d9a31c4">ca</a>                           : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when access is not to be cached in L2. */</span>
<a name="l00786"></a>00786     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a0a69a5f0b96182a4aaf20c70af910113">end_swp</a>                      : 2;  <span class="comment">/**&lt; Endian Swap Mode */</span>
<a name="l00787"></a>00787     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a8193bb2bf0960c367b048266cd7a5237">addr_v</a>                       : 1;  <span class="comment">/**&lt; Set &apos;1&apos; when the selected address range is valid. */</span>
<a name="l00788"></a>00788 <span class="preprocessor">#else</span>
<a name="l00789"></a><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a8193bb2bf0960c367b048266cd7a5237">00789</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a8193bb2bf0960c367b048266cd7a5237">addr_v</a>                       : 1;
<a name="l00790"></a><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a0a69a5f0b96182a4aaf20c70af910113">00790</a>     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a0a69a5f0b96182a4aaf20c70af910113">end_swp</a>                      : 2;
<a name="l00791"></a><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a99100e4b4695ef44c36c3c923d9a31c4">00791</a>     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a99100e4b4695ef44c36c3c923d9a31c4">ca</a>                           : 1;
<a name="l00792"></a><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a421422ca68e117cf27cbb336e5730945">00792</a>     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#a421422ca68e117cf27cbb336e5730945">addr_idx</a>                     : 14;
<a name="l00793"></a><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#ad30f8c09b366bfed98d9ddced279f2ab">00793</a>     uint32_t <a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html#ad30f8c09b366bfed98d9ddced279f2ab">reserved_18_31</a>               : 14;
<a name="l00794"></a>00794 <span class="preprocessor">#endif</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__bar1__indexx.html#abe49713238c0ebf27bb8d5c0b7f31d33">s</a>;
<a name="l00796"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#a37502e86510ae11a30098aeaf0c650d1">00796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a>         <a class="code" href="unioncvmx__pci__bar1__indexx.html#a37502e86510ae11a30098aeaf0c650d1">cn30xx</a>;
<a name="l00797"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#a296497db26f79371df8d2b2b2cf40dfb">00797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a>         <a class="code" href="unioncvmx__pci__bar1__indexx.html#a296497db26f79371df8d2b2b2cf40dfb">cn31xx</a>;
<a name="l00798"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#a7d79908121cfb7764aa32a3ee079ac60">00798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a>         <a class="code" href="unioncvmx__pci__bar1__indexx.html#a7d79908121cfb7764aa32a3ee079ac60">cn38xx</a>;
<a name="l00799"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#a105602d68f273bd168c5c717aced7d7f">00799</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a>         <a class="code" href="unioncvmx__pci__bar1__indexx.html#a105602d68f273bd168c5c717aced7d7f">cn38xxp2</a>;
<a name="l00800"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#acaf2856ea0e504efe2cb18e2973f297d">00800</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a>         <a class="code" href="unioncvmx__pci__bar1__indexx.html#acaf2856ea0e504efe2cb18e2973f297d">cn50xx</a>;
<a name="l00801"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#a451e89015f07ab9f6515d7bad67d4e97">00801</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a>         <a class="code" href="unioncvmx__pci__bar1__indexx.html#a451e89015f07ab9f6515d7bad67d4e97">cn58xx</a>;
<a name="l00802"></a><a class="code" href="unioncvmx__pci__bar1__indexx.html#ae835595a485e25a3bd9e20a1ea92a02b">00802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bar1__indexx_1_1cvmx__pci__bar1__indexx__s.html">cvmx_pci_bar1_indexx_s</a>         <a class="code" href="unioncvmx__pci__bar1__indexx.html#ae835595a485e25a3bd9e20a1ea92a02b">cn58xxp1</a>;
<a name="l00803"></a>00803 };
<a name="l00804"></a><a class="code" href="cvmx-pci-defs_8h.html#a33ecf2316b524bfa78a3faab9698a8fa">00804</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__bar1__indexx.html" title="cvmx_pci_bar1_index#">cvmx_pci_bar1_indexx</a> <a class="code" href="unioncvmx__pci__bar1__indexx.html" title="cvmx_pci_bar1_index#">cvmx_pci_bar1_indexx_t</a>;
<a name="l00805"></a>00805 <span class="comment"></span>
<a name="l00806"></a>00806 <span class="comment">/**</span>
<a name="l00807"></a>00807 <span class="comment"> * cvmx_pci_bist_reg</span>
<a name="l00808"></a>00808 <span class="comment"> *</span>
<a name="l00809"></a>00809 <span class="comment"> * PCI_BIST_REG = PCI PNI BIST Status Register</span>
<a name="l00810"></a>00810 <span class="comment"> *</span>
<a name="l00811"></a>00811 <span class="comment"> * Contains the bist results for the PNI memories.</span>
<a name="l00812"></a>00812 <span class="comment"> */</span>
<a name="l00813"></a><a class="code" href="unioncvmx__pci__bist__reg.html">00813</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__bist__reg.html" title="cvmx_pci_bist_reg">cvmx_pci_bist_reg</a> {
<a name="l00814"></a><a class="code" href="unioncvmx__pci__bist__reg.html#add236249e0a82f89b9665aaf683e6fc8">00814</a>     uint64_t <a class="code" href="unioncvmx__pci__bist__reg.html#add236249e0a82f89b9665aaf683e6fc8">u64</a>;
<a name="l00815"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html">00815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html">cvmx_pci_bist_reg_s</a> {
<a name="l00816"></a>00816 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#aaac9df326947841d0c1c511c072d99f0">reserved_10_63</a>               : 54;
<a name="l00818"></a>00818     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a1172d672aeed01077ac02c43e0fbba5a">rsp_bs</a>                       : 1;  <span class="comment">/**&lt; Bist Status For b12_rsp_fifo_bist</span>
<a name="l00819"></a>00819 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00820"></a>00820 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00821"></a>00821 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00822"></a>00822 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00823"></a>00823     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a2e05dc7081bf12fe14f0b34834e58cb7">dma0_bs</a>                      : 1;  <span class="comment">/**&lt; Bist Status For dmao_count</span>
<a name="l00824"></a>00824 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00825"></a>00825 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00826"></a>00826 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00827"></a>00827 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00828"></a>00828     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#acf6298c47319d454f7566c935f34aab8">cmd0_bs</a>                      : 1;  <span class="comment">/**&lt; Bist Status For npi_cmd0_pni_am0</span>
<a name="l00829"></a>00829 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00830"></a>00830 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00831"></a>00831 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00832"></a>00832 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00833"></a>00833     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a802a427673861020afdeb27b30d562a2">cmd_bs</a>                       : 1;  <span class="comment">/**&lt; Bist Status For npi_cmd_pni_am1</span>
<a name="l00834"></a>00834 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00835"></a>00835 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00836"></a>00836 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00837"></a>00837 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00838"></a>00838     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a37f060bd8f7f34b2c9c80192d56a4ed3">csr2p_bs</a>                     : 1;  <span class="comment">/**&lt; Bist Status For npi_csr_2_pni_am</span>
<a name="l00839"></a>00839 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00840"></a>00840 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00841"></a>00841 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00842"></a>00842 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00843"></a>00843     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a8aa11c8813b350d2691e74b18738c63c">csrr_bs</a>                      : 1;  <span class="comment">/**&lt; Bist Status For npi_csr_rsp_2_pni_am</span>
<a name="l00844"></a>00844 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00845"></a>00845 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00846"></a>00846 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00847"></a>00847 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00848"></a>00848     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#abcf33b22d4ba9f3e4ed511376a501937">rsp2p_bs</a>                     : 1;  <span class="comment">/**&lt; Bist Status For npi_rsp_2_pni_am</span>
<a name="l00849"></a>00849 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00850"></a>00850 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00851"></a>00851 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00852"></a>00852 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00853"></a>00853     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#ad551acfc998e085cfe803821d2e951d1">csr2n_bs</a>                     : 1;  <span class="comment">/**&lt; Bist Status For pni_csr_2_npi_am</span>
<a name="l00854"></a>00854 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00855"></a>00855 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00856"></a>00856 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00857"></a>00857 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00858"></a>00858     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a2bd349987c198f7077b6b3072ae05e8c">dat2n_bs</a>                     : 1;  <span class="comment">/**&lt; Bist Status For pni_data_2_npi_am</span>
<a name="l00859"></a>00859 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00860"></a>00860 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00861"></a>00861 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00862"></a>00862 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00863"></a>00863     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a12e200a47556671a0d6ee8b03e8eeb83">dbg2n_bs</a>                     : 1;  <span class="comment">/**&lt; Bist Status For pni_dbg_data_2_npi_am</span>
<a name="l00864"></a>00864 <span class="comment">                                                         The value of this register is available 100,000</span>
<a name="l00865"></a>00865 <span class="comment">                                                         core clocks + 21,000 pclks after:</span>
<a name="l00866"></a>00866 <span class="comment">                                                         Host Mode - deassertion of pci_rst_n</span>
<a name="l00867"></a>00867 <span class="comment">                                                         Non Host Mode - deassertion of pci_rst_n */</span>
<a name="l00868"></a>00868 <span class="preprocessor">#else</span>
<a name="l00869"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a12e200a47556671a0d6ee8b03e8eeb83">00869</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a12e200a47556671a0d6ee8b03e8eeb83">dbg2n_bs</a>                     : 1;
<a name="l00870"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a2bd349987c198f7077b6b3072ae05e8c">00870</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a2bd349987c198f7077b6b3072ae05e8c">dat2n_bs</a>                     : 1;
<a name="l00871"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#ad551acfc998e085cfe803821d2e951d1">00871</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#ad551acfc998e085cfe803821d2e951d1">csr2n_bs</a>                     : 1;
<a name="l00872"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#abcf33b22d4ba9f3e4ed511376a501937">00872</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#abcf33b22d4ba9f3e4ed511376a501937">rsp2p_bs</a>                     : 1;
<a name="l00873"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a8aa11c8813b350d2691e74b18738c63c">00873</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a8aa11c8813b350d2691e74b18738c63c">csrr_bs</a>                      : 1;
<a name="l00874"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a37f060bd8f7f34b2c9c80192d56a4ed3">00874</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a37f060bd8f7f34b2c9c80192d56a4ed3">csr2p_bs</a>                     : 1;
<a name="l00875"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a802a427673861020afdeb27b30d562a2">00875</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a802a427673861020afdeb27b30d562a2">cmd_bs</a>                       : 1;
<a name="l00876"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#acf6298c47319d454f7566c935f34aab8">00876</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#acf6298c47319d454f7566c935f34aab8">cmd0_bs</a>                      : 1;
<a name="l00877"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a2e05dc7081bf12fe14f0b34834e58cb7">00877</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a2e05dc7081bf12fe14f0b34834e58cb7">dma0_bs</a>                      : 1;
<a name="l00878"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a1172d672aeed01077ac02c43e0fbba5a">00878</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#a1172d672aeed01077ac02c43e0fbba5a">rsp_bs</a>                       : 1;
<a name="l00879"></a><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#aaac9df326947841d0c1c511c072d99f0">00879</a>     uint64_t <a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html#aaac9df326947841d0c1c511c072d99f0">reserved_10_63</a>               : 54;
<a name="l00880"></a>00880 <span class="preprocessor">#endif</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__bist__reg.html#ac2f00e7fa96d2ff0843414036f97bcc0">s</a>;
<a name="l00882"></a><a class="code" href="unioncvmx__pci__bist__reg.html#a62217102661a23a731efc111af1ede2e">00882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__bist__reg_1_1cvmx__pci__bist__reg__s.html">cvmx_pci_bist_reg_s</a>            <a class="code" href="unioncvmx__pci__bist__reg.html#a62217102661a23a731efc111af1ede2e">cn50xx</a>;
<a name="l00883"></a>00883 };
<a name="l00884"></a><a class="code" href="cvmx-pci-defs_8h.html#ae65fa2bc1efbe48fac5a9cb2637d380e">00884</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__bist__reg.html" title="cvmx_pci_bist_reg">cvmx_pci_bist_reg</a> <a class="code" href="unioncvmx__pci__bist__reg.html" title="cvmx_pci_bist_reg">cvmx_pci_bist_reg_t</a>;
<a name="l00885"></a>00885 <span class="comment"></span>
<a name="l00886"></a>00886 <span class="comment">/**</span>
<a name="l00887"></a>00887 <span class="comment"> * cvmx_pci_cfg00</span>
<a name="l00888"></a>00888 <span class="comment"> *</span>
<a name="l00889"></a>00889 <span class="comment"> * Registers at address 0x1000 -&gt; 0x17FF are PNI</span>
<a name="l00890"></a>00890 <span class="comment"> * Start at 0x100 into range</span>
<a name="l00891"></a>00891 <span class="comment"> * these are shifted by 2 to the left to make address</span>
<a name="l00892"></a>00892 <span class="comment"> *                Registers at address 0x1800 -&gt; 0x18FF are CFG</span>
<a name="l00893"></a>00893 <span class="comment"> * these are shifted by 2 to the left to make address</span>
<a name="l00894"></a>00894 <span class="comment"> *</span>
<a name="l00895"></a>00895 <span class="comment"> *           PCI_CFG00 = First 32-bits of PCI config space (PCI Vendor + Device)</span>
<a name="l00896"></a>00896 <span class="comment"> *</span>
<a name="l00897"></a>00897 <span class="comment"> * This register contains the first 32-bits of the PCI config space registers</span>
<a name="l00898"></a>00898 <span class="comment"> */</span>
<a name="l00899"></a><a class="code" href="unioncvmx__pci__cfg00.html">00899</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg00.html" title="cvmx_pci_cfg00">cvmx_pci_cfg00</a> {
<a name="l00900"></a><a class="code" href="unioncvmx__pci__cfg00.html#a76b542ce815ac2a4907b8abd9d76732b">00900</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg00.html#a76b542ce815ac2a4907b8abd9d76732b">u32</a>;
<a name="l00901"></a><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">00901</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a> {
<a name="l00902"></a>00902 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html#a29004eede31627dcab269d0ffa4895df">devid</a>                        : 16; <span class="comment">/**&lt; This is the device ID for OCTEON (90nm shhrink) */</span>
<a name="l00904"></a>00904     uint32_t <a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html#aa6f17879a71558d4226429678b1380d6">vendid</a>                       : 16; <span class="comment">/**&lt; This is the Cavium&apos;s vendor ID */</span>
<a name="l00905"></a>00905 <span class="preprocessor">#else</span>
<a name="l00906"></a><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html#aa6f17879a71558d4226429678b1380d6">00906</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html#aa6f17879a71558d4226429678b1380d6">vendid</a>                       : 16;
<a name="l00907"></a><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html#a29004eede31627dcab269d0ffa4895df">00907</a>     uint32_t <a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html#a29004eede31627dcab269d0ffa4895df">devid</a>                        : 16;
<a name="l00908"></a>00908 <span class="preprocessor">#endif</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg00.html#af49d44a3f41dfe1352aa8d6f6407ef87">s</a>;
<a name="l00910"></a><a class="code" href="unioncvmx__pci__cfg00.html#af8e7a1df0ad782423cf3c2af2796be52">00910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a>               <a class="code" href="unioncvmx__pci__cfg00.html#af8e7a1df0ad782423cf3c2af2796be52">cn30xx</a>;
<a name="l00911"></a><a class="code" href="unioncvmx__pci__cfg00.html#a6302c14e379dcf703886bc3b6b9d1f31">00911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a>               <a class="code" href="unioncvmx__pci__cfg00.html#a6302c14e379dcf703886bc3b6b9d1f31">cn31xx</a>;
<a name="l00912"></a><a class="code" href="unioncvmx__pci__cfg00.html#a3ca2984c66b2242d4e4a74b86debe7e3">00912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a>               <a class="code" href="unioncvmx__pci__cfg00.html#a3ca2984c66b2242d4e4a74b86debe7e3">cn38xx</a>;
<a name="l00913"></a><a class="code" href="unioncvmx__pci__cfg00.html#aadef5b0e28793fce9b40a1c40b72b465">00913</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a>               <a class="code" href="unioncvmx__pci__cfg00.html#aadef5b0e28793fce9b40a1c40b72b465">cn38xxp2</a>;
<a name="l00914"></a><a class="code" href="unioncvmx__pci__cfg00.html#af0e80a4596b291c9bc4bd981b05f22eb">00914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a>               <a class="code" href="unioncvmx__pci__cfg00.html#af0e80a4596b291c9bc4bd981b05f22eb">cn50xx</a>;
<a name="l00915"></a><a class="code" href="unioncvmx__pci__cfg00.html#a5705d64280049ee56ac4bddc71583586">00915</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a>               <a class="code" href="unioncvmx__pci__cfg00.html#a5705d64280049ee56ac4bddc71583586">cn58xx</a>;
<a name="l00916"></a><a class="code" href="unioncvmx__pci__cfg00.html#a159d4769885ebcb9c0397bf84732c0e4">00916</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg00_1_1cvmx__pci__cfg00__s.html">cvmx_pci_cfg00_s</a>               <a class="code" href="unioncvmx__pci__cfg00.html#a159d4769885ebcb9c0397bf84732c0e4">cn58xxp1</a>;
<a name="l00917"></a>00917 };
<a name="l00918"></a><a class="code" href="cvmx-pci-defs_8h.html#a57389c84557eff91ba022369ac5a325c">00918</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg00.html" title="cvmx_pci_cfg00">cvmx_pci_cfg00</a> <a class="code" href="unioncvmx__pci__cfg00.html" title="cvmx_pci_cfg00">cvmx_pci_cfg00_t</a>;
<a name="l00919"></a>00919 <span class="comment"></span>
<a name="l00920"></a>00920 <span class="comment">/**</span>
<a name="l00921"></a>00921 <span class="comment"> * cvmx_pci_cfg01</span>
<a name="l00922"></a>00922 <span class="comment"> *</span>
<a name="l00923"></a>00923 <span class="comment"> * PCI_CFG01 = Second 32-bits of PCI config space (Command/Status Register)</span>
<a name="l00924"></a>00924 <span class="comment"> *</span>
<a name="l00925"></a>00925 <span class="comment"> */</span>
<a name="l00926"></a><a class="code" href="unioncvmx__pci__cfg01.html">00926</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg01.html" title="cvmx_pci_cfg01">cvmx_pci_cfg01</a> {
<a name="l00927"></a><a class="code" href="unioncvmx__pci__cfg01.html#ad9c1df1613de2b385569f64a6794f9a6">00927</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg01.html#ad9c1df1613de2b385569f64a6794f9a6">u32</a>;
<a name="l00928"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">00928</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a> {
<a name="l00929"></a>00929 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a04143f5117266fe7d801a3e033f39ff4">dpe</a>                          : 1;  <span class="comment">/**&lt; Detected Parity Error */</span>
<a name="l00931"></a>00931     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ab184b699463a0773f2ec5d29d82afd17">sse</a>                          : 1;  <span class="comment">/**&lt; Signaled System Error */</span>
<a name="l00932"></a>00932     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a8029c372bf0b230d94a2596610c3b18d">rma</a>                          : 1;  <span class="comment">/**&lt; Received Master Abort */</span>
<a name="l00933"></a>00933     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a97e1eb24f8a3d10a3a43e7fbcf35290f">rta</a>                          : 1;  <span class="comment">/**&lt; Received Target Abort */</span>
<a name="l00934"></a>00934     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae23f3b13b42562abff8adcead9a5595c">sta</a>                          : 1;  <span class="comment">/**&lt; Signaled Target Abort */</span>
<a name="l00935"></a>00935     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a2053a90a92f4e1dde22a5a988e430d5d">devt</a>                         : 2;  <span class="comment">/**&lt; DEVSEL# timing (for PCI only/for PCIX = don&apos;t care) */</span>
<a name="l00936"></a>00936     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a0985adf5d4afd7e047e57df255970494">mdpe</a>                         : 1;  <span class="comment">/**&lt; Master Data Parity Error */</span>
<a name="l00937"></a>00937     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae68acf6fa11bf5487574032528c1e15b">fbb</a>                          : 1;  <span class="comment">/**&lt; Fast Back-to-Back Transactions Capable</span>
<a name="l00938"></a>00938 <span class="comment">                                                         Mode Dependent (1 = PCI Mode / 0 = PCIX Mode) */</span>
<a name="l00939"></a>00939     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a9cddbfd59e2f1ff4f7cf93d9a2d018b3">reserved_22_22</a>               : 1;
<a name="l00940"></a>00940     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a96372d06361f820adee1d5022a246913">m66</a>                          : 1;  <span class="comment">/**&lt; 66MHz Capable */</span>
<a name="l00941"></a>00941     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a136784cc6d33e95c5d584996bfebf692">cle</a>                          : 1;  <span class="comment">/**&lt; Capabilities List Enable */</span>
<a name="l00942"></a>00942     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a4bb9d58244f60f9fa8dfbf466f2893db">i_stat</a>                       : 1;  <span class="comment">/**&lt; When INTx# is asserted by OCTEON this bit will be set.</span>
<a name="l00943"></a>00943 <span class="comment">                                                         When deasserted by OCTEON this bit will be cleared. */</span>
<a name="l00944"></a>00944     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#af3a943671e83b025a5b456bfa6674e33">reserved_11_18</a>               : 8;
<a name="l00945"></a>00945     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a734d4d51c845421fe7a00c30e2434388">i_dis</a>                        : 1;  <span class="comment">/**&lt; When asserted &apos;1&apos; disables the generation of INTx#</span>
<a name="l00946"></a>00946 <span class="comment">                                                         by OCTEON. When disabled &apos;0&apos; allows assertion of INTx#</span>
<a name="l00947"></a>00947 <span class="comment">                                                         by OCTEON. */</span>
<a name="l00948"></a>00948     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a74ef62c7193d806716946de2219df61b">fbbe</a>                         : 1;  <span class="comment">/**&lt; Fast Back to Back Transaction Enable */</span>
<a name="l00949"></a>00949     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae060cbc16344cf5c6fb98b2f92a045b4">see</a>                          : 1;  <span class="comment">/**&lt; System Error Enable */</span>
<a name="l00950"></a>00950     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a4c3e4c7ec8a2c914519874f1496e6ec8">ads</a>                          : 1;  <span class="comment">/**&lt; Address/Data Stepping</span>
<a name="l00951"></a>00951 <span class="comment">                                                         NOTE: Octeon does NOT support address/data stepping. */</span>
<a name="l00952"></a>00952     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#acc60963de813304fdd02db7f11ac7ec4">pee</a>                          : 1;  <span class="comment">/**&lt; PERR# Enable */</span>
<a name="l00953"></a>00953     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a314bf0aae3a46dd1930cb214fca6d7b8">vps</a>                          : 1;  <span class="comment">/**&lt; VGA Palette Snooping */</span>
<a name="l00954"></a>00954     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a405dd1e186d5862adef370907df6b1ae">mwice</a>                        : 1;  <span class="comment">/**&lt; Memory Write &amp; Invalidate Command Enable */</span>
<a name="l00955"></a>00955     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ad050dbc469f778b48566080fe5062a15">scse</a>                         : 1;  <span class="comment">/**&lt; Special Cycle Snooping Enable */</span>
<a name="l00956"></a>00956     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a2a5852df18e1292066dcf003e0915600">me</a>                           : 1;  <span class="comment">/**&lt; Master Enable</span>
<a name="l00957"></a>00957 <span class="comment">                                                         Must be set for OCTEON to master a PCI/PCI-X</span>
<a name="l00958"></a>00958 <span class="comment">                                                         transaction. This should always be set any time</span>
<a name="l00959"></a>00959 <span class="comment">                                                         that OCTEON is connected to a PCI/PCI-X bus. */</span>
<a name="l00960"></a>00960     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ac2a0a58eb1325fa57df1a779ba6b8c1e">msae</a>                         : 1;  <span class="comment">/**&lt; Memory Space Access Enable</span>
<a name="l00961"></a>00961 <span class="comment">                                                         Must be set to recieve a PCI/PCI-X memory space</span>
<a name="l00962"></a>00962 <span class="comment">                                                         transaction. This must always be set any time that</span>
<a name="l00963"></a>00963 <span class="comment">                                                         OCTEON is connected to a PCI/PCI-X bus. */</span>
<a name="l00964"></a>00964     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a217d459ff78c3bfabcedb6433819e1b3">isae</a>                         : 1;  <span class="comment">/**&lt; I/O Space Access Enable</span>
<a name="l00965"></a>00965 <span class="comment">                                                         NOTE: For OCTEON, this bit MUST NEVER be set</span>
<a name="l00966"></a>00966 <span class="comment">                                                         (it is read-only and OCTEON does not respond to I/O</span>
<a name="l00967"></a>00967 <span class="comment">                                                         Space accesses). */</span>
<a name="l00968"></a>00968 <span class="preprocessor">#else</span>
<a name="l00969"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a217d459ff78c3bfabcedb6433819e1b3">00969</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a217d459ff78c3bfabcedb6433819e1b3">isae</a>                         : 1;
<a name="l00970"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ac2a0a58eb1325fa57df1a779ba6b8c1e">00970</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ac2a0a58eb1325fa57df1a779ba6b8c1e">msae</a>                         : 1;
<a name="l00971"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a2a5852df18e1292066dcf003e0915600">00971</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a2a5852df18e1292066dcf003e0915600">me</a>                           : 1;
<a name="l00972"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ad050dbc469f778b48566080fe5062a15">00972</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ad050dbc469f778b48566080fe5062a15">scse</a>                         : 1;
<a name="l00973"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a405dd1e186d5862adef370907df6b1ae">00973</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a405dd1e186d5862adef370907df6b1ae">mwice</a>                        : 1;
<a name="l00974"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a314bf0aae3a46dd1930cb214fca6d7b8">00974</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a314bf0aae3a46dd1930cb214fca6d7b8">vps</a>                          : 1;
<a name="l00975"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#acc60963de813304fdd02db7f11ac7ec4">00975</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#acc60963de813304fdd02db7f11ac7ec4">pee</a>                          : 1;
<a name="l00976"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a4c3e4c7ec8a2c914519874f1496e6ec8">00976</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a4c3e4c7ec8a2c914519874f1496e6ec8">ads</a>                          : 1;
<a name="l00977"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae060cbc16344cf5c6fb98b2f92a045b4">00977</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae060cbc16344cf5c6fb98b2f92a045b4">see</a>                          : 1;
<a name="l00978"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a74ef62c7193d806716946de2219df61b">00978</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a74ef62c7193d806716946de2219df61b">fbbe</a>                         : 1;
<a name="l00979"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a734d4d51c845421fe7a00c30e2434388">00979</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a734d4d51c845421fe7a00c30e2434388">i_dis</a>                        : 1;
<a name="l00980"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#af3a943671e83b025a5b456bfa6674e33">00980</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#af3a943671e83b025a5b456bfa6674e33">reserved_11_18</a>               : 8;
<a name="l00981"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a4bb9d58244f60f9fa8dfbf466f2893db">00981</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a4bb9d58244f60f9fa8dfbf466f2893db">i_stat</a>                       : 1;
<a name="l00982"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a136784cc6d33e95c5d584996bfebf692">00982</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a136784cc6d33e95c5d584996bfebf692">cle</a>                          : 1;
<a name="l00983"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a96372d06361f820adee1d5022a246913">00983</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a96372d06361f820adee1d5022a246913">m66</a>                          : 1;
<a name="l00984"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a9cddbfd59e2f1ff4f7cf93d9a2d018b3">00984</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a9cddbfd59e2f1ff4f7cf93d9a2d018b3">reserved_22_22</a>               : 1;
<a name="l00985"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae68acf6fa11bf5487574032528c1e15b">00985</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae68acf6fa11bf5487574032528c1e15b">fbb</a>                          : 1;
<a name="l00986"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a0985adf5d4afd7e047e57df255970494">00986</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a0985adf5d4afd7e047e57df255970494">mdpe</a>                         : 1;
<a name="l00987"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a2053a90a92f4e1dde22a5a988e430d5d">00987</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a2053a90a92f4e1dde22a5a988e430d5d">devt</a>                         : 2;
<a name="l00988"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae23f3b13b42562abff8adcead9a5595c">00988</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ae23f3b13b42562abff8adcead9a5595c">sta</a>                          : 1;
<a name="l00989"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a97e1eb24f8a3d10a3a43e7fbcf35290f">00989</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a97e1eb24f8a3d10a3a43e7fbcf35290f">rta</a>                          : 1;
<a name="l00990"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a8029c372bf0b230d94a2596610c3b18d">00990</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a8029c372bf0b230d94a2596610c3b18d">rma</a>                          : 1;
<a name="l00991"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ab184b699463a0773f2ec5d29d82afd17">00991</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#ab184b699463a0773f2ec5d29d82afd17">sse</a>                          : 1;
<a name="l00992"></a><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a04143f5117266fe7d801a3e033f39ff4">00992</a>     uint32_t <a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html#a04143f5117266fe7d801a3e033f39ff4">dpe</a>                          : 1;
<a name="l00993"></a>00993 <span class="preprocessor">#endif</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg01.html#a228ae913093b8a2f07d60a690e817581">s</a>;
<a name="l00995"></a><a class="code" href="unioncvmx__pci__cfg01.html#a27458486a93aca2e6f52c26bbfd9b31e">00995</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a>               <a class="code" href="unioncvmx__pci__cfg01.html#a27458486a93aca2e6f52c26bbfd9b31e">cn30xx</a>;
<a name="l00996"></a><a class="code" href="unioncvmx__pci__cfg01.html#ad13d368dee3ef3f56c5a53cb79f9bad7">00996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a>               <a class="code" href="unioncvmx__pci__cfg01.html#ad13d368dee3ef3f56c5a53cb79f9bad7">cn31xx</a>;
<a name="l00997"></a><a class="code" href="unioncvmx__pci__cfg01.html#a48618d3e721dd31f7217690090084db8">00997</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a>               <a class="code" href="unioncvmx__pci__cfg01.html#a48618d3e721dd31f7217690090084db8">cn38xx</a>;
<a name="l00998"></a><a class="code" href="unioncvmx__pci__cfg01.html#ab4d0d1bd4f571885e98c10f31af8388f">00998</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a>               <a class="code" href="unioncvmx__pci__cfg01.html#ab4d0d1bd4f571885e98c10f31af8388f">cn38xxp2</a>;
<a name="l00999"></a><a class="code" href="unioncvmx__pci__cfg01.html#a12b62687ac02a85ec927321a2cec8492">00999</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a>               <a class="code" href="unioncvmx__pci__cfg01.html#a12b62687ac02a85ec927321a2cec8492">cn50xx</a>;
<a name="l01000"></a><a class="code" href="unioncvmx__pci__cfg01.html#ad7b5deae6055e9e3a054d3b9dfa59a76">01000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a>               <a class="code" href="unioncvmx__pci__cfg01.html#ad7b5deae6055e9e3a054d3b9dfa59a76">cn58xx</a>;
<a name="l01001"></a><a class="code" href="unioncvmx__pci__cfg01.html#a99012bb16f9ffa53f730af644d27b423">01001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg01_1_1cvmx__pci__cfg01__s.html">cvmx_pci_cfg01_s</a>               <a class="code" href="unioncvmx__pci__cfg01.html#a99012bb16f9ffa53f730af644d27b423">cn58xxp1</a>;
<a name="l01002"></a>01002 };
<a name="l01003"></a><a class="code" href="cvmx-pci-defs_8h.html#ab7598e042e129d6885dac66dfca42003">01003</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg01.html" title="cvmx_pci_cfg01">cvmx_pci_cfg01</a> <a class="code" href="unioncvmx__pci__cfg01.html" title="cvmx_pci_cfg01">cvmx_pci_cfg01_t</a>;
<a name="l01004"></a>01004 <span class="comment"></span>
<a name="l01005"></a>01005 <span class="comment">/**</span>
<a name="l01006"></a>01006 <span class="comment"> * cvmx_pci_cfg02</span>
<a name="l01007"></a>01007 <span class="comment"> *</span>
<a name="l01008"></a>01008 <span class="comment"> * PCI_CFG02 = Third 32-bits of PCI config space (Class Code / Revision ID)</span>
<a name="l01009"></a>01009 <span class="comment"> *</span>
<a name="l01010"></a>01010 <span class="comment"> */</span>
<a name="l01011"></a><a class="code" href="unioncvmx__pci__cfg02.html">01011</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg02.html" title="cvmx_pci_cfg02">cvmx_pci_cfg02</a> {
<a name="l01012"></a><a class="code" href="unioncvmx__pci__cfg02.html#a20c77259c4b1072eae0755334edfce18">01012</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg02.html#a20c77259c4b1072eae0755334edfce18">u32</a>;
<a name="l01013"></a><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">01013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a> {
<a name="l01014"></a>01014 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html#a079acc5f155217e34e945fbdb6df4837">cc</a>                           : 24; <span class="comment">/**&lt; Class Code (Processor/MIPS)</span>
<a name="l01016"></a>01016 <span class="comment">                                                         (was 0x100000 in pass 1 and pass 2) */</span>
<a name="l01017"></a>01017     uint32_t <a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html#a3ee87d7ef9d734501629afc37eaafb96">rid</a>                          : 8;  <span class="comment">/**&lt; Revision ID</span>
<a name="l01018"></a>01018 <span class="comment">                                                         (0 in pass 1, 1 in pass 1.1, 8 in pass 2.0) */</span>
<a name="l01019"></a>01019 <span class="preprocessor">#else</span>
<a name="l01020"></a><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html#a3ee87d7ef9d734501629afc37eaafb96">01020</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html#a3ee87d7ef9d734501629afc37eaafb96">rid</a>                          : 8;
<a name="l01021"></a><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html#a079acc5f155217e34e945fbdb6df4837">01021</a>     uint32_t <a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html#a079acc5f155217e34e945fbdb6df4837">cc</a>                           : 24;
<a name="l01022"></a>01022 <span class="preprocessor">#endif</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg02.html#a1df3ae7b9655d7cb8ec75354e12b630e">s</a>;
<a name="l01024"></a><a class="code" href="unioncvmx__pci__cfg02.html#ac3c4845115489c6d2e6b08f48182b720">01024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a>               <a class="code" href="unioncvmx__pci__cfg02.html#ac3c4845115489c6d2e6b08f48182b720">cn30xx</a>;
<a name="l01025"></a><a class="code" href="unioncvmx__pci__cfg02.html#a82b6b405e8424699fc389263a847514b">01025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a>               <a class="code" href="unioncvmx__pci__cfg02.html#a82b6b405e8424699fc389263a847514b">cn31xx</a>;
<a name="l01026"></a><a class="code" href="unioncvmx__pci__cfg02.html#ab3afe1c09d9da03dede90f8d421af1e1">01026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a>               <a class="code" href="unioncvmx__pci__cfg02.html#ab3afe1c09d9da03dede90f8d421af1e1">cn38xx</a>;
<a name="l01027"></a><a class="code" href="unioncvmx__pci__cfg02.html#a5972d636bff548985df8087e956ab06a">01027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a>               <a class="code" href="unioncvmx__pci__cfg02.html#a5972d636bff548985df8087e956ab06a">cn38xxp2</a>;
<a name="l01028"></a><a class="code" href="unioncvmx__pci__cfg02.html#a7de3ba7e1ee20c0a8d73ddb802bda826">01028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a>               <a class="code" href="unioncvmx__pci__cfg02.html#a7de3ba7e1ee20c0a8d73ddb802bda826">cn50xx</a>;
<a name="l01029"></a><a class="code" href="unioncvmx__pci__cfg02.html#a2e84e430d05fb5bdd8c64eb739182461">01029</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a>               <a class="code" href="unioncvmx__pci__cfg02.html#a2e84e430d05fb5bdd8c64eb739182461">cn58xx</a>;
<a name="l01030"></a><a class="code" href="unioncvmx__pci__cfg02.html#a8182912dc5b6c88d644349192ed1aeec">01030</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg02_1_1cvmx__pci__cfg02__s.html">cvmx_pci_cfg02_s</a>               <a class="code" href="unioncvmx__pci__cfg02.html#a8182912dc5b6c88d644349192ed1aeec">cn58xxp1</a>;
<a name="l01031"></a>01031 };
<a name="l01032"></a><a class="code" href="cvmx-pci-defs_8h.html#a4e357f1d7d37dbe347d30d50d2d64bea">01032</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg02.html" title="cvmx_pci_cfg02">cvmx_pci_cfg02</a> <a class="code" href="unioncvmx__pci__cfg02.html" title="cvmx_pci_cfg02">cvmx_pci_cfg02_t</a>;
<a name="l01033"></a>01033 <span class="comment"></span>
<a name="l01034"></a>01034 <span class="comment">/**</span>
<a name="l01035"></a>01035 <span class="comment"> * cvmx_pci_cfg03</span>
<a name="l01036"></a>01036 <span class="comment"> *</span>
<a name="l01037"></a>01037 <span class="comment"> * PCI_CFG03 = Fourth 32-bits of PCI config space (BIST, HEADER Type, Latency timer, line size)</span>
<a name="l01038"></a>01038 <span class="comment"> *</span>
<a name="l01039"></a>01039 <span class="comment"> */</span>
<a name="l01040"></a><a class="code" href="unioncvmx__pci__cfg03.html">01040</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg03.html" title="cvmx_pci_cfg03">cvmx_pci_cfg03</a> {
<a name="l01041"></a><a class="code" href="unioncvmx__pci__cfg03.html#a1a64973ee3911b1d810e77fcc85f1a99">01041</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg03.html#a1a64973ee3911b1d810e77fcc85f1a99">u32</a>;
<a name="l01042"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">01042</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a> {
<a name="l01043"></a>01043 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01044"></a>01044 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a710f1ab54c3892e9bd3aa179857dd188">bcap</a>                         : 1;  <span class="comment">/**&lt; BIST Capable */</span>
<a name="l01045"></a>01045     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a7ae52cec0823057de50d12eeff867015">brb</a>                          : 1;  <span class="comment">/**&lt; BIST Request/busy bit</span>
<a name="l01046"></a>01046 <span class="comment">                                                         Note: OCTEON does not support PCI BIST, therefore</span>
<a name="l01047"></a>01047 <span class="comment">                                                         this bit should remain zero. */</span>
<a name="l01048"></a>01048     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#ae112bd4f35ecf41184eab3afa68817fd">reserved_28_29</a>               : 2;
<a name="l01049"></a>01049     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a661111b7d4464d930daea29807e89e7e">bcod</a>                         : 4;  <span class="comment">/**&lt; BIST Code */</span>
<a name="l01050"></a>01050     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a319ed7ad9caa4444ebd8fecf020df061">ht</a>                           : 8;  <span class="comment">/**&lt; Header Type (Type 0) */</span>
<a name="l01051"></a>01051     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#afb2574ad0f2e4cc66771dfaa5bf2a372">lt</a>                           : 8;  <span class="comment">/**&lt; Latency Timer</span>
<a name="l01052"></a>01052 <span class="comment">                                                         (0=PCI)                 (0=PCI)</span>
<a name="l01053"></a>01053 <span class="comment">                                                         (0x40=PCIX)             (0x40=PCIX) */</span>
<a name="l01054"></a>01054     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#ae3fb15071bb50276f90e5df6314dc667">cls</a>                          : 8;  <span class="comment">/**&lt; Cache Line Size */</span>
<a name="l01055"></a>01055 <span class="preprocessor">#else</span>
<a name="l01056"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#ae3fb15071bb50276f90e5df6314dc667">01056</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#ae3fb15071bb50276f90e5df6314dc667">cls</a>                          : 8;
<a name="l01057"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#afb2574ad0f2e4cc66771dfaa5bf2a372">01057</a>     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#afb2574ad0f2e4cc66771dfaa5bf2a372">lt</a>                           : 8;
<a name="l01058"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a319ed7ad9caa4444ebd8fecf020df061">01058</a>     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a319ed7ad9caa4444ebd8fecf020df061">ht</a>                           : 8;
<a name="l01059"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a661111b7d4464d930daea29807e89e7e">01059</a>     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a661111b7d4464d930daea29807e89e7e">bcod</a>                         : 4;
<a name="l01060"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#ae112bd4f35ecf41184eab3afa68817fd">01060</a>     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#ae112bd4f35ecf41184eab3afa68817fd">reserved_28_29</a>               : 2;
<a name="l01061"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a7ae52cec0823057de50d12eeff867015">01061</a>     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a7ae52cec0823057de50d12eeff867015">brb</a>                          : 1;
<a name="l01062"></a><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a710f1ab54c3892e9bd3aa179857dd188">01062</a>     uint32_t <a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html#a710f1ab54c3892e9bd3aa179857dd188">bcap</a>                         : 1;
<a name="l01063"></a>01063 <span class="preprocessor">#endif</span>
<a name="l01064"></a>01064 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg03.html#a24f062b4b19d8aa2b2c13f0181995c3d">s</a>;
<a name="l01065"></a><a class="code" href="unioncvmx__pci__cfg03.html#ac35a8084f3abd10d5f51b85889d53b59">01065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a>               <a class="code" href="unioncvmx__pci__cfg03.html#ac35a8084f3abd10d5f51b85889d53b59">cn30xx</a>;
<a name="l01066"></a><a class="code" href="unioncvmx__pci__cfg03.html#acee05518cdc890526fe92a482b0dc526">01066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a>               <a class="code" href="unioncvmx__pci__cfg03.html#acee05518cdc890526fe92a482b0dc526">cn31xx</a>;
<a name="l01067"></a><a class="code" href="unioncvmx__pci__cfg03.html#afdd7b0cf6b92ac79d42a9f98e654c889">01067</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a>               <a class="code" href="unioncvmx__pci__cfg03.html#afdd7b0cf6b92ac79d42a9f98e654c889">cn38xx</a>;
<a name="l01068"></a><a class="code" href="unioncvmx__pci__cfg03.html#a90475ae74485a90eae51141aff69a96a">01068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a>               <a class="code" href="unioncvmx__pci__cfg03.html#a90475ae74485a90eae51141aff69a96a">cn38xxp2</a>;
<a name="l01069"></a><a class="code" href="unioncvmx__pci__cfg03.html#a261312495f0b041f8e460273bd0fb517">01069</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a>               <a class="code" href="unioncvmx__pci__cfg03.html#a261312495f0b041f8e460273bd0fb517">cn50xx</a>;
<a name="l01070"></a><a class="code" href="unioncvmx__pci__cfg03.html#a1e8f24bbc5a75466bd833513e8d61cd5">01070</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a>               <a class="code" href="unioncvmx__pci__cfg03.html#a1e8f24bbc5a75466bd833513e8d61cd5">cn58xx</a>;
<a name="l01071"></a><a class="code" href="unioncvmx__pci__cfg03.html#a7fe0ec755807f38b47bbf920fdb7d883">01071</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg03_1_1cvmx__pci__cfg03__s.html">cvmx_pci_cfg03_s</a>               <a class="code" href="unioncvmx__pci__cfg03.html#a7fe0ec755807f38b47bbf920fdb7d883">cn58xxp1</a>;
<a name="l01072"></a>01072 };
<a name="l01073"></a><a class="code" href="cvmx-pci-defs_8h.html#a904af1151aa6e94331eba360b592256c">01073</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg03.html" title="cvmx_pci_cfg03">cvmx_pci_cfg03</a> <a class="code" href="unioncvmx__pci__cfg03.html" title="cvmx_pci_cfg03">cvmx_pci_cfg03_t</a>;
<a name="l01074"></a>01074 <span class="comment"></span>
<a name="l01075"></a>01075 <span class="comment">/**</span>
<a name="l01076"></a>01076 <span class="comment"> * cvmx_pci_cfg04</span>
<a name="l01077"></a>01077 <span class="comment"> *</span>
<a name="l01078"></a>01078 <span class="comment"> * PCI_CFG04 = Fifth 32-bits of PCI config space (Base Address Register 0 - Low)</span>
<a name="l01079"></a>01079 <span class="comment"> *</span>
<a name="l01080"></a>01080 <span class="comment"> * Description: BAR0: 4KB 64-bit Prefetchable Memory Space</span>
<a name="l01081"></a>01081 <span class="comment"> *       [0]:     0 (Memory Space)</span>
<a name="l01082"></a>01082 <span class="comment"> *       [2:1]:   2 (64bit memory decoder)</span>
<a name="l01083"></a>01083 <span class="comment"> *       [3]:     1 (Prefetchable)</span>
<a name="l01084"></a>01084 <span class="comment"> *       [11:4]:  RAZ (to imply 4KB space)</span>
<a name="l01085"></a>01085 <span class="comment"> *       [31:12]: RW (User may define base address)</span>
<a name="l01086"></a>01086 <span class="comment"> */</span>
<a name="l01087"></a><a class="code" href="unioncvmx__pci__cfg04.html">01087</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg04.html" title="cvmx_pci_cfg04">cvmx_pci_cfg04</a> {
<a name="l01088"></a><a class="code" href="unioncvmx__pci__cfg04.html#a17acb23767fec3a83dfe1c566ef55a70">01088</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg04.html#a17acb23767fec3a83dfe1c566ef55a70">u32</a>;
<a name="l01089"></a><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">01089</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a> {
<a name="l01090"></a>01090 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a3dc9faec40d0efe1f91ca36196a2eca1">lbase</a>                        : 20; <span class="comment">/**&lt; Base Address[31:12]</span>
<a name="l01092"></a>01092 <span class="comment">                                                         Base Address[30:12] read as zero if</span>
<a name="l01093"></a>01093 <span class="comment">                                                         PCI_CTL_STATUS_2[BB0] is set (in pass 3+) */</span>
<a name="l01094"></a>01094     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a4cd56b71d3c31c125eae97dc0588b7c0">lbasez</a>                       : 8;  <span class="comment">/**&lt; Base Address[11:4] (Read as Zero) */</span>
<a name="l01095"></a>01095     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#aaa5e704686b154951bb56aa7b343e5d1">pf</a>                           : 1;  <span class="comment">/**&lt; Prefetchable Space */</span>
<a name="l01096"></a>01096     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a1e01a2cdef488209cd0ea3200d2ff6a0">typ</a>                          : 2;  <span class="comment">/**&lt; Type (00=32b/01=below 1MB/10=64b/11=RSV) */</span>
<a name="l01097"></a>01097     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a8fde323716afea7537fb1a21fea201ee">mspc</a>                         : 1;  <span class="comment">/**&lt; Memory Space Indicator */</span>
<a name="l01098"></a>01098 <span class="preprocessor">#else</span>
<a name="l01099"></a><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a8fde323716afea7537fb1a21fea201ee">01099</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a8fde323716afea7537fb1a21fea201ee">mspc</a>                         : 1;
<a name="l01100"></a><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a1e01a2cdef488209cd0ea3200d2ff6a0">01100</a>     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a1e01a2cdef488209cd0ea3200d2ff6a0">typ</a>                          : 2;
<a name="l01101"></a><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#aaa5e704686b154951bb56aa7b343e5d1">01101</a>     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#aaa5e704686b154951bb56aa7b343e5d1">pf</a>                           : 1;
<a name="l01102"></a><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a4cd56b71d3c31c125eae97dc0588b7c0">01102</a>     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a4cd56b71d3c31c125eae97dc0588b7c0">lbasez</a>                       : 8;
<a name="l01103"></a><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a3dc9faec40d0efe1f91ca36196a2eca1">01103</a>     uint32_t <a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html#a3dc9faec40d0efe1f91ca36196a2eca1">lbase</a>                        : 20;
<a name="l01104"></a>01104 <span class="preprocessor">#endif</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg04.html#af2675151c63a8a2c16878fdb82037378">s</a>;
<a name="l01106"></a><a class="code" href="unioncvmx__pci__cfg04.html#a9c209a14e6ea559f03342b19b5a36cce">01106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a>               <a class="code" href="unioncvmx__pci__cfg04.html#a9c209a14e6ea559f03342b19b5a36cce">cn30xx</a>;
<a name="l01107"></a><a class="code" href="unioncvmx__pci__cfg04.html#a93da00eada151a245c3b4cdefeb47037">01107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a>               <a class="code" href="unioncvmx__pci__cfg04.html#a93da00eada151a245c3b4cdefeb47037">cn31xx</a>;
<a name="l01108"></a><a class="code" href="unioncvmx__pci__cfg04.html#af17b59bd1c26ae1a201f9f48ff62a6ea">01108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a>               <a class="code" href="unioncvmx__pci__cfg04.html#af17b59bd1c26ae1a201f9f48ff62a6ea">cn38xx</a>;
<a name="l01109"></a><a class="code" href="unioncvmx__pci__cfg04.html#ab183ce137b088f8f31ff461b828e2f11">01109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a>               <a class="code" href="unioncvmx__pci__cfg04.html#ab183ce137b088f8f31ff461b828e2f11">cn38xxp2</a>;
<a name="l01110"></a><a class="code" href="unioncvmx__pci__cfg04.html#ad3517e265c9c51080aabd6e62608afc5">01110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a>               <a class="code" href="unioncvmx__pci__cfg04.html#ad3517e265c9c51080aabd6e62608afc5">cn50xx</a>;
<a name="l01111"></a><a class="code" href="unioncvmx__pci__cfg04.html#ac18dd4db3668376b1ece15d8478df01a">01111</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a>               <a class="code" href="unioncvmx__pci__cfg04.html#ac18dd4db3668376b1ece15d8478df01a">cn58xx</a>;
<a name="l01112"></a><a class="code" href="unioncvmx__pci__cfg04.html#a246f52b09fa28cb311a1dbb1d76ec6fe">01112</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg04_1_1cvmx__pci__cfg04__s.html">cvmx_pci_cfg04_s</a>               <a class="code" href="unioncvmx__pci__cfg04.html#a246f52b09fa28cb311a1dbb1d76ec6fe">cn58xxp1</a>;
<a name="l01113"></a>01113 };
<a name="l01114"></a><a class="code" href="cvmx-pci-defs_8h.html#a3eb1ab6294c8cbb80bf06a3bd1abdbc3">01114</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg04.html" title="cvmx_pci_cfg04">cvmx_pci_cfg04</a> <a class="code" href="unioncvmx__pci__cfg04.html" title="cvmx_pci_cfg04">cvmx_pci_cfg04_t</a>;
<a name="l01115"></a>01115 <span class="comment"></span>
<a name="l01116"></a>01116 <span class="comment">/**</span>
<a name="l01117"></a>01117 <span class="comment"> * cvmx_pci_cfg05</span>
<a name="l01118"></a>01118 <span class="comment"> *</span>
<a name="l01119"></a>01119 <span class="comment"> * PCI_CFG05 = Sixth 32-bits of PCI config space (Base Address Register 0 - High)</span>
<a name="l01120"></a>01120 <span class="comment"> *</span>
<a name="l01121"></a>01121 <span class="comment"> */</span>
<a name="l01122"></a><a class="code" href="unioncvmx__pci__cfg05.html">01122</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg05.html" title="cvmx_pci_cfg05">cvmx_pci_cfg05</a> {
<a name="l01123"></a><a class="code" href="unioncvmx__pci__cfg05.html#ae43f59a8895888aedb595f9ec4db565f">01123</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg05.html#ae43f59a8895888aedb595f9ec4db565f">u32</a>;
<a name="l01124"></a><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">01124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a> {
<a name="l01125"></a>01125 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html#ab60328efbebe2b041218cabdb2afb086">hbase</a>                        : 32; <span class="comment">/**&lt; Base Address[63:32] */</span>
<a name="l01127"></a>01127 <span class="preprocessor">#else</span>
<a name="l01128"></a><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html#ab60328efbebe2b041218cabdb2afb086">01128</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html#ab60328efbebe2b041218cabdb2afb086">hbase</a>                        : 32;
<a name="l01129"></a>01129 <span class="preprocessor">#endif</span>
<a name="l01130"></a>01130 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg05.html#a78c297d6db7913a4652905d5cb0954d8">s</a>;
<a name="l01131"></a><a class="code" href="unioncvmx__pci__cfg05.html#ab28dbbcb37c986b33ce86247d6064c81">01131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a>               <a class="code" href="unioncvmx__pci__cfg05.html#ab28dbbcb37c986b33ce86247d6064c81">cn30xx</a>;
<a name="l01132"></a><a class="code" href="unioncvmx__pci__cfg05.html#afe92dc336030eb143788a10a8ffd15e3">01132</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a>               <a class="code" href="unioncvmx__pci__cfg05.html#afe92dc336030eb143788a10a8ffd15e3">cn31xx</a>;
<a name="l01133"></a><a class="code" href="unioncvmx__pci__cfg05.html#a51c7c272c7abf274bdd966bf3ee25405">01133</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a>               <a class="code" href="unioncvmx__pci__cfg05.html#a51c7c272c7abf274bdd966bf3ee25405">cn38xx</a>;
<a name="l01134"></a><a class="code" href="unioncvmx__pci__cfg05.html#ad72ebd8625fd62498b56a4bbcf49ad0b">01134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a>               <a class="code" href="unioncvmx__pci__cfg05.html#ad72ebd8625fd62498b56a4bbcf49ad0b">cn38xxp2</a>;
<a name="l01135"></a><a class="code" href="unioncvmx__pci__cfg05.html#ac76ac2946e32a1ec11a1c7226e978c1f">01135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a>               <a class="code" href="unioncvmx__pci__cfg05.html#ac76ac2946e32a1ec11a1c7226e978c1f">cn50xx</a>;
<a name="l01136"></a><a class="code" href="unioncvmx__pci__cfg05.html#a240afdd28e53c61ab13e9482d20c1e49">01136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a>               <a class="code" href="unioncvmx__pci__cfg05.html#a240afdd28e53c61ab13e9482d20c1e49">cn58xx</a>;
<a name="l01137"></a><a class="code" href="unioncvmx__pci__cfg05.html#a2b8e3e8562a72d57effc3db3120a435d">01137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg05_1_1cvmx__pci__cfg05__s.html">cvmx_pci_cfg05_s</a>               <a class="code" href="unioncvmx__pci__cfg05.html#a2b8e3e8562a72d57effc3db3120a435d">cn58xxp1</a>;
<a name="l01138"></a>01138 };
<a name="l01139"></a><a class="code" href="cvmx-pci-defs_8h.html#a78aecf7e8484c11ae23b668b241de72e">01139</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg05.html" title="cvmx_pci_cfg05">cvmx_pci_cfg05</a> <a class="code" href="unioncvmx__pci__cfg05.html" title="cvmx_pci_cfg05">cvmx_pci_cfg05_t</a>;
<a name="l01140"></a>01140 <span class="comment"></span>
<a name="l01141"></a>01141 <span class="comment">/**</span>
<a name="l01142"></a>01142 <span class="comment"> * cvmx_pci_cfg06</span>
<a name="l01143"></a>01143 <span class="comment"> *</span>
<a name="l01144"></a>01144 <span class="comment"> * PCI_CFG06 = Seventh 32-bits of PCI config space (Base Address Register 1 - Low)</span>
<a name="l01145"></a>01145 <span class="comment"> *</span>
<a name="l01146"></a>01146 <span class="comment"> * Description: BAR1: 128MB 64-bit Prefetchable Memory Space</span>
<a name="l01147"></a>01147 <span class="comment"> *       [0]:     0 (Memory Space)</span>
<a name="l01148"></a>01148 <span class="comment"> *       [2:1]:   2 (64bit memory decoder)</span>
<a name="l01149"></a>01149 <span class="comment"> *       [3]:     1 (Prefetchable)</span>
<a name="l01150"></a>01150 <span class="comment"> *       [26:4]:  RAZ (to imply 128MB space)</span>
<a name="l01151"></a>01151 <span class="comment"> *       [31:27]: RW (User may define base address)</span>
<a name="l01152"></a>01152 <span class="comment"> */</span>
<a name="l01153"></a><a class="code" href="unioncvmx__pci__cfg06.html">01153</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg06.html" title="cvmx_pci_cfg06">cvmx_pci_cfg06</a> {
<a name="l01154"></a><a class="code" href="unioncvmx__pci__cfg06.html#a505e99d97eb76bad8d2c15dc222a6fd4">01154</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg06.html#a505e99d97eb76bad8d2c15dc222a6fd4">u32</a>;
<a name="l01155"></a><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">01155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a> {
<a name="l01156"></a>01156 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01157"></a>01157 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#a5961813d0e6202dc0ee092ff775a2a63">lbase</a>                        : 5;  <span class="comment">/**&lt; Base Address[31:27]</span>
<a name="l01158"></a>01158 <span class="comment">                                                         In pass 3+:</span>
<a name="l01159"></a>01159 <span class="comment">                                                           Base Address[29:27] read as zero if</span>
<a name="l01160"></a>01160 <span class="comment">                                                            PCI_CTL_STATUS_2[BB1] is set</span>
<a name="l01161"></a>01161 <span class="comment">                                                           Base Address[30] reads as zero if</span>
<a name="l01162"></a>01162 <span class="comment">                                                            PCI_CTL_STATUS_2[BB1] is set and</span>
<a name="l01163"></a>01163 <span class="comment">                                                            PCI_CTL_STATUS_2[BB1_SIZE] is set */</span>
<a name="l01164"></a>01164     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#aef6a06e4e69c3f56f0a028a0e0c20918">lbasez</a>                       : 23; <span class="comment">/**&lt; Base Address[26:4] (Read as Zero) */</span>
<a name="l01165"></a>01165     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#aa34d7ad220afbf176604bedfaa110078">pf</a>                           : 1;  <span class="comment">/**&lt; Prefetchable Space */</span>
<a name="l01166"></a>01166     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#ac3d0d1464f5f5f6795dc9717ec717d1e">typ</a>                          : 2;  <span class="comment">/**&lt; Type (00=32b/01=below 1MB/10=64b/11=RSV) */</span>
<a name="l01167"></a>01167     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#a6bb2e9fd6393cee0325c1d153b8b0264">mspc</a>                         : 1;  <span class="comment">/**&lt; Memory Space Indicator */</span>
<a name="l01168"></a>01168 <span class="preprocessor">#else</span>
<a name="l01169"></a><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#a6bb2e9fd6393cee0325c1d153b8b0264">01169</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#a6bb2e9fd6393cee0325c1d153b8b0264">mspc</a>                         : 1;
<a name="l01170"></a><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#ac3d0d1464f5f5f6795dc9717ec717d1e">01170</a>     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#ac3d0d1464f5f5f6795dc9717ec717d1e">typ</a>                          : 2;
<a name="l01171"></a><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#aa34d7ad220afbf176604bedfaa110078">01171</a>     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#aa34d7ad220afbf176604bedfaa110078">pf</a>                           : 1;
<a name="l01172"></a><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#aef6a06e4e69c3f56f0a028a0e0c20918">01172</a>     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#aef6a06e4e69c3f56f0a028a0e0c20918">lbasez</a>                       : 23;
<a name="l01173"></a><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#a5961813d0e6202dc0ee092ff775a2a63">01173</a>     uint32_t <a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html#a5961813d0e6202dc0ee092ff775a2a63">lbase</a>                        : 5;
<a name="l01174"></a>01174 <span class="preprocessor">#endif</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg06.html#a5442a7e05c33aa1b2443dd60530a03e6">s</a>;
<a name="l01176"></a><a class="code" href="unioncvmx__pci__cfg06.html#a154d5aa5d7f5547d78675ab6c05c55f0">01176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a>               <a class="code" href="unioncvmx__pci__cfg06.html#a154d5aa5d7f5547d78675ab6c05c55f0">cn30xx</a>;
<a name="l01177"></a><a class="code" href="unioncvmx__pci__cfg06.html#a78917ca544074a37c866f61c15567cdf">01177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a>               <a class="code" href="unioncvmx__pci__cfg06.html#a78917ca544074a37c866f61c15567cdf">cn31xx</a>;
<a name="l01178"></a><a class="code" href="unioncvmx__pci__cfg06.html#a423422922f75e716a2276812d9a98240">01178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a>               <a class="code" href="unioncvmx__pci__cfg06.html#a423422922f75e716a2276812d9a98240">cn38xx</a>;
<a name="l01179"></a><a class="code" href="unioncvmx__pci__cfg06.html#a2aa70c0543cf52c555b68197e4cda539">01179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a>               <a class="code" href="unioncvmx__pci__cfg06.html#a2aa70c0543cf52c555b68197e4cda539">cn38xxp2</a>;
<a name="l01180"></a><a class="code" href="unioncvmx__pci__cfg06.html#aecc24edbeb42fb2d3efac11adeb822cd">01180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a>               <a class="code" href="unioncvmx__pci__cfg06.html#aecc24edbeb42fb2d3efac11adeb822cd">cn50xx</a>;
<a name="l01181"></a><a class="code" href="unioncvmx__pci__cfg06.html#acac0fe3bfe088f45c7e07545e1faee60">01181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a>               <a class="code" href="unioncvmx__pci__cfg06.html#acac0fe3bfe088f45c7e07545e1faee60">cn58xx</a>;
<a name="l01182"></a><a class="code" href="unioncvmx__pci__cfg06.html#a46a9359e1d114c4d4c538d22a1dce7e4">01182</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg06_1_1cvmx__pci__cfg06__s.html">cvmx_pci_cfg06_s</a>               <a class="code" href="unioncvmx__pci__cfg06.html#a46a9359e1d114c4d4c538d22a1dce7e4">cn58xxp1</a>;
<a name="l01183"></a>01183 };
<a name="l01184"></a><a class="code" href="cvmx-pci-defs_8h.html#a06820ae51f694d208e0372e8f4195dd4">01184</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg06.html" title="cvmx_pci_cfg06">cvmx_pci_cfg06</a> <a class="code" href="unioncvmx__pci__cfg06.html" title="cvmx_pci_cfg06">cvmx_pci_cfg06_t</a>;
<a name="l01185"></a>01185 <span class="comment"></span>
<a name="l01186"></a>01186 <span class="comment">/**</span>
<a name="l01187"></a>01187 <span class="comment"> * cvmx_pci_cfg07</span>
<a name="l01188"></a>01188 <span class="comment"> *</span>
<a name="l01189"></a>01189 <span class="comment"> * PCI_CFG07 = Eighth 32-bits of PCI config space (Base Address Register 1 - High)</span>
<a name="l01190"></a>01190 <span class="comment"> *</span>
<a name="l01191"></a>01191 <span class="comment"> */</span>
<a name="l01192"></a><a class="code" href="unioncvmx__pci__cfg07.html">01192</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg07.html" title="cvmx_pci_cfg07">cvmx_pci_cfg07</a> {
<a name="l01193"></a><a class="code" href="unioncvmx__pci__cfg07.html#a9f11b24451cf9bed7df7573d39f76612">01193</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg07.html#a9f11b24451cf9bed7df7573d39f76612">u32</a>;
<a name="l01194"></a><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">01194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a> {
<a name="l01195"></a>01195 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html#aa5640dbd6c69c3d6e2d554a245d8d82c">hbase</a>                        : 32; <span class="comment">/**&lt; Base Address[63:32] */</span>
<a name="l01197"></a>01197 <span class="preprocessor">#else</span>
<a name="l01198"></a><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html#aa5640dbd6c69c3d6e2d554a245d8d82c">01198</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html#aa5640dbd6c69c3d6e2d554a245d8d82c">hbase</a>                        : 32;
<a name="l01199"></a>01199 <span class="preprocessor">#endif</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg07.html#ae3cfdc29f0c9390f104dd4bb2a0b855f">s</a>;
<a name="l01201"></a><a class="code" href="unioncvmx__pci__cfg07.html#aa8415c639b2d75cc21edccf0cd4ea90f">01201</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a>               <a class="code" href="unioncvmx__pci__cfg07.html#aa8415c639b2d75cc21edccf0cd4ea90f">cn30xx</a>;
<a name="l01202"></a><a class="code" href="unioncvmx__pci__cfg07.html#a13c7e2598d5c86483c24cd55a0c2686e">01202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a>               <a class="code" href="unioncvmx__pci__cfg07.html#a13c7e2598d5c86483c24cd55a0c2686e">cn31xx</a>;
<a name="l01203"></a><a class="code" href="unioncvmx__pci__cfg07.html#ab1c7e539968d3dcbb8d8af1ae0516ac3">01203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a>               <a class="code" href="unioncvmx__pci__cfg07.html#ab1c7e539968d3dcbb8d8af1ae0516ac3">cn38xx</a>;
<a name="l01204"></a><a class="code" href="unioncvmx__pci__cfg07.html#aa8c1e63efcf87f1cab7b29df76743a7e">01204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a>               <a class="code" href="unioncvmx__pci__cfg07.html#aa8c1e63efcf87f1cab7b29df76743a7e">cn38xxp2</a>;
<a name="l01205"></a><a class="code" href="unioncvmx__pci__cfg07.html#a8114d10a4327be67fb3d6ad9966071ff">01205</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a>               <a class="code" href="unioncvmx__pci__cfg07.html#a8114d10a4327be67fb3d6ad9966071ff">cn50xx</a>;
<a name="l01206"></a><a class="code" href="unioncvmx__pci__cfg07.html#ad87e3fe32566beb635fa04080479a5a0">01206</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a>               <a class="code" href="unioncvmx__pci__cfg07.html#ad87e3fe32566beb635fa04080479a5a0">cn58xx</a>;
<a name="l01207"></a><a class="code" href="unioncvmx__pci__cfg07.html#a83125e75e99bfedee1676fa527ab738f">01207</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg07_1_1cvmx__pci__cfg07__s.html">cvmx_pci_cfg07_s</a>               <a class="code" href="unioncvmx__pci__cfg07.html#a83125e75e99bfedee1676fa527ab738f">cn58xxp1</a>;
<a name="l01208"></a>01208 };
<a name="l01209"></a><a class="code" href="cvmx-pci-defs_8h.html#a59a32edd634f42e979343fd5da196144">01209</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg07.html" title="cvmx_pci_cfg07">cvmx_pci_cfg07</a> <a class="code" href="unioncvmx__pci__cfg07.html" title="cvmx_pci_cfg07">cvmx_pci_cfg07_t</a>;
<a name="l01210"></a>01210 <span class="comment"></span>
<a name="l01211"></a>01211 <span class="comment">/**</span>
<a name="l01212"></a>01212 <span class="comment"> * cvmx_pci_cfg08</span>
<a name="l01213"></a>01213 <span class="comment"> *</span>
<a name="l01214"></a>01214 <span class="comment"> * PCI_CFG08 = Ninth 32-bits of PCI config space (Base Address Register 2 - Low)</span>
<a name="l01215"></a>01215 <span class="comment"> *</span>
<a name="l01216"></a>01216 <span class="comment"> * Description: BAR1: 2^39 (512GB) 64-bit Prefetchable Memory Space</span>
<a name="l01217"></a>01217 <span class="comment"> *       [0]:     0 (Memory Space)</span>
<a name="l01218"></a>01218 <span class="comment"> *       [2:1]:   2 (64bit memory decoder)</span>
<a name="l01219"></a>01219 <span class="comment"> *       [3]:     1 (Prefetchable)</span>
<a name="l01220"></a>01220 <span class="comment"> *       [31:4]:  RAZ</span>
<a name="l01221"></a>01221 <span class="comment"> */</span>
<a name="l01222"></a><a class="code" href="unioncvmx__pci__cfg08.html">01222</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg08.html" title="cvmx_pci_cfg08">cvmx_pci_cfg08</a> {
<a name="l01223"></a><a class="code" href="unioncvmx__pci__cfg08.html#a1b6a7fd0022ce34102dddbf8f950491a">01223</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg08.html#a1b6a7fd0022ce34102dddbf8f950491a">u32</a>;
<a name="l01224"></a><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">01224</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a> {
<a name="l01225"></a>01225 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a5ca49e88f5c3e791dc64fd9b12a2be66">lbasez</a>                       : 28; <span class="comment">/**&lt; Base Address[31:4] (Read as Zero) */</span>
<a name="l01227"></a>01227     uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a103917a059055ac5223e28924c57216d">pf</a>                           : 1;  <span class="comment">/**&lt; Prefetchable Space */</span>
<a name="l01228"></a>01228     uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#ad54366af269ec73d1e0f49064d64542f">typ</a>                          : 2;  <span class="comment">/**&lt; Type (00=32b/01=below 1MB/10=64b/11=RSV) */</span>
<a name="l01229"></a>01229     uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a7a3d18a8d187f4114387b37692809e82">mspc</a>                         : 1;  <span class="comment">/**&lt; Memory Space Indicator */</span>
<a name="l01230"></a>01230 <span class="preprocessor">#else</span>
<a name="l01231"></a><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a7a3d18a8d187f4114387b37692809e82">01231</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a7a3d18a8d187f4114387b37692809e82">mspc</a>                         : 1;
<a name="l01232"></a><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#ad54366af269ec73d1e0f49064d64542f">01232</a>     uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#ad54366af269ec73d1e0f49064d64542f">typ</a>                          : 2;
<a name="l01233"></a><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a103917a059055ac5223e28924c57216d">01233</a>     uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a103917a059055ac5223e28924c57216d">pf</a>                           : 1;
<a name="l01234"></a><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a5ca49e88f5c3e791dc64fd9b12a2be66">01234</a>     uint32_t <a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html#a5ca49e88f5c3e791dc64fd9b12a2be66">lbasez</a>                       : 28;
<a name="l01235"></a>01235 <span class="preprocessor">#endif</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg08.html#a00a42d33ed375040e7a5aae6ee06bcc8">s</a>;
<a name="l01237"></a><a class="code" href="unioncvmx__pci__cfg08.html#a17373fe4505fba9f8dc45b0b9877fff2">01237</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a>               <a class="code" href="unioncvmx__pci__cfg08.html#a17373fe4505fba9f8dc45b0b9877fff2">cn30xx</a>;
<a name="l01238"></a><a class="code" href="unioncvmx__pci__cfg08.html#a895bd55ce8eee325d7318ec9ae013e96">01238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a>               <a class="code" href="unioncvmx__pci__cfg08.html#a895bd55ce8eee325d7318ec9ae013e96">cn31xx</a>;
<a name="l01239"></a><a class="code" href="unioncvmx__pci__cfg08.html#a69937a1b9ebba5b2260c2580de980ded">01239</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a>               <a class="code" href="unioncvmx__pci__cfg08.html#a69937a1b9ebba5b2260c2580de980ded">cn38xx</a>;
<a name="l01240"></a><a class="code" href="unioncvmx__pci__cfg08.html#a2ce508dd218c17dc13328c10f577b24c">01240</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a>               <a class="code" href="unioncvmx__pci__cfg08.html#a2ce508dd218c17dc13328c10f577b24c">cn38xxp2</a>;
<a name="l01241"></a><a class="code" href="unioncvmx__pci__cfg08.html#ac80005c9ae19af605322227a81856471">01241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a>               <a class="code" href="unioncvmx__pci__cfg08.html#ac80005c9ae19af605322227a81856471">cn50xx</a>;
<a name="l01242"></a><a class="code" href="unioncvmx__pci__cfg08.html#ac024683bdb745ba705c7a7dcf6f176b1">01242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a>               <a class="code" href="unioncvmx__pci__cfg08.html#ac024683bdb745ba705c7a7dcf6f176b1">cn58xx</a>;
<a name="l01243"></a><a class="code" href="unioncvmx__pci__cfg08.html#a8456802b1bb1c5cb47a6d1941a0125cf">01243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg08_1_1cvmx__pci__cfg08__s.html">cvmx_pci_cfg08_s</a>               <a class="code" href="unioncvmx__pci__cfg08.html#a8456802b1bb1c5cb47a6d1941a0125cf">cn58xxp1</a>;
<a name="l01244"></a>01244 };
<a name="l01245"></a><a class="code" href="cvmx-pci-defs_8h.html#a90af607be02244dc21a4ffb7c15a5967">01245</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg08.html" title="cvmx_pci_cfg08">cvmx_pci_cfg08</a> <a class="code" href="unioncvmx__pci__cfg08.html" title="cvmx_pci_cfg08">cvmx_pci_cfg08_t</a>;
<a name="l01246"></a>01246 <span class="comment"></span>
<a name="l01247"></a>01247 <span class="comment">/**</span>
<a name="l01248"></a>01248 <span class="comment"> * cvmx_pci_cfg09</span>
<a name="l01249"></a>01249 <span class="comment"> *</span>
<a name="l01250"></a>01250 <span class="comment"> * PCI_CFG09 = Tenth 32-bits of PCI config space (Base Address Register 2 - High)</span>
<a name="l01251"></a>01251 <span class="comment"> *</span>
<a name="l01252"></a>01252 <span class="comment"> */</span>
<a name="l01253"></a><a class="code" href="unioncvmx__pci__cfg09.html">01253</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg09.html" title="cvmx_pci_cfg09">cvmx_pci_cfg09</a> {
<a name="l01254"></a><a class="code" href="unioncvmx__pci__cfg09.html#ac9ca8548ea633e0105cd08c7c6776d91">01254</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg09.html#ac9ca8548ea633e0105cd08c7c6776d91">u32</a>;
<a name="l01255"></a><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">01255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a> {
<a name="l01256"></a>01256 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01257"></a>01257 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html#abb0174260cf7121024baf8927d60901c">hbase</a>                        : 25; <span class="comment">/**&lt; Base Address[63:39] */</span>
<a name="l01258"></a>01258     uint32_t <a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html#a8b3da60480e9f3ad1937e3c84b7aa822">hbasez</a>                       : 7;  <span class="comment">/**&lt; Base Address[38:31]  (Read as Zero) */</span>
<a name="l01259"></a>01259 <span class="preprocessor">#else</span>
<a name="l01260"></a><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html#a8b3da60480e9f3ad1937e3c84b7aa822">01260</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html#a8b3da60480e9f3ad1937e3c84b7aa822">hbasez</a>                       : 7;
<a name="l01261"></a><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html#abb0174260cf7121024baf8927d60901c">01261</a>     uint32_t <a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html#abb0174260cf7121024baf8927d60901c">hbase</a>                        : 25;
<a name="l01262"></a>01262 <span class="preprocessor">#endif</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg09.html#a6d601c559cbd906f602e1fbaaa253133">s</a>;
<a name="l01264"></a><a class="code" href="unioncvmx__pci__cfg09.html#a59659917753e46d9b181710a46ab893b">01264</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a>               <a class="code" href="unioncvmx__pci__cfg09.html#a59659917753e46d9b181710a46ab893b">cn30xx</a>;
<a name="l01265"></a><a class="code" href="unioncvmx__pci__cfg09.html#a02c5fadfb2b0ff76cde5ac2412440c2b">01265</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a>               <a class="code" href="unioncvmx__pci__cfg09.html#a02c5fadfb2b0ff76cde5ac2412440c2b">cn31xx</a>;
<a name="l01266"></a><a class="code" href="unioncvmx__pci__cfg09.html#a67389e8ef8f2f59e67d831195cd2e041">01266</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a>               <a class="code" href="unioncvmx__pci__cfg09.html#a67389e8ef8f2f59e67d831195cd2e041">cn38xx</a>;
<a name="l01267"></a><a class="code" href="unioncvmx__pci__cfg09.html#ae8ce48e72e300c009afdcac9cb8b3103">01267</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a>               <a class="code" href="unioncvmx__pci__cfg09.html#ae8ce48e72e300c009afdcac9cb8b3103">cn38xxp2</a>;
<a name="l01268"></a><a class="code" href="unioncvmx__pci__cfg09.html#a0689a736218ff944641e9c67e793c9d3">01268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a>               <a class="code" href="unioncvmx__pci__cfg09.html#a0689a736218ff944641e9c67e793c9d3">cn50xx</a>;
<a name="l01269"></a><a class="code" href="unioncvmx__pci__cfg09.html#a7b0d3fd9f85f9e38ea5602c839616507">01269</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a>               <a class="code" href="unioncvmx__pci__cfg09.html#a7b0d3fd9f85f9e38ea5602c839616507">cn58xx</a>;
<a name="l01270"></a><a class="code" href="unioncvmx__pci__cfg09.html#a383df625cc674b9cf439bb1e2cc1738d">01270</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg09_1_1cvmx__pci__cfg09__s.html">cvmx_pci_cfg09_s</a>               <a class="code" href="unioncvmx__pci__cfg09.html#a383df625cc674b9cf439bb1e2cc1738d">cn58xxp1</a>;
<a name="l01271"></a>01271 };
<a name="l01272"></a><a class="code" href="cvmx-pci-defs_8h.html#a191f016d53e304602317f77c6a4faeff">01272</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg09.html" title="cvmx_pci_cfg09">cvmx_pci_cfg09</a> <a class="code" href="unioncvmx__pci__cfg09.html" title="cvmx_pci_cfg09">cvmx_pci_cfg09_t</a>;
<a name="l01273"></a>01273 <span class="comment"></span>
<a name="l01274"></a>01274 <span class="comment">/**</span>
<a name="l01275"></a>01275 <span class="comment"> * cvmx_pci_cfg10</span>
<a name="l01276"></a>01276 <span class="comment"> *</span>
<a name="l01277"></a>01277 <span class="comment"> * PCI_CFG10 = Eleventh 32-bits of PCI config space (Card Bus CIS Pointer)</span>
<a name="l01278"></a>01278 <span class="comment"> *</span>
<a name="l01279"></a>01279 <span class="comment"> */</span>
<a name="l01280"></a><a class="code" href="unioncvmx__pci__cfg10.html">01280</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg10.html" title="cvmx_pci_cfg10">cvmx_pci_cfg10</a> {
<a name="l01281"></a><a class="code" href="unioncvmx__pci__cfg10.html#a10ce282fcfc6eb654df778e251b84599">01281</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg10.html#a10ce282fcfc6eb654df778e251b84599">u32</a>;
<a name="l01282"></a><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">01282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a> {
<a name="l01283"></a>01283 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html#ad3a05ed296f8730764a64b2949bafc35">cisp</a>                         : 32; <span class="comment">/**&lt; CardBus CIS Pointer (UNUSED) */</span>
<a name="l01285"></a>01285 <span class="preprocessor">#else</span>
<a name="l01286"></a><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html#ad3a05ed296f8730764a64b2949bafc35">01286</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html#ad3a05ed296f8730764a64b2949bafc35">cisp</a>                         : 32;
<a name="l01287"></a>01287 <span class="preprocessor">#endif</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg10.html#a28ce831200ee8c940e5c56c5f84ec928">s</a>;
<a name="l01289"></a><a class="code" href="unioncvmx__pci__cfg10.html#a79663b36b1bcc55bfb4b81360e80d105">01289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a>               <a class="code" href="unioncvmx__pci__cfg10.html#a79663b36b1bcc55bfb4b81360e80d105">cn30xx</a>;
<a name="l01290"></a><a class="code" href="unioncvmx__pci__cfg10.html#ae3c3620aa29d1dccd93d5c81cf2ac9d6">01290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a>               <a class="code" href="unioncvmx__pci__cfg10.html#ae3c3620aa29d1dccd93d5c81cf2ac9d6">cn31xx</a>;
<a name="l01291"></a><a class="code" href="unioncvmx__pci__cfg10.html#a746c0ca1af7ff317323fa52f2bc29dc1">01291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a>               <a class="code" href="unioncvmx__pci__cfg10.html#a746c0ca1af7ff317323fa52f2bc29dc1">cn38xx</a>;
<a name="l01292"></a><a class="code" href="unioncvmx__pci__cfg10.html#a58a602c2d095e797b6a77797d0616134">01292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a>               <a class="code" href="unioncvmx__pci__cfg10.html#a58a602c2d095e797b6a77797d0616134">cn38xxp2</a>;
<a name="l01293"></a><a class="code" href="unioncvmx__pci__cfg10.html#a40b412b1e3f10b67139e9491b7089b9c">01293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a>               <a class="code" href="unioncvmx__pci__cfg10.html#a40b412b1e3f10b67139e9491b7089b9c">cn50xx</a>;
<a name="l01294"></a><a class="code" href="unioncvmx__pci__cfg10.html#aaaa66a1c7387cd5b7978b31ff4a6ed20">01294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a>               <a class="code" href="unioncvmx__pci__cfg10.html#aaaa66a1c7387cd5b7978b31ff4a6ed20">cn58xx</a>;
<a name="l01295"></a><a class="code" href="unioncvmx__pci__cfg10.html#a7c14c3870b7f680a76c4c732d13c656a">01295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg10_1_1cvmx__pci__cfg10__s.html">cvmx_pci_cfg10_s</a>               <a class="code" href="unioncvmx__pci__cfg10.html#a7c14c3870b7f680a76c4c732d13c656a">cn58xxp1</a>;
<a name="l01296"></a>01296 };
<a name="l01297"></a><a class="code" href="cvmx-pci-defs_8h.html#ad8cbe40967ae182ac6cfe1bc6f7ee863">01297</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg10.html" title="cvmx_pci_cfg10">cvmx_pci_cfg10</a> <a class="code" href="unioncvmx__pci__cfg10.html" title="cvmx_pci_cfg10">cvmx_pci_cfg10_t</a>;
<a name="l01298"></a>01298 <span class="comment"></span>
<a name="l01299"></a>01299 <span class="comment">/**</span>
<a name="l01300"></a>01300 <span class="comment"> * cvmx_pci_cfg11</span>
<a name="l01301"></a>01301 <span class="comment"> *</span>
<a name="l01302"></a>01302 <span class="comment"> * PCI_CFG11 = Twelfth 32-bits of PCI config space (SubSystem ID/Subsystem Vendor ID Register)</span>
<a name="l01303"></a>01303 <span class="comment"> *</span>
<a name="l01304"></a>01304 <span class="comment"> */</span>
<a name="l01305"></a><a class="code" href="unioncvmx__pci__cfg11.html">01305</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg11.html" title="cvmx_pci_cfg11">cvmx_pci_cfg11</a> {
<a name="l01306"></a><a class="code" href="unioncvmx__pci__cfg11.html#a1664760100addebd41f40cac58caeaa4">01306</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg11.html#a1664760100addebd41f40cac58caeaa4">u32</a>;
<a name="l01307"></a><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">01307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a> {
<a name="l01308"></a>01308 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html#a8f06cc622905fbafdbe82d3a832a90e9">ssid</a>                         : 16; <span class="comment">/**&lt; SubSystem ID */</span>
<a name="l01310"></a>01310     uint32_t <a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html#ac180667f9ba927f86652d4474d29ff8a">ssvid</a>                        : 16; <span class="comment">/**&lt; Subsystem Vendor ID */</span>
<a name="l01311"></a>01311 <span class="preprocessor">#else</span>
<a name="l01312"></a><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html#ac180667f9ba927f86652d4474d29ff8a">01312</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html#ac180667f9ba927f86652d4474d29ff8a">ssvid</a>                        : 16;
<a name="l01313"></a><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html#a8f06cc622905fbafdbe82d3a832a90e9">01313</a>     uint32_t <a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html#a8f06cc622905fbafdbe82d3a832a90e9">ssid</a>                         : 16;
<a name="l01314"></a>01314 <span class="preprocessor">#endif</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg11.html#adaf9f92ef81b56253bd275b7b2bcb0dc">s</a>;
<a name="l01316"></a><a class="code" href="unioncvmx__pci__cfg11.html#a6f137bc0fb94c0d7debed4442ae3f609">01316</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a>               <a class="code" href="unioncvmx__pci__cfg11.html#a6f137bc0fb94c0d7debed4442ae3f609">cn30xx</a>;
<a name="l01317"></a><a class="code" href="unioncvmx__pci__cfg11.html#acabde127b1305c427fc065d2fa39ff00">01317</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a>               <a class="code" href="unioncvmx__pci__cfg11.html#acabde127b1305c427fc065d2fa39ff00">cn31xx</a>;
<a name="l01318"></a><a class="code" href="unioncvmx__pci__cfg11.html#a2cb5b0d9220650cc22f3d524b2d73205">01318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a>               <a class="code" href="unioncvmx__pci__cfg11.html#a2cb5b0d9220650cc22f3d524b2d73205">cn38xx</a>;
<a name="l01319"></a><a class="code" href="unioncvmx__pci__cfg11.html#a7fcc4658e0b959abc4cdf1b1f05f2717">01319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a>               <a class="code" href="unioncvmx__pci__cfg11.html#a7fcc4658e0b959abc4cdf1b1f05f2717">cn38xxp2</a>;
<a name="l01320"></a><a class="code" href="unioncvmx__pci__cfg11.html#a00c3fb65b30347d7c10d565faa89c83e">01320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a>               <a class="code" href="unioncvmx__pci__cfg11.html#a00c3fb65b30347d7c10d565faa89c83e">cn50xx</a>;
<a name="l01321"></a><a class="code" href="unioncvmx__pci__cfg11.html#a5831df0b8d705706206ca6f3e32c0cf1">01321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a>               <a class="code" href="unioncvmx__pci__cfg11.html#a5831df0b8d705706206ca6f3e32c0cf1">cn58xx</a>;
<a name="l01322"></a><a class="code" href="unioncvmx__pci__cfg11.html#ac3bf9eae40aba71cd17c785dbd8ee17e">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg11_1_1cvmx__pci__cfg11__s.html">cvmx_pci_cfg11_s</a>               <a class="code" href="unioncvmx__pci__cfg11.html#ac3bf9eae40aba71cd17c785dbd8ee17e">cn58xxp1</a>;
<a name="l01323"></a>01323 };
<a name="l01324"></a><a class="code" href="cvmx-pci-defs_8h.html#a404ca2b4ac6d9ba1e3863640f0af2cc9">01324</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg11.html" title="cvmx_pci_cfg11">cvmx_pci_cfg11</a> <a class="code" href="unioncvmx__pci__cfg11.html" title="cvmx_pci_cfg11">cvmx_pci_cfg11_t</a>;
<a name="l01325"></a>01325 <span class="comment"></span>
<a name="l01326"></a>01326 <span class="comment">/**</span>
<a name="l01327"></a>01327 <span class="comment"> * cvmx_pci_cfg12</span>
<a name="l01328"></a>01328 <span class="comment"> *</span>
<a name="l01329"></a>01329 <span class="comment"> * PCI_CFG12 = Thirteenth 32-bits of PCI config space (Expansion ROM Base Address Register)</span>
<a name="l01330"></a>01330 <span class="comment"> *</span>
<a name="l01331"></a>01331 <span class="comment"> */</span>
<a name="l01332"></a><a class="code" href="unioncvmx__pci__cfg12.html">01332</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg12.html" title="cvmx_pci_cfg12">cvmx_pci_cfg12</a> {
<a name="l01333"></a><a class="code" href="unioncvmx__pci__cfg12.html#ae16f6a92cdc3683b0278b0675970967c">01333</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg12.html#ae16f6a92cdc3683b0278b0675970967c">u32</a>;
<a name="l01334"></a><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">01334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a> {
<a name="l01335"></a>01335 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#a62719514be1fa90e69be793dd7c701d8">erbar</a>                        : 16; <span class="comment">/**&lt; Expansion ROM Base Address[31:16] 64KB in size */</span>
<a name="l01337"></a>01337     uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#a4104418bc2311c5037e791c5c89ed85a">erbarz</a>                       : 5;  <span class="comment">/**&lt; Expansion ROM Base Base Address (Read as Zero) */</span>
<a name="l01338"></a>01338     uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#ae7d891013f8385c64bbd89ef4bf47f92">reserved_1_10</a>                : 10;
<a name="l01339"></a>01339     uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#aa98c10026ce6893b1087b53ffc223877">erbar_en</a>                     : 1;  <span class="comment">/**&lt; Expansion ROM Address Decode Enable */</span>
<a name="l01340"></a>01340 <span class="preprocessor">#else</span>
<a name="l01341"></a><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#aa98c10026ce6893b1087b53ffc223877">01341</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#aa98c10026ce6893b1087b53ffc223877">erbar_en</a>                     : 1;
<a name="l01342"></a><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#ae7d891013f8385c64bbd89ef4bf47f92">01342</a>     uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#ae7d891013f8385c64bbd89ef4bf47f92">reserved_1_10</a>                : 10;
<a name="l01343"></a><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#a4104418bc2311c5037e791c5c89ed85a">01343</a>     uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#a4104418bc2311c5037e791c5c89ed85a">erbarz</a>                       : 5;
<a name="l01344"></a><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#a62719514be1fa90e69be793dd7c701d8">01344</a>     uint32_t <a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html#a62719514be1fa90e69be793dd7c701d8">erbar</a>                        : 16;
<a name="l01345"></a>01345 <span class="preprocessor">#endif</span>
<a name="l01346"></a>01346 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg12.html#a26777cf21d674f73ba7a91d4a3c18d52">s</a>;
<a name="l01347"></a><a class="code" href="unioncvmx__pci__cfg12.html#ad2e67ebdb3c21fab144c36b5cef6aeb5">01347</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a>               <a class="code" href="unioncvmx__pci__cfg12.html#ad2e67ebdb3c21fab144c36b5cef6aeb5">cn30xx</a>;
<a name="l01348"></a><a class="code" href="unioncvmx__pci__cfg12.html#a70c0502c92038ccfebe87bb930f7ec81">01348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a>               <a class="code" href="unioncvmx__pci__cfg12.html#a70c0502c92038ccfebe87bb930f7ec81">cn31xx</a>;
<a name="l01349"></a><a class="code" href="unioncvmx__pci__cfg12.html#aa66995076373e30946c4c7f0dc3a9a72">01349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a>               <a class="code" href="unioncvmx__pci__cfg12.html#aa66995076373e30946c4c7f0dc3a9a72">cn38xx</a>;
<a name="l01350"></a><a class="code" href="unioncvmx__pci__cfg12.html#aa88947b0fb664cfd8d3ccf72c29f0cfa">01350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a>               <a class="code" href="unioncvmx__pci__cfg12.html#aa88947b0fb664cfd8d3ccf72c29f0cfa">cn38xxp2</a>;
<a name="l01351"></a><a class="code" href="unioncvmx__pci__cfg12.html#a5ba664e3b87c32f111f657efc3dc0080">01351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a>               <a class="code" href="unioncvmx__pci__cfg12.html#a5ba664e3b87c32f111f657efc3dc0080">cn50xx</a>;
<a name="l01352"></a><a class="code" href="unioncvmx__pci__cfg12.html#a3b81f1737899442c985a816d238eed59">01352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a>               <a class="code" href="unioncvmx__pci__cfg12.html#a3b81f1737899442c985a816d238eed59">cn58xx</a>;
<a name="l01353"></a><a class="code" href="unioncvmx__pci__cfg12.html#ada777a054dd9e41d11de56525d871805">01353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg12_1_1cvmx__pci__cfg12__s.html">cvmx_pci_cfg12_s</a>               <a class="code" href="unioncvmx__pci__cfg12.html#ada777a054dd9e41d11de56525d871805">cn58xxp1</a>;
<a name="l01354"></a>01354 };
<a name="l01355"></a><a class="code" href="cvmx-pci-defs_8h.html#aa20d03ce1c6d9fcf55628c84c61e3e0e">01355</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg12.html" title="cvmx_pci_cfg12">cvmx_pci_cfg12</a> <a class="code" href="unioncvmx__pci__cfg12.html" title="cvmx_pci_cfg12">cvmx_pci_cfg12_t</a>;
<a name="l01356"></a>01356 <span class="comment"></span>
<a name="l01357"></a>01357 <span class="comment">/**</span>
<a name="l01358"></a>01358 <span class="comment"> * cvmx_pci_cfg13</span>
<a name="l01359"></a>01359 <span class="comment"> *</span>
<a name="l01360"></a>01360 <span class="comment"> * PCI_CFG13 = Fourteenth 32-bits of PCI config space (Capabilities Pointer Register)</span>
<a name="l01361"></a>01361 <span class="comment"> *</span>
<a name="l01362"></a>01362 <span class="comment"> */</span>
<a name="l01363"></a><a class="code" href="unioncvmx__pci__cfg13.html">01363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg13.html" title="cvmx_pci_cfg13">cvmx_pci_cfg13</a> {
<a name="l01364"></a><a class="code" href="unioncvmx__pci__cfg13.html#a74843ff9e53841f09359511f5325a13d">01364</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg13.html#a74843ff9e53841f09359511f5325a13d">u32</a>;
<a name="l01365"></a><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">01365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a> {
<a name="l01366"></a>01366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html#a58a94e9f198a72ec660dfbad30cd3ce1">reserved_8_31</a>                : 24;
<a name="l01368"></a>01368     uint32_t <a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html#a1396eec44fa10eacc667c282e83cd425">cp</a>                           : 8;  <span class="comment">/**&lt; Capabilities Pointer */</span>
<a name="l01369"></a>01369 <span class="preprocessor">#else</span>
<a name="l01370"></a><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html#a1396eec44fa10eacc667c282e83cd425">01370</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html#a1396eec44fa10eacc667c282e83cd425">cp</a>                           : 8;
<a name="l01371"></a><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html#a58a94e9f198a72ec660dfbad30cd3ce1">01371</a>     uint32_t <a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html#a58a94e9f198a72ec660dfbad30cd3ce1">reserved_8_31</a>                : 24;
<a name="l01372"></a>01372 <span class="preprocessor">#endif</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg13.html#a4f71db646236aba963a73c1c361c493e">s</a>;
<a name="l01374"></a><a class="code" href="unioncvmx__pci__cfg13.html#aadae15c131d3d8ef32c8c16773d83799">01374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a>               <a class="code" href="unioncvmx__pci__cfg13.html#aadae15c131d3d8ef32c8c16773d83799">cn30xx</a>;
<a name="l01375"></a><a class="code" href="unioncvmx__pci__cfg13.html#acfcc0eb8dc92da5664c7674de1a6a964">01375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a>               <a class="code" href="unioncvmx__pci__cfg13.html#acfcc0eb8dc92da5664c7674de1a6a964">cn31xx</a>;
<a name="l01376"></a><a class="code" href="unioncvmx__pci__cfg13.html#a2803d80271385b404b088869b7f38d12">01376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a>               <a class="code" href="unioncvmx__pci__cfg13.html#a2803d80271385b404b088869b7f38d12">cn38xx</a>;
<a name="l01377"></a><a class="code" href="unioncvmx__pci__cfg13.html#a35c0d15aafd7ae1f5d580d4a3f66f5da">01377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a>               <a class="code" href="unioncvmx__pci__cfg13.html#a35c0d15aafd7ae1f5d580d4a3f66f5da">cn38xxp2</a>;
<a name="l01378"></a><a class="code" href="unioncvmx__pci__cfg13.html#acb73e8abd03b1415bb1352c4f62cc721">01378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a>               <a class="code" href="unioncvmx__pci__cfg13.html#acb73e8abd03b1415bb1352c4f62cc721">cn50xx</a>;
<a name="l01379"></a><a class="code" href="unioncvmx__pci__cfg13.html#ad7e7884d4565cd3b361812584f79626e">01379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a>               <a class="code" href="unioncvmx__pci__cfg13.html#ad7e7884d4565cd3b361812584f79626e">cn58xx</a>;
<a name="l01380"></a><a class="code" href="unioncvmx__pci__cfg13.html#ac24b671a2ebc7d5f03bf552236eb305f">01380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg13_1_1cvmx__pci__cfg13__s.html">cvmx_pci_cfg13_s</a>               <a class="code" href="unioncvmx__pci__cfg13.html#ac24b671a2ebc7d5f03bf552236eb305f">cn58xxp1</a>;
<a name="l01381"></a>01381 };
<a name="l01382"></a><a class="code" href="cvmx-pci-defs_8h.html#a2908de3892104fae97521f4886714d95">01382</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg13.html" title="cvmx_pci_cfg13">cvmx_pci_cfg13</a> <a class="code" href="unioncvmx__pci__cfg13.html" title="cvmx_pci_cfg13">cvmx_pci_cfg13_t</a>;
<a name="l01383"></a>01383 <span class="comment"></span>
<a name="l01384"></a>01384 <span class="comment">/**</span>
<a name="l01385"></a>01385 <span class="comment"> * cvmx_pci_cfg15</span>
<a name="l01386"></a>01386 <span class="comment"> *</span>
<a name="l01387"></a>01387 <span class="comment"> * PCI_CFG15 = Sixteenth 32-bits of PCI config space (INT/ARB/LATENCY Register)</span>
<a name="l01388"></a>01388 <span class="comment"> *</span>
<a name="l01389"></a>01389 <span class="comment"> */</span>
<a name="l01390"></a><a class="code" href="unioncvmx__pci__cfg15.html">01390</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg15.html" title="cvmx_pci_cfg15">cvmx_pci_cfg15</a> {
<a name="l01391"></a><a class="code" href="unioncvmx__pci__cfg15.html#a20fc05e331065286d0a120ce4e24f2f2">01391</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg15.html#a20fc05e331065286d0a120ce4e24f2f2">u32</a>;
<a name="l01392"></a><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">01392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a> {
<a name="l01393"></a>01393 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01394"></a>01394 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a539470a7d1ebfc33f5aca344b8ac258a">ml</a>                           : 8;  <span class="comment">/**&lt; Maximum Latency */</span>
<a name="l01395"></a>01395     uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a64d3a99d40a8e9c4b9bb2dccf1937522">mg</a>                           : 8;  <span class="comment">/**&lt; Minimum Grant */</span>
<a name="l01396"></a>01396     uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a6561e7c212a7a1512e662f481a38b4db">inta</a>                         : 8;  <span class="comment">/**&lt; Interrupt Pin (INTA#) */</span>
<a name="l01397"></a>01397     uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a60f5b012c4396477599c6de6e0867646">il</a>                           : 8;  <span class="comment">/**&lt; Interrupt Line */</span>
<a name="l01398"></a>01398 <span class="preprocessor">#else</span>
<a name="l01399"></a><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a60f5b012c4396477599c6de6e0867646">01399</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a60f5b012c4396477599c6de6e0867646">il</a>                           : 8;
<a name="l01400"></a><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a6561e7c212a7a1512e662f481a38b4db">01400</a>     uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a6561e7c212a7a1512e662f481a38b4db">inta</a>                         : 8;
<a name="l01401"></a><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a64d3a99d40a8e9c4b9bb2dccf1937522">01401</a>     uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a64d3a99d40a8e9c4b9bb2dccf1937522">mg</a>                           : 8;
<a name="l01402"></a><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a539470a7d1ebfc33f5aca344b8ac258a">01402</a>     uint32_t <a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html#a539470a7d1ebfc33f5aca344b8ac258a">ml</a>                           : 8;
<a name="l01403"></a>01403 <span class="preprocessor">#endif</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg15.html#a28e5a7ecf5a7ba5dba8cf1d89eb8560f">s</a>;
<a name="l01405"></a><a class="code" href="unioncvmx__pci__cfg15.html#a2feb42b12b7bfbee72e636cab3cc72ca">01405</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a>               <a class="code" href="unioncvmx__pci__cfg15.html#a2feb42b12b7bfbee72e636cab3cc72ca">cn30xx</a>;
<a name="l01406"></a><a class="code" href="unioncvmx__pci__cfg15.html#a93036d4c35fedf8deb451061d35e9e7d">01406</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a>               <a class="code" href="unioncvmx__pci__cfg15.html#a93036d4c35fedf8deb451061d35e9e7d">cn31xx</a>;
<a name="l01407"></a><a class="code" href="unioncvmx__pci__cfg15.html#a98dc08f5a9539475f2b53a5e792aa7bb">01407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a>               <a class="code" href="unioncvmx__pci__cfg15.html#a98dc08f5a9539475f2b53a5e792aa7bb">cn38xx</a>;
<a name="l01408"></a><a class="code" href="unioncvmx__pci__cfg15.html#a8e6c1454d5a6b12c3f2a9329978fac5b">01408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a>               <a class="code" href="unioncvmx__pci__cfg15.html#a8e6c1454d5a6b12c3f2a9329978fac5b">cn38xxp2</a>;
<a name="l01409"></a><a class="code" href="unioncvmx__pci__cfg15.html#aa4fb1a7a69ac14b5cee68bd5ef9f9118">01409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a>               <a class="code" href="unioncvmx__pci__cfg15.html#aa4fb1a7a69ac14b5cee68bd5ef9f9118">cn50xx</a>;
<a name="l01410"></a><a class="code" href="unioncvmx__pci__cfg15.html#ac882bddfcf519ddb5f793912ff6d35f7">01410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a>               <a class="code" href="unioncvmx__pci__cfg15.html#ac882bddfcf519ddb5f793912ff6d35f7">cn58xx</a>;
<a name="l01411"></a><a class="code" href="unioncvmx__pci__cfg15.html#a1ffdbbf9d2920d6af3f8d12d001526bb">01411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg15_1_1cvmx__pci__cfg15__s.html">cvmx_pci_cfg15_s</a>               <a class="code" href="unioncvmx__pci__cfg15.html#a1ffdbbf9d2920d6af3f8d12d001526bb">cn58xxp1</a>;
<a name="l01412"></a>01412 };
<a name="l01413"></a><a class="code" href="cvmx-pci-defs_8h.html#a2911f44788077bbd8e1d336c7034eb02">01413</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg15.html" title="cvmx_pci_cfg15">cvmx_pci_cfg15</a> <a class="code" href="unioncvmx__pci__cfg15.html" title="cvmx_pci_cfg15">cvmx_pci_cfg15_t</a>;
<a name="l01414"></a>01414 <span class="comment"></span>
<a name="l01415"></a>01415 <span class="comment">/**</span>
<a name="l01416"></a>01416 <span class="comment"> * cvmx_pci_cfg16</span>
<a name="l01417"></a>01417 <span class="comment"> *</span>
<a name="l01418"></a>01418 <span class="comment"> * PCI_CFG16 = Seventeenth 32-bits of PCI config space (Target Implementation Register)</span>
<a name="l01419"></a>01419 <span class="comment"> *</span>
<a name="l01420"></a>01420 <span class="comment"> */</span>
<a name="l01421"></a><a class="code" href="unioncvmx__pci__cfg16.html">01421</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg16.html" title="cvmx_pci_cfg16">cvmx_pci_cfg16</a> {
<a name="l01422"></a><a class="code" href="unioncvmx__pci__cfg16.html#ad5951d23871f6842ec7efba8a46bcefc">01422</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg16.html#ad5951d23871f6842ec7efba8a46bcefc">u32</a>;
<a name="l01423"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">01423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a> {
<a name="l01424"></a>01424 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#ad35fd11889ec0af9e099d04ac5c9395f">trdnpr</a>                       : 1;  <span class="comment">/**&lt; Target Read Delayed Transaction for I/O and</span>
<a name="l01426"></a>01426 <span class="comment">                                                         non-prefetchable regions discarded. */</span>
<a name="l01427"></a>01427     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aa319a5ea214249bd306d84d65bc6ef2a">trdard</a>                       : 1;  <span class="comment">/**&lt; Target Read Delayed Transaction for all regions</span>
<a name="l01428"></a>01428 <span class="comment">                                                         discarded. */</span>
<a name="l01429"></a>01429     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#ad10c01ad8d19ad7734c7984c79ffbe4d">rdsati</a>                       : 1;  <span class="comment">/**&lt; Target(I/O and Memory) Read Delayed/Split at</span>
<a name="l01430"></a>01430 <span class="comment">                                                          timeout/immediately (default timeout).</span>
<a name="l01431"></a>01431 <span class="comment">                                                         Note: OCTEON requires that this bit MBZ(must be zero). */</span>
<a name="l01432"></a>01432     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a163a228b247f5cd9aaa03c1e4716d1e8">trdrs</a>                        : 1;  <span class="comment">/**&lt; Target(I/O and Memory) Read Delayed/Split or Retry</span>
<a name="l01433"></a>01433 <span class="comment">                                                         select (of the application interface is not ready)</span>
<a name="l01434"></a>01434 <span class="comment">                                                          0 = Delayed Split Transaction</span>
<a name="l01435"></a>01435 <span class="comment">                                                          1 = Retry Transaction (always Immediate Retry, no</span>
<a name="l01436"></a>01436 <span class="comment">                                                              AT_REQ to application). */</span>
<a name="l01437"></a>01437     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#acf81b708239735108170dd8c20806c28">trtae</a>                        : 1;  <span class="comment">/**&lt; Target(I/O and Memory) Read Target Abort Enable</span>
<a name="l01438"></a>01438 <span class="comment">                                                         (if application interface is not ready at the</span>
<a name="l01439"></a>01439 <span class="comment">                                                         latency timeout).</span>
<a name="l01440"></a>01440 <span class="comment">                                                         Note: OCTEON as target will never target-abort,</span>
<a name="l01441"></a>01441 <span class="comment">                                                         therefore this bit should never be set. */</span>
<a name="l01442"></a>01442     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a48b13f452afa7a5dec6f853f10afc93d">twsei</a>                        : 1;  <span class="comment">/**&lt; Target(I/O) Write Split Enable (at timeout /</span>
<a name="l01443"></a>01443 <span class="comment">                                                         immediately; default timeout) */</span>
<a name="l01444"></a>01444     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aa2bb8fd680f1540ffb6fa43fc8dcb676">twsen</a>                        : 1;  <span class="comment">/**&lt; T(I/O) write split Enable (if the application</span>
<a name="l01445"></a>01445 <span class="comment">                                                         interface is not ready) */</span>
<a name="l01446"></a>01446     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aeb35ce0cfd4cf3b3257a9bbf4893ce0f">twtae</a>                        : 1;  <span class="comment">/**&lt; Target(I/O and Memory) Write Target Abort Enable</span>
<a name="l01447"></a>01447 <span class="comment">                                                         (if the application interface is not ready at the</span>
<a name="l01448"></a>01448 <span class="comment">                                                         start of the cycle).</span>
<a name="l01449"></a>01449 <span class="comment">                                                         Note: OCTEON as target will never target-abort,</span>
<a name="l01450"></a>01450 <span class="comment">                                                         therefore this bit should never be set. */</span>
<a name="l01451"></a>01451     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a19a2fae1e752ba639c4d78e4d17452a4">tmae</a>                         : 1;  <span class="comment">/**&lt; Target(Read/Write) Master Abort Enable; check</span>
<a name="l01452"></a>01452 <span class="comment">                                                         at the start of each transaction.</span>
<a name="l01453"></a>01453 <span class="comment">                                                         Note: This bit can be used to force a Master</span>
<a name="l01454"></a>01454 <span class="comment">                                                         Abort when OCTEON is acting as the intended target</span>
<a name="l01455"></a>01455 <span class="comment">                                                         device. */</span>
<a name="l01456"></a>01456     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a8d778337df39760561ad3176658f5f8a">tslte</a>                        : 3;  <span class="comment">/**&lt; Target Subsequent(2nd-last) Latency Timeout Enable</span>
<a name="l01457"></a>01457 <span class="comment">                                                         Valid range: [1..7] and 0=8. */</span>
<a name="l01458"></a>01458     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a941c4f88df04052385fa12169dce363d">tilt</a>                         : 4;  <span class="comment">/**&lt; Target Initial(1st data) Latency Timeout in PCI</span>
<a name="l01459"></a>01459 <span class="comment">                                                         ModeValid range: [8..15] and 0=16. */</span>
<a name="l01460"></a>01460     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a08c372d7adac3e931f601d56ff454d59">pbe</a>                          : 12; <span class="comment">/**&lt; Programmable Boundary Enable to disconnect/prefetch</span>
<a name="l01461"></a>01461 <span class="comment">                                                         for target burst read cycles to prefetchable</span>
<a name="l01462"></a>01462 <span class="comment">                                                         region in PCI. A value of 1 indicates end of</span>
<a name="l01463"></a>01463 <span class="comment">                                                         boundary (64 KB down to 16 Bytes). */</span>
<a name="l01464"></a>01464     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a2e37195307e205339ab0aca1c3b4b07f">dppmr</a>                        : 1;  <span class="comment">/**&lt; Disconnect/Prefetch to prefetchable memory</span>
<a name="l01465"></a>01465 <span class="comment">                                                         regions Enable. Prefetchable memory regions</span>
<a name="l01466"></a>01466 <span class="comment">                                                         are always disconnected on a region boundary.</span>
<a name="l01467"></a>01467 <span class="comment">                                                         Non-prefetchable regions for PCI are always</span>
<a name="l01468"></a>01468 <span class="comment">                                                         disconnected on the first transfer.</span>
<a name="l01469"></a>01469 <span class="comment">                                                         Note: OCTEON as target will never target-disconnect,</span>
<a name="l01470"></a>01470 <span class="comment">                                                         therefore this bit should never be set. */</span>
<a name="l01471"></a>01471     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a0b56532c1388739e2f74594dfdd9f956">reserved_2_2</a>                 : 1;
<a name="l01472"></a>01472     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#acd8013c229ded74b2a96755005fc5013">tswc</a>                         : 1;  <span class="comment">/**&lt; Target Split Write Control</span>
<a name="l01473"></a>01473 <span class="comment">                                                         0 = Blocks all requests except PMW</span>
<a name="l01474"></a>01474 <span class="comment">                                                         1 = Blocks all requests including PMW until</span>
<a name="l01475"></a>01475 <span class="comment">                                                             split completion occurs. */</span>
<a name="l01476"></a>01476     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a4924ff5b46ba8403bcfe9df1750eb702">mltd</a>                         : 1;  <span class="comment">/**&lt; Master Latency Timer Disable</span>
<a name="l01477"></a>01477 <span class="comment">                                                         Note: For OCTEON, it is recommended that this bit</span>
<a name="l01478"></a>01478 <span class="comment">                                                         be set(to disable the Master Latency timer). */</span>
<a name="l01479"></a>01479 <span class="preprocessor">#else</span>
<a name="l01480"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a4924ff5b46ba8403bcfe9df1750eb702">01480</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a4924ff5b46ba8403bcfe9df1750eb702">mltd</a>                         : 1;
<a name="l01481"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#acd8013c229ded74b2a96755005fc5013">01481</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#acd8013c229ded74b2a96755005fc5013">tswc</a>                         : 1;
<a name="l01482"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a0b56532c1388739e2f74594dfdd9f956">01482</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a0b56532c1388739e2f74594dfdd9f956">reserved_2_2</a>                 : 1;
<a name="l01483"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a2e37195307e205339ab0aca1c3b4b07f">01483</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a2e37195307e205339ab0aca1c3b4b07f">dppmr</a>                        : 1;
<a name="l01484"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a08c372d7adac3e931f601d56ff454d59">01484</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a08c372d7adac3e931f601d56ff454d59">pbe</a>                          : 12;
<a name="l01485"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a941c4f88df04052385fa12169dce363d">01485</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a941c4f88df04052385fa12169dce363d">tilt</a>                         : 4;
<a name="l01486"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a8d778337df39760561ad3176658f5f8a">01486</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a8d778337df39760561ad3176658f5f8a">tslte</a>                        : 3;
<a name="l01487"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a19a2fae1e752ba639c4d78e4d17452a4">01487</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a19a2fae1e752ba639c4d78e4d17452a4">tmae</a>                         : 1;
<a name="l01488"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aeb35ce0cfd4cf3b3257a9bbf4893ce0f">01488</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aeb35ce0cfd4cf3b3257a9bbf4893ce0f">twtae</a>                        : 1;
<a name="l01489"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aa2bb8fd680f1540ffb6fa43fc8dcb676">01489</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aa2bb8fd680f1540ffb6fa43fc8dcb676">twsen</a>                        : 1;
<a name="l01490"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a48b13f452afa7a5dec6f853f10afc93d">01490</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a48b13f452afa7a5dec6f853f10afc93d">twsei</a>                        : 1;
<a name="l01491"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#acf81b708239735108170dd8c20806c28">01491</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#acf81b708239735108170dd8c20806c28">trtae</a>                        : 1;
<a name="l01492"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a163a228b247f5cd9aaa03c1e4716d1e8">01492</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#a163a228b247f5cd9aaa03c1e4716d1e8">trdrs</a>                        : 1;
<a name="l01493"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#ad10c01ad8d19ad7734c7984c79ffbe4d">01493</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#ad10c01ad8d19ad7734c7984c79ffbe4d">rdsati</a>                       : 1;
<a name="l01494"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aa319a5ea214249bd306d84d65bc6ef2a">01494</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#aa319a5ea214249bd306d84d65bc6ef2a">trdard</a>                       : 1;
<a name="l01495"></a><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#ad35fd11889ec0af9e099d04ac5c9395f">01495</a>     uint32_t <a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html#ad35fd11889ec0af9e099d04ac5c9395f">trdnpr</a>                       : 1;
<a name="l01496"></a>01496 <span class="preprocessor">#endif</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg16.html#adbbfdd52caf4c1629b7d0a3de6bd1ce9">s</a>;
<a name="l01498"></a><a class="code" href="unioncvmx__pci__cfg16.html#a3fa7e28ae187f39cbbc5bada65f5468e">01498</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a>               <a class="code" href="unioncvmx__pci__cfg16.html#a3fa7e28ae187f39cbbc5bada65f5468e">cn30xx</a>;
<a name="l01499"></a><a class="code" href="unioncvmx__pci__cfg16.html#a34e7b655ce4d752aa8cbb784a7d569cc">01499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a>               <a class="code" href="unioncvmx__pci__cfg16.html#a34e7b655ce4d752aa8cbb784a7d569cc">cn31xx</a>;
<a name="l01500"></a><a class="code" href="unioncvmx__pci__cfg16.html#aee9820ffa37b62597692c80314f1c92d">01500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a>               <a class="code" href="unioncvmx__pci__cfg16.html#aee9820ffa37b62597692c80314f1c92d">cn38xx</a>;
<a name="l01501"></a><a class="code" href="unioncvmx__pci__cfg16.html#ad0036033f8da2e21c7934e479df53f28">01501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a>               <a class="code" href="unioncvmx__pci__cfg16.html#ad0036033f8da2e21c7934e479df53f28">cn38xxp2</a>;
<a name="l01502"></a><a class="code" href="unioncvmx__pci__cfg16.html#a8e5789ffe4b400a1154436be595d5c3d">01502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a>               <a class="code" href="unioncvmx__pci__cfg16.html#a8e5789ffe4b400a1154436be595d5c3d">cn50xx</a>;
<a name="l01503"></a><a class="code" href="unioncvmx__pci__cfg16.html#a17d8840b0e857d64f1a46630343ed8a8">01503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a>               <a class="code" href="unioncvmx__pci__cfg16.html#a17d8840b0e857d64f1a46630343ed8a8">cn58xx</a>;
<a name="l01504"></a><a class="code" href="unioncvmx__pci__cfg16.html#a39cf475a0e1ac859139c1b4d0be57dee">01504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg16_1_1cvmx__pci__cfg16__s.html">cvmx_pci_cfg16_s</a>               <a class="code" href="unioncvmx__pci__cfg16.html#a39cf475a0e1ac859139c1b4d0be57dee">cn58xxp1</a>;
<a name="l01505"></a>01505 };
<a name="l01506"></a><a class="code" href="cvmx-pci-defs_8h.html#a2c87146663e64c5b3109fe558fae1f31">01506</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg16.html" title="cvmx_pci_cfg16">cvmx_pci_cfg16</a> <a class="code" href="unioncvmx__pci__cfg16.html" title="cvmx_pci_cfg16">cvmx_pci_cfg16_t</a>;
<a name="l01507"></a>01507 <span class="comment"></span>
<a name="l01508"></a>01508 <span class="comment">/**</span>
<a name="l01509"></a>01509 <span class="comment"> * cvmx_pci_cfg17</span>
<a name="l01510"></a>01510 <span class="comment"> *</span>
<a name="l01511"></a>01511 <span class="comment"> * PCI_CFG17 = Eighteenth 32-bits of PCI config space (Target Split Completion Message</span>
<a name="l01512"></a>01512 <span class="comment"> * Enable Register)</span>
<a name="l01513"></a>01513 <span class="comment"> */</span>
<a name="l01514"></a><a class="code" href="unioncvmx__pci__cfg17.html">01514</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg17.html" title="cvmx_pci_cfg17">cvmx_pci_cfg17</a> {
<a name="l01515"></a><a class="code" href="unioncvmx__pci__cfg17.html#a717016e88dbea27a57b3fb942b5a7e16">01515</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg17.html#a717016e88dbea27a57b3fb942b5a7e16">u32</a>;
<a name="l01516"></a><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">01516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a> {
<a name="l01517"></a>01517 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html#a29b5ff816fde3ba92cac15451dee2918">tscme</a>                        : 32; <span class="comment">/**&lt; Target Split Completion Message Enable</span>
<a name="l01519"></a>01519 <span class="comment">                                                          [31:30]: 00</span>
<a name="l01520"></a>01520 <span class="comment">                                                          [29]: Split Completion Error Indication</span>
<a name="l01521"></a>01521 <span class="comment">                                                          [28]: 0</span>
<a name="l01522"></a>01522 <span class="comment">                                                          [27:20]: Split Completion Message Index</span>
<a name="l01523"></a>01523 <span class="comment">                                                          [19:0]: 0x00000</span>
<a name="l01524"></a>01524 <span class="comment">                                                         For OCTEON, this register is intended for debug use</span>
<a name="l01525"></a>01525 <span class="comment">                                                         only. (as such, it is recommended NOT to be written</span>
<a name="l01526"></a>01526 <span class="comment">                                                         with anything other than ZEROES). */</span>
<a name="l01527"></a>01527 <span class="preprocessor">#else</span>
<a name="l01528"></a><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html#a29b5ff816fde3ba92cac15451dee2918">01528</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html#a29b5ff816fde3ba92cac15451dee2918">tscme</a>                        : 32;
<a name="l01529"></a>01529 <span class="preprocessor">#endif</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg17.html#ad9c506dda08b46c6a8b36253caec5280">s</a>;
<a name="l01531"></a><a class="code" href="unioncvmx__pci__cfg17.html#a1f2790a4e39226f771ef57de51e64d58">01531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a>               <a class="code" href="unioncvmx__pci__cfg17.html#a1f2790a4e39226f771ef57de51e64d58">cn30xx</a>;
<a name="l01532"></a><a class="code" href="unioncvmx__pci__cfg17.html#ae59c376d6baf33f7b62e4af25140aecd">01532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a>               <a class="code" href="unioncvmx__pci__cfg17.html#ae59c376d6baf33f7b62e4af25140aecd">cn31xx</a>;
<a name="l01533"></a><a class="code" href="unioncvmx__pci__cfg17.html#ac45e650f727fa6856fd4fee94a608e62">01533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a>               <a class="code" href="unioncvmx__pci__cfg17.html#ac45e650f727fa6856fd4fee94a608e62">cn38xx</a>;
<a name="l01534"></a><a class="code" href="unioncvmx__pci__cfg17.html#a2363bd5a041a8feefa09c4bd4e71e0f3">01534</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a>               <a class="code" href="unioncvmx__pci__cfg17.html#a2363bd5a041a8feefa09c4bd4e71e0f3">cn38xxp2</a>;
<a name="l01535"></a><a class="code" href="unioncvmx__pci__cfg17.html#a45bbf5c68023bf4f9c54d99fd9a66709">01535</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a>               <a class="code" href="unioncvmx__pci__cfg17.html#a45bbf5c68023bf4f9c54d99fd9a66709">cn50xx</a>;
<a name="l01536"></a><a class="code" href="unioncvmx__pci__cfg17.html#a384872d505297a901ea03a82a7696066">01536</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a>               <a class="code" href="unioncvmx__pci__cfg17.html#a384872d505297a901ea03a82a7696066">cn58xx</a>;
<a name="l01537"></a><a class="code" href="unioncvmx__pci__cfg17.html#a28231f96bd9c499e5c27070c12f1aea7">01537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg17_1_1cvmx__pci__cfg17__s.html">cvmx_pci_cfg17_s</a>               <a class="code" href="unioncvmx__pci__cfg17.html#a28231f96bd9c499e5c27070c12f1aea7">cn58xxp1</a>;
<a name="l01538"></a>01538 };
<a name="l01539"></a><a class="code" href="cvmx-pci-defs_8h.html#aab2a4495e6d9d9b7f93cdde1eb015ae8">01539</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg17.html" title="cvmx_pci_cfg17">cvmx_pci_cfg17</a> <a class="code" href="unioncvmx__pci__cfg17.html" title="cvmx_pci_cfg17">cvmx_pci_cfg17_t</a>;
<a name="l01540"></a>01540 <span class="comment"></span>
<a name="l01541"></a>01541 <span class="comment">/**</span>
<a name="l01542"></a>01542 <span class="comment"> * cvmx_pci_cfg18</span>
<a name="l01543"></a>01543 <span class="comment"> *</span>
<a name="l01544"></a>01544 <span class="comment"> * PCI_CFG18 = Nineteenth 32-bits of PCI config space (Target Delayed/Split Request</span>
<a name="l01545"></a>01545 <span class="comment"> * Pending Sequences)</span>
<a name="l01546"></a>01546 <span class="comment"> */</span>
<a name="l01547"></a><a class="code" href="unioncvmx__pci__cfg18.html">01547</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg18.html" title="cvmx_pci_cfg18">cvmx_pci_cfg18</a> {
<a name="l01548"></a><a class="code" href="unioncvmx__pci__cfg18.html#acf32cb72fc6a8484998370c4d98e2d5a">01548</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg18.html#acf32cb72fc6a8484998370c4d98e2d5a">u32</a>;
<a name="l01549"></a><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">01549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a> {
<a name="l01550"></a>01550 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html#a8f25ea25cb21da22045c1e556e939915">tdsrps</a>                       : 32; <span class="comment">/**&lt; Target Delayed/Split Request Pending Sequences</span>
<a name="l01552"></a>01552 <span class="comment">                                                         The application uses this address to remove a</span>
<a name="l01553"></a>01553 <span class="comment">                                                         pending split sequence from the target queue by</span>
<a name="l01554"></a>01554 <span class="comment">                                                         clearing the appropriate bit. Example: Clearing [14]</span>
<a name="l01555"></a>01555 <span class="comment">                                                         clears the pending sequence \#14. An application</span>
<a name="l01556"></a>01556 <span class="comment">                                                         or configuration write to this address can clear this</span>
<a name="l01557"></a>01557 <span class="comment">                                                         register.</span>
<a name="l01558"></a>01558 <span class="comment">                                                         For OCTEON, this register is intended for debug use</span>
<a name="l01559"></a>01559 <span class="comment">                                                         only and MUST NEVER be written with anything other</span>
<a name="l01560"></a>01560 <span class="comment">                                                         than ZEROES. */</span>
<a name="l01561"></a>01561 <span class="preprocessor">#else</span>
<a name="l01562"></a><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html#a8f25ea25cb21da22045c1e556e939915">01562</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html#a8f25ea25cb21da22045c1e556e939915">tdsrps</a>                       : 32;
<a name="l01563"></a>01563 <span class="preprocessor">#endif</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg18.html#a70b0bf397ee7c57fb0c8467c800dd3bc">s</a>;
<a name="l01565"></a><a class="code" href="unioncvmx__pci__cfg18.html#a0ad038716cee683dc8df638e3083a523">01565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a>               <a class="code" href="unioncvmx__pci__cfg18.html#a0ad038716cee683dc8df638e3083a523">cn30xx</a>;
<a name="l01566"></a><a class="code" href="unioncvmx__pci__cfg18.html#aeb3859e427d744c39da9f3092854115b">01566</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a>               <a class="code" href="unioncvmx__pci__cfg18.html#aeb3859e427d744c39da9f3092854115b">cn31xx</a>;
<a name="l01567"></a><a class="code" href="unioncvmx__pci__cfg18.html#a82e5f8f54cc79a440159af685e872bca">01567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a>               <a class="code" href="unioncvmx__pci__cfg18.html#a82e5f8f54cc79a440159af685e872bca">cn38xx</a>;
<a name="l01568"></a><a class="code" href="unioncvmx__pci__cfg18.html#a52b448d3c57c4257cb23ec8a9dc94f9a">01568</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a>               <a class="code" href="unioncvmx__pci__cfg18.html#a52b448d3c57c4257cb23ec8a9dc94f9a">cn38xxp2</a>;
<a name="l01569"></a><a class="code" href="unioncvmx__pci__cfg18.html#aa4f03942ee473144934292f6c69f70f6">01569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a>               <a class="code" href="unioncvmx__pci__cfg18.html#aa4f03942ee473144934292f6c69f70f6">cn50xx</a>;
<a name="l01570"></a><a class="code" href="unioncvmx__pci__cfg18.html#a2747ec8712704b4051e9795fbbc72feb">01570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a>               <a class="code" href="unioncvmx__pci__cfg18.html#a2747ec8712704b4051e9795fbbc72feb">cn58xx</a>;
<a name="l01571"></a><a class="code" href="unioncvmx__pci__cfg18.html#a1d9e6a07b20487ac81df2eb11e7904ea">01571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg18_1_1cvmx__pci__cfg18__s.html">cvmx_pci_cfg18_s</a>               <a class="code" href="unioncvmx__pci__cfg18.html#a1d9e6a07b20487ac81df2eb11e7904ea">cn58xxp1</a>;
<a name="l01572"></a>01572 };
<a name="l01573"></a><a class="code" href="cvmx-pci-defs_8h.html#a6e36a4a98bc5ae1c8007af9f539249de">01573</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg18.html" title="cvmx_pci_cfg18">cvmx_pci_cfg18</a> <a class="code" href="unioncvmx__pci__cfg18.html" title="cvmx_pci_cfg18">cvmx_pci_cfg18_t</a>;
<a name="l01574"></a>01574 <span class="comment"></span>
<a name="l01575"></a>01575 <span class="comment">/**</span>
<a name="l01576"></a>01576 <span class="comment"> * cvmx_pci_cfg19</span>
<a name="l01577"></a>01577 <span class="comment"> *</span>
<a name="l01578"></a>01578 <span class="comment"> * PCI_CFG19 = Twentieth 32-bits of PCI config space (Master/Target Implementation Register)</span>
<a name="l01579"></a>01579 <span class="comment"> *</span>
<a name="l01580"></a>01580 <span class="comment"> */</span>
<a name="l01581"></a><a class="code" href="unioncvmx__pci__cfg19.html">01581</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg19.html" title="cvmx_pci_cfg19">cvmx_pci_cfg19</a> {
<a name="l01582"></a><a class="code" href="unioncvmx__pci__cfg19.html#aad8074bbbda106b3ae539ffab6d7fa69">01582</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg19.html#aad8074bbbda106b3ae539ffab6d7fa69">u32</a>;
<a name="l01583"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">01583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a> {
<a name="l01584"></a>01584 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a43e81a201ea79f98dd44dbc9c83f6f9f">mrbcm</a>                        : 1;  <span class="comment">/**&lt; Master Request (Memory Read) Byte Count/Byte</span>
<a name="l01586"></a>01586 <span class="comment">                                                         Enable select.</span>
<a name="l01587"></a>01587 <span class="comment">                                                           0 = Byte Enables valid. In PCI mode, a burst</span>
<a name="l01588"></a>01588 <span class="comment">                                                               transaction cannot be performed using</span>
<a name="l01589"></a>01589 <span class="comment">                                                               Memory Read command=4&apos;h6.</span>
<a name="l01590"></a>01590 <span class="comment">                                                           1 = DWORD Byte Count valid (default). In PCI</span>
<a name="l01591"></a>01591 <span class="comment">                                                               Mode, the memory read byte enables are</span>
<a name="l01592"></a>01592 <span class="comment">                                                               automatically generated by the core.</span>
<a name="l01593"></a>01593 <span class="comment">                                                          NOTE:  For OCTEON, this bit must always be one</span>
<a name="l01594"></a>01594 <span class="comment">                                                          for proper operation. */</span>
<a name="l01595"></a>01595     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a01bc9c76f270848568f682396a71f7c3">mrbci</a>                        : 1;  <span class="comment">/**&lt; Master Request (I/O and CR cycles) byte count/byte</span>
<a name="l01596"></a>01596 <span class="comment">                                                         enable select.</span>
<a name="l01597"></a>01597 <span class="comment">                                                           0 = Byte Enables valid (default)</span>
<a name="l01598"></a>01598 <span class="comment">                                                           1 = DWORD byte count valid</span>
<a name="l01599"></a>01599 <span class="comment">                                                          NOTE: For OCTEON, this bit must always be zero</span>
<a name="l01600"></a>01600 <span class="comment">                                                          for proper operation (in support of</span>
<a name="l01601"></a>01601 <span class="comment">                                                          Type0/1 Cfg Space accesses which require byte</span>
<a name="l01602"></a>01602 <span class="comment">                                                          enable generation directly from a read mask). */</span>
<a name="l01603"></a>01603     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#af5dd41c1f6c775d7febb307193c06cac">mdwe</a>                         : 1;  <span class="comment">/**&lt; Master (Retry) Deferred Write Enable (allow</span>
<a name="l01604"></a>01604 <span class="comment">                                                         read requests to pass).</span>
<a name="l01605"></a>01605 <span class="comment">                                                          NOTE: Applicable to PCI Mode I/O and memory</span>
<a name="l01606"></a>01606 <span class="comment">                                                          transactions only.</span>
<a name="l01607"></a>01607 <span class="comment">                                                           0 = New read requests are NOT accepted until</span>
<a name="l01608"></a>01608 <span class="comment">                                                               the current write cycle completes. [Reads</span>
<a name="l01609"></a>01609 <span class="comment">                                                               cannot pass writes]</span>
<a name="l01610"></a>01610 <span class="comment">                                                           1 = New read requests are accepted, even when</span>
<a name="l01611"></a>01611 <span class="comment">                                                               there is a write cycle pending [Reads can</span>
<a name="l01612"></a>01612 <span class="comment">                                                               pass writes].</span>
<a name="l01613"></a>01613 <span class="comment">                                                          NOTE: For OCTEON, this bit must always be zero</span>
<a name="l01614"></a>01614 <span class="comment">                                                          for proper operation. */</span>
<a name="l01615"></a>01615     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a2285da0b5e9f0bcd387fd7efe90b3030">mdre</a>                         : 1;  <span class="comment">/**&lt; Master (Retry) Deferred Read Enable (Allows</span>
<a name="l01616"></a>01616 <span class="comment">                                                         read/write requests to pass).</span>
<a name="l01617"></a>01617 <span class="comment">                                                          NOTE: Applicable to PCI mode I/O and memory</span>
<a name="l01618"></a>01618 <span class="comment">                                                          transactions only.</span>
<a name="l01619"></a>01619 <span class="comment">                                                           0 = New read/write requests are NOT accepted</span>
<a name="l01620"></a>01620 <span class="comment">                                                               until the current read cycle completes.</span>
<a name="l01621"></a>01621 <span class="comment">                                                               [Read/write requests CANNOT pass reads]</span>
<a name="l01622"></a>01622 <span class="comment">                                                           1 = New read/write requests are accepted, even</span>
<a name="l01623"></a>01623 <span class="comment">                                                               when there is a read cycle pending.</span>
<a name="l01624"></a>01624 <span class="comment">                                                               [Read/write requests CAN pass reads]</span>
<a name="l01625"></a>01625 <span class="comment">                                                          NOTE: For OCTEON, this bit must always be zero</span>
<a name="l01626"></a>01626 <span class="comment">                                                          for proper operation. */</span>
<a name="l01627"></a>01627     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab46c9c4906b5f92c85d7a4e7618dfc85">mdrimc</a>                       : 1;  <span class="comment">/**&lt; Master I/O Deferred/Split Request Outstanding</span>
<a name="l01628"></a>01628 <span class="comment">                                                         Maximum Count</span>
<a name="l01629"></a>01629 <span class="comment">                                                           0 = MDRRMC[26:24]</span>
<a name="l01630"></a>01630 <span class="comment">                                                           1 = 1 */</span>
<a name="l01631"></a>01631     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab0abb250eb5c3f289591c9d94f706f58">mdrrmc</a>                       : 3;  <span class="comment">/**&lt; Master Deferred Read Request Outstanding Max</span>
<a name="l01632"></a>01632 <span class="comment">                                                         Count (PCI only).</span>
<a name="l01633"></a>01633 <span class="comment">                                                          CR4C[26:24]  Max SAC cycles   MAX DAC cycles</span>
<a name="l01634"></a>01634 <span class="comment">                                                           000              8                4</span>
<a name="l01635"></a>01635 <span class="comment">                                                           001              1                0</span>
<a name="l01636"></a>01636 <span class="comment">                                                           010              2                1</span>
<a name="l01637"></a>01637 <span class="comment">                                                           011              3                1</span>
<a name="l01638"></a>01638 <span class="comment">                                                           100              4                2</span>
<a name="l01639"></a>01639 <span class="comment">                                                           101              5                2</span>
<a name="l01640"></a>01640 <span class="comment">                                                           110              6                3</span>
<a name="l01641"></a>01641 <span class="comment">                                                           111              7                3</span>
<a name="l01642"></a>01642 <span class="comment">                                                          For example, if these bits are programmed to</span>
<a name="l01643"></a>01643 <span class="comment">                                                          100, the core can support 2 DAC cycles, 4 SAC</span>
<a name="l01644"></a>01644 <span class="comment">                                                          cycles or a combination of 1 DAC and 2 SAC cycles.</span>
<a name="l01645"></a>01645 <span class="comment">                                                          NOTE: For the PCI-X maximum outstanding split</span>
<a name="l01646"></a>01646 <span class="comment">                                                          transactions, refer to CRE0[22:20] */</span>
<a name="l01647"></a>01647     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a778f21f8e46d6b4dd3f4125730ee152b">tmes</a>                         : 8;  <span class="comment">/**&lt; Target/Master Error Sequence \# */</span>
<a name="l01648"></a>01648     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a4b6fa282e8d8d28c232ada18626c687a">teci</a>                         : 1;  <span class="comment">/**&lt; Target Error Command Indication</span>
<a name="l01649"></a>01649 <span class="comment">                                                         0 = Delayed/Split</span>
<a name="l01650"></a>01650 <span class="comment">                                                         1 = Others */</span>
<a name="l01651"></a>01651     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae0539d841de023d5a5914242a665b9bb">tmei</a>                         : 1;  <span class="comment">/**&lt; Target/Master Error Indication</span>
<a name="l01652"></a>01652 <span class="comment">                                                         0 = Target</span>
<a name="l01653"></a>01653 <span class="comment">                                                         1 = Master */</span>
<a name="l01654"></a>01654     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a295e114c875c5099eb3c569b2998910a">tmse</a>                         : 1;  <span class="comment">/**&lt; Target/Master System Error. This bit is set</span>
<a name="l01655"></a>01655 <span class="comment">                                                         whenever ATM_SERR_O is active. */</span>
<a name="l01656"></a>01656     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a2f28afde04979e932e1f37bc65395a9a">tmdpes</a>                       : 1;  <span class="comment">/**&lt; Target/Master Data PERR# error status. This</span>
<a name="l01657"></a>01657 <span class="comment">                                                         bit is set whenever ATM_DATA_PERR_O is active. */</span>
<a name="l01658"></a>01658     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a463b90bfbdb99a592acbbff2425022fe">tmapes</a>                       : 1;  <span class="comment">/**&lt; Target/Master Address PERR# error status. This</span>
<a name="l01659"></a>01659 <span class="comment">                                                         bit is set whenever ATM_ADDR_PERR_O is active. */</span>
<a name="l01660"></a>01660     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#acf7a0dc3581e65b9300d1f9c1f3c95ac">reserved_9_10</a>                : 2;
<a name="l01661"></a>01661     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae45ef41791bcbc0003c5bf1c633fb149">tibcd</a>                        : 1;  <span class="comment">/**&lt; Target Illegal I/O DWORD byte combinations detected. */</span>
<a name="l01662"></a>01662     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae42dede316a2887623b572a50ec3211d">tibde</a>                        : 1;  <span class="comment">/**&lt; Target Illegal I/O DWORD byte detection enable */</span>
<a name="l01663"></a>01663     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a0e71d1f90a4a660eb148300ec2fb0f55">reserved_6_6</a>                 : 1;
<a name="l01664"></a>01664     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a1c0d35e6bc062f313995c2cf45ddbbdf">tidomc</a>                       : 1;  <span class="comment">/**&lt; Target I/O Delayed/Split request outstanding</span>
<a name="l01665"></a>01665 <span class="comment">                                                         maximum count.</span>
<a name="l01666"></a>01666 <span class="comment">                                                          0 = TDOMC[4:0]</span>
<a name="l01667"></a>01667 <span class="comment">                                                          1 = 1 */</span>
<a name="l01668"></a>01668     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab3052a4419f42fdac76555cc2b4db65b">tdomc</a>                        : 5;  <span class="comment">/**&lt; Target Delayed/Split request outstanding maximum</span>
<a name="l01669"></a>01669 <span class="comment">                                                         count. [1..31] and 0=32.</span>
<a name="l01670"></a>01670 <span class="comment">                                                         NOTE: If the user programs these bits beyond the</span>
<a name="l01671"></a>01671 <span class="comment">                                                         Designed Maximum outstanding count, then the</span>
<a name="l01672"></a>01672 <span class="comment">                                                         designed maximum table depth will be used instead.</span>
<a name="l01673"></a>01673 <span class="comment">                                                         No additional Deferred/Split transactions will be</span>
<a name="l01674"></a>01674 <span class="comment">                                                         accepted if this outstanding maximum count</span>
<a name="l01675"></a>01675 <span class="comment">                                                         is reached. Furthermore, no additional</span>
<a name="l01676"></a>01676 <span class="comment">                                                         deferred/split transactions will be accepted if</span>
<a name="l01677"></a>01677 <span class="comment">                                                         the I/O delay/ I/O Split Request outstanding</span>
<a name="l01678"></a>01678 <span class="comment">                                                         maximum is reached.</span>
<a name="l01679"></a>01679 <span class="comment">                                                         NOTE: For OCTEON in PCI Mode, this field MUST BE</span>
<a name="l01680"></a>01680 <span class="comment">                                                         programmed to 1. (OCTEON can only handle 1 delayed</span>
<a name="l01681"></a>01681 <span class="comment">                                                         read at a time).</span>
<a name="l01682"></a>01682 <span class="comment">                                                         For OCTEON in PCIX Mode, this field can range from</span>
<a name="l01683"></a>01683 <span class="comment">                                                         1-4. (The designed maximum table depth is 4</span>
<a name="l01684"></a>01684 <span class="comment">                                                         for PCIX mode splits). */</span>
<a name="l01685"></a>01685 <span class="preprocessor">#else</span>
<a name="l01686"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab3052a4419f42fdac76555cc2b4db65b">01686</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab3052a4419f42fdac76555cc2b4db65b">tdomc</a>                        : 5;
<a name="l01687"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a1c0d35e6bc062f313995c2cf45ddbbdf">01687</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a1c0d35e6bc062f313995c2cf45ddbbdf">tidomc</a>                       : 1;
<a name="l01688"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a0e71d1f90a4a660eb148300ec2fb0f55">01688</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a0e71d1f90a4a660eb148300ec2fb0f55">reserved_6_6</a>                 : 1;
<a name="l01689"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae42dede316a2887623b572a50ec3211d">01689</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae42dede316a2887623b572a50ec3211d">tibde</a>                        : 1;
<a name="l01690"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae45ef41791bcbc0003c5bf1c633fb149">01690</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae45ef41791bcbc0003c5bf1c633fb149">tibcd</a>                        : 1;
<a name="l01691"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#acf7a0dc3581e65b9300d1f9c1f3c95ac">01691</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#acf7a0dc3581e65b9300d1f9c1f3c95ac">reserved_9_10</a>                : 2;
<a name="l01692"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a463b90bfbdb99a592acbbff2425022fe">01692</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a463b90bfbdb99a592acbbff2425022fe">tmapes</a>                       : 1;
<a name="l01693"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a2f28afde04979e932e1f37bc65395a9a">01693</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a2f28afde04979e932e1f37bc65395a9a">tmdpes</a>                       : 1;
<a name="l01694"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a295e114c875c5099eb3c569b2998910a">01694</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a295e114c875c5099eb3c569b2998910a">tmse</a>                         : 1;
<a name="l01695"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae0539d841de023d5a5914242a665b9bb">01695</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ae0539d841de023d5a5914242a665b9bb">tmei</a>                         : 1;
<a name="l01696"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a4b6fa282e8d8d28c232ada18626c687a">01696</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a4b6fa282e8d8d28c232ada18626c687a">teci</a>                         : 1;
<a name="l01697"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a778f21f8e46d6b4dd3f4125730ee152b">01697</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a778f21f8e46d6b4dd3f4125730ee152b">tmes</a>                         : 8;
<a name="l01698"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab0abb250eb5c3f289591c9d94f706f58">01698</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab0abb250eb5c3f289591c9d94f706f58">mdrrmc</a>                       : 3;
<a name="l01699"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab46c9c4906b5f92c85d7a4e7618dfc85">01699</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#ab46c9c4906b5f92c85d7a4e7618dfc85">mdrimc</a>                       : 1;
<a name="l01700"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a2285da0b5e9f0bcd387fd7efe90b3030">01700</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a2285da0b5e9f0bcd387fd7efe90b3030">mdre</a>                         : 1;
<a name="l01701"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#af5dd41c1f6c775d7febb307193c06cac">01701</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#af5dd41c1f6c775d7febb307193c06cac">mdwe</a>                         : 1;
<a name="l01702"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a01bc9c76f270848568f682396a71f7c3">01702</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a01bc9c76f270848568f682396a71f7c3">mrbci</a>                        : 1;
<a name="l01703"></a><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a43e81a201ea79f98dd44dbc9c83f6f9f">01703</a>     uint32_t <a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html#a43e81a201ea79f98dd44dbc9c83f6f9f">mrbcm</a>                        : 1;
<a name="l01704"></a>01704 <span class="preprocessor">#endif</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg19.html#a31df6f4cdec3bd9e557a7974e1775fae">s</a>;
<a name="l01706"></a><a class="code" href="unioncvmx__pci__cfg19.html#a8aedd6fe375e2eee5e78da5762b5219c">01706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a>               <a class="code" href="unioncvmx__pci__cfg19.html#a8aedd6fe375e2eee5e78da5762b5219c">cn30xx</a>;
<a name="l01707"></a><a class="code" href="unioncvmx__pci__cfg19.html#ad7bd7f31ab17bbabda90e19e87d66a9b">01707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a>               <a class="code" href="unioncvmx__pci__cfg19.html#ad7bd7f31ab17bbabda90e19e87d66a9b">cn31xx</a>;
<a name="l01708"></a><a class="code" href="unioncvmx__pci__cfg19.html#add85a38b2d8b107608301851f7de5fa6">01708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a>               <a class="code" href="unioncvmx__pci__cfg19.html#add85a38b2d8b107608301851f7de5fa6">cn38xx</a>;
<a name="l01709"></a><a class="code" href="unioncvmx__pci__cfg19.html#ad09c37587da681f3f3b273e28aabdc99">01709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a>               <a class="code" href="unioncvmx__pci__cfg19.html#ad09c37587da681f3f3b273e28aabdc99">cn38xxp2</a>;
<a name="l01710"></a><a class="code" href="unioncvmx__pci__cfg19.html#a3a99a2ff89b440f05bf6950f6b905314">01710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a>               <a class="code" href="unioncvmx__pci__cfg19.html#a3a99a2ff89b440f05bf6950f6b905314">cn50xx</a>;
<a name="l01711"></a><a class="code" href="unioncvmx__pci__cfg19.html#a4f4f2cf1f173def57b955658c5673ecb">01711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a>               <a class="code" href="unioncvmx__pci__cfg19.html#a4f4f2cf1f173def57b955658c5673ecb">cn58xx</a>;
<a name="l01712"></a><a class="code" href="unioncvmx__pci__cfg19.html#ae79bba88c13ea64b37db20f3a271d6fc">01712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg19_1_1cvmx__pci__cfg19__s.html">cvmx_pci_cfg19_s</a>               <a class="code" href="unioncvmx__pci__cfg19.html#ae79bba88c13ea64b37db20f3a271d6fc">cn58xxp1</a>;
<a name="l01713"></a>01713 };
<a name="l01714"></a><a class="code" href="cvmx-pci-defs_8h.html#a6cf209f63e19c6c7b355baa587686a1e">01714</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg19.html" title="cvmx_pci_cfg19">cvmx_pci_cfg19</a> <a class="code" href="unioncvmx__pci__cfg19.html" title="cvmx_pci_cfg19">cvmx_pci_cfg19_t</a>;
<a name="l01715"></a>01715 <span class="comment"></span>
<a name="l01716"></a>01716 <span class="comment">/**</span>
<a name="l01717"></a>01717 <span class="comment"> * cvmx_pci_cfg20</span>
<a name="l01718"></a>01718 <span class="comment"> *</span>
<a name="l01719"></a>01719 <span class="comment"> * PCI_CFG20 = Twenty-first 32-bits of PCI config space (Master Deferred/Split Sequence Pending)</span>
<a name="l01720"></a>01720 <span class="comment"> *</span>
<a name="l01721"></a>01721 <span class="comment"> */</span>
<a name="l01722"></a><a class="code" href="unioncvmx__pci__cfg20.html">01722</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg20.html" title="cvmx_pci_cfg20">cvmx_pci_cfg20</a> {
<a name="l01723"></a><a class="code" href="unioncvmx__pci__cfg20.html#aa631107d3b246cf6873ceeabfaaabc4a">01723</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg20.html#aa631107d3b246cf6873ceeabfaaabc4a">u32</a>;
<a name="l01724"></a><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">01724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a> {
<a name="l01725"></a>01725 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01726"></a>01726 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html#a8e195f9878ddce4ee7cb0d8beb18362b">mdsp</a>                         : 32; <span class="comment">/**&lt; Master Deferred/Split sequence Pending</span>
<a name="l01727"></a>01727 <span class="comment">                                                         For OCTEON, this register is intended for debug use</span>
<a name="l01728"></a>01728 <span class="comment">                                                         only and MUST NEVER be written with anything other</span>
<a name="l01729"></a>01729 <span class="comment">                                                         than ZEROES. */</span>
<a name="l01730"></a>01730 <span class="preprocessor">#else</span>
<a name="l01731"></a><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html#a8e195f9878ddce4ee7cb0d8beb18362b">01731</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html#a8e195f9878ddce4ee7cb0d8beb18362b">mdsp</a>                         : 32;
<a name="l01732"></a>01732 <span class="preprocessor">#endif</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg20.html#ab225e9b51b80623a9b2a15e89d6b3459">s</a>;
<a name="l01734"></a><a class="code" href="unioncvmx__pci__cfg20.html#a4224698fc47dc0d4cc39bda555bc3592">01734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a>               <a class="code" href="unioncvmx__pci__cfg20.html#a4224698fc47dc0d4cc39bda555bc3592">cn30xx</a>;
<a name="l01735"></a><a class="code" href="unioncvmx__pci__cfg20.html#aea85b7ba7942adc593e871bfaba04751">01735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a>               <a class="code" href="unioncvmx__pci__cfg20.html#aea85b7ba7942adc593e871bfaba04751">cn31xx</a>;
<a name="l01736"></a><a class="code" href="unioncvmx__pci__cfg20.html#a6aaa073eead4d7fc0e9412e5b0c0db23">01736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a>               <a class="code" href="unioncvmx__pci__cfg20.html#a6aaa073eead4d7fc0e9412e5b0c0db23">cn38xx</a>;
<a name="l01737"></a><a class="code" href="unioncvmx__pci__cfg20.html#a22bdd4e611bfc21e25e009a27c1e5999">01737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a>               <a class="code" href="unioncvmx__pci__cfg20.html#a22bdd4e611bfc21e25e009a27c1e5999">cn38xxp2</a>;
<a name="l01738"></a><a class="code" href="unioncvmx__pci__cfg20.html#a5eb11249617bfb1cbf4fd06205062e26">01738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a>               <a class="code" href="unioncvmx__pci__cfg20.html#a5eb11249617bfb1cbf4fd06205062e26">cn50xx</a>;
<a name="l01739"></a><a class="code" href="unioncvmx__pci__cfg20.html#aba655b04155922661542915acad019ca">01739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a>               <a class="code" href="unioncvmx__pci__cfg20.html#aba655b04155922661542915acad019ca">cn58xx</a>;
<a name="l01740"></a><a class="code" href="unioncvmx__pci__cfg20.html#a43a4e10aba12833e330a64b5532e21ab">01740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg20_1_1cvmx__pci__cfg20__s.html">cvmx_pci_cfg20_s</a>               <a class="code" href="unioncvmx__pci__cfg20.html#a43a4e10aba12833e330a64b5532e21ab">cn58xxp1</a>;
<a name="l01741"></a>01741 };
<a name="l01742"></a><a class="code" href="cvmx-pci-defs_8h.html#aa3a822351db1d9cf0bd1ef7ea845de64">01742</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg20.html" title="cvmx_pci_cfg20">cvmx_pci_cfg20</a> <a class="code" href="unioncvmx__pci__cfg20.html" title="cvmx_pci_cfg20">cvmx_pci_cfg20_t</a>;
<a name="l01743"></a>01743 <span class="comment"></span>
<a name="l01744"></a>01744 <span class="comment">/**</span>
<a name="l01745"></a>01745 <span class="comment"> * cvmx_pci_cfg21</span>
<a name="l01746"></a>01746 <span class="comment"> *</span>
<a name="l01747"></a>01747 <span class="comment"> * PCI_CFG21 = Twenty-second 32-bits of PCI config space (Master Split Completion Message Register)</span>
<a name="l01748"></a>01748 <span class="comment"> *</span>
<a name="l01749"></a>01749 <span class="comment"> */</span>
<a name="l01750"></a><a class="code" href="unioncvmx__pci__cfg21.html">01750</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg21.html" title="cvmx_pci_cfg21">cvmx_pci_cfg21</a> {
<a name="l01751"></a><a class="code" href="unioncvmx__pci__cfg21.html#a9a5dee8dfdafb012469e5c1c65d08f23">01751</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg21.html#a9a5dee8dfdafb012469e5c1c65d08f23">u32</a>;
<a name="l01752"></a><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">01752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a> {
<a name="l01753"></a>01753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01754"></a>01754 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html#a2ea2b02f4939ada1894a5e1f322a0474">scmre</a>                        : 32; <span class="comment">/**&lt; Master Split Completion message received with</span>
<a name="l01755"></a>01755 <span class="comment">                                                         error message.</span>
<a name="l01756"></a>01756 <span class="comment">                                                         For OCTEON, this register is intended for debug use</span>
<a name="l01757"></a>01757 <span class="comment">                                                         only and MUST NEVER be written with anything other</span>
<a name="l01758"></a>01758 <span class="comment">                                                         than ZEROES. */</span>
<a name="l01759"></a>01759 <span class="preprocessor">#else</span>
<a name="l01760"></a><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html#a2ea2b02f4939ada1894a5e1f322a0474">01760</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html#a2ea2b02f4939ada1894a5e1f322a0474">scmre</a>                        : 32;
<a name="l01761"></a>01761 <span class="preprocessor">#endif</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg21.html#a7de6bb86a2311df535cf5f9e53bf0844">s</a>;
<a name="l01763"></a><a class="code" href="unioncvmx__pci__cfg21.html#a1c4d38b2d29f3de5c236239e11006f78">01763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a>               <a class="code" href="unioncvmx__pci__cfg21.html#a1c4d38b2d29f3de5c236239e11006f78">cn30xx</a>;
<a name="l01764"></a><a class="code" href="unioncvmx__pci__cfg21.html#abcdf8e0b19d4643d772627d73ad52cdc">01764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a>               <a class="code" href="unioncvmx__pci__cfg21.html#abcdf8e0b19d4643d772627d73ad52cdc">cn31xx</a>;
<a name="l01765"></a><a class="code" href="unioncvmx__pci__cfg21.html#aad299f0e912b1db33f05c749928a3015">01765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a>               <a class="code" href="unioncvmx__pci__cfg21.html#aad299f0e912b1db33f05c749928a3015">cn38xx</a>;
<a name="l01766"></a><a class="code" href="unioncvmx__pci__cfg21.html#a154c74e697b340f0fc4e4dec432418d5">01766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a>               <a class="code" href="unioncvmx__pci__cfg21.html#a154c74e697b340f0fc4e4dec432418d5">cn38xxp2</a>;
<a name="l01767"></a><a class="code" href="unioncvmx__pci__cfg21.html#a6489c1ae379918829e34b195f8855b05">01767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a>               <a class="code" href="unioncvmx__pci__cfg21.html#a6489c1ae379918829e34b195f8855b05">cn50xx</a>;
<a name="l01768"></a><a class="code" href="unioncvmx__pci__cfg21.html#ad0fc44370e33c9e6b5e1e72f46eedf15">01768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a>               <a class="code" href="unioncvmx__pci__cfg21.html#ad0fc44370e33c9e6b5e1e72f46eedf15">cn58xx</a>;
<a name="l01769"></a><a class="code" href="unioncvmx__pci__cfg21.html#aa1348303cfe888810fee739b8ddb5a47">01769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg21_1_1cvmx__pci__cfg21__s.html">cvmx_pci_cfg21_s</a>               <a class="code" href="unioncvmx__pci__cfg21.html#aa1348303cfe888810fee739b8ddb5a47">cn58xxp1</a>;
<a name="l01770"></a>01770 };
<a name="l01771"></a><a class="code" href="cvmx-pci-defs_8h.html#a569a3ec3a24d20b5dd8b6cad9dc9fb9a">01771</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg21.html" title="cvmx_pci_cfg21">cvmx_pci_cfg21</a> <a class="code" href="unioncvmx__pci__cfg21.html" title="cvmx_pci_cfg21">cvmx_pci_cfg21_t</a>;
<a name="l01772"></a>01772 <span class="comment"></span>
<a name="l01773"></a>01773 <span class="comment">/**</span>
<a name="l01774"></a>01774 <span class="comment"> * cvmx_pci_cfg22</span>
<a name="l01775"></a>01775 <span class="comment"> *</span>
<a name="l01776"></a>01776 <span class="comment"> * PCI_CFG22 = Twenty-third 32-bits of PCI config space (Master Arbiter Control Register)</span>
<a name="l01777"></a>01777 <span class="comment"> *</span>
<a name="l01778"></a>01778 <span class="comment"> */</span>
<a name="l01779"></a><a class="code" href="unioncvmx__pci__cfg22.html">01779</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg22.html" title="cvmx_pci_cfg22">cvmx_pci_cfg22</a> {
<a name="l01780"></a><a class="code" href="unioncvmx__pci__cfg22.html#ac54b2e197ed615595d780a8f25f008be">01780</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg22.html#ac54b2e197ed615595d780a8f25f008be">u32</a>;
<a name="l01781"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">01781</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a> {
<a name="l01782"></a>01782 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a9913c16370cefd5e7ee710624dc3dc15">mac</a>                          : 7;  <span class="comment">/**&lt; Master Arbiter Control</span>
<a name="l01784"></a>01784 <span class="comment">                                                         [31:26]: Used only in Fixed Priority mode</span>
<a name="l01785"></a>01785 <span class="comment">                                                                  (when [25]=1)</span>
<a name="l01786"></a>01786 <span class="comment">                                                         [31:30]: MSI Request</span>
<a name="l01787"></a>01787 <span class="comment">                                                            00 = Highest Priority</span>
<a name="l01788"></a>01788 <span class="comment">                                                            01 = Medium Priority</span>
<a name="l01789"></a>01789 <span class="comment">                                                            10 = Lowest Priority</span>
<a name="l01790"></a>01790 <span class="comment">                                                            11 = RESERVED</span>
<a name="l01791"></a>01791 <span class="comment">                                                         [29:28]: Target Split Completion</span>
<a name="l01792"></a>01792 <span class="comment">                                                            00 = Highest Priority</span>
<a name="l01793"></a>01793 <span class="comment">                                                            01 = Medium Priority</span>
<a name="l01794"></a>01794 <span class="comment">                                                            10 = Lowest Priority</span>
<a name="l01795"></a>01795 <span class="comment">                                                            11 = RESERVED</span>
<a name="l01796"></a>01796 <span class="comment">                                                         [27:26]: New Request; Deferred Read,Deferred Write</span>
<a name="l01797"></a>01797 <span class="comment">                                                            00 = Highest Priority</span>
<a name="l01798"></a>01798 <span class="comment">                                                            01 = Medium Priority</span>
<a name="l01799"></a>01799 <span class="comment">                                                            10 = Lowest Priority</span>
<a name="l01800"></a>01800 <span class="comment">                                                            11 = RESERVED</span>
<a name="l01801"></a>01801 <span class="comment">                                                         [25]: Fixed/Round Robin Priority Selector</span>
<a name="l01802"></a>01802 <span class="comment">                                                            0 = Round Robin</span>
<a name="l01803"></a>01803 <span class="comment">                                                            1 = Fixed</span>
<a name="l01804"></a>01804 <span class="comment">                                                         NOTE: When [25]=1(fixed priority), the three levels</span>
<a name="l01805"></a>01805 <span class="comment">                                                         [31:26] MUST BE programmed to have mutually exclusive</span>
<a name="l01806"></a>01806 <span class="comment">                                                         priority levels for proper operation. (Failure to do</span>
<a name="l01807"></a>01807 <span class="comment">                                                         so may result in PCI hangs). */</span>
<a name="l01808"></a>01808     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#ae39847d08845ae9bb938badf8feca355">reserved_19_24</a>               : 6;
<a name="l01809"></a>01809     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#ae55c8ae01d43aa3c2f790036fe30997e">flush</a>                        : 1;  <span class="comment">/**&lt; AM_DO_FLUSH_I control</span>
<a name="l01810"></a>01810 <span class="comment">                                                         NOTE: This bit MUST BE ONE for proper OCTEON operation */</span>
<a name="l01811"></a>01811     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a2e09f346bda6b8472b061bc33da3488e">mra</a>                          : 1;  <span class="comment">/**&lt; Master Retry Aborted */</span>
<a name="l01812"></a>01812     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a37be36ea451c66d88593fbb6059663f3">mtta</a>                         : 1;  <span class="comment">/**&lt; Master TRDY timeout aborted */</span>
<a name="l01813"></a>01813     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a1cf40a66cdee98653c0087e800c41cff">mrv</a>                          : 8;  <span class="comment">/**&lt; Master Retry Value [1..255] and 0=infinite */</span>
<a name="l01814"></a>01814     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a6d8dc6ad56183bdb914a7fc608f8c9c6">mttv</a>                         : 8;  <span class="comment">/**&lt; Master TRDY timeout value [1..255] and 0=disabled</span>
<a name="l01815"></a>01815 <span class="comment">                                                         NOTE: For OCTEON, this bit must always be zero</span>
<a name="l01816"></a>01816 <span class="comment">                                                         for proper operation. (OCTEON does not support</span>
<a name="l01817"></a>01817 <span class="comment">                                                         master TRDY timeout - target is expected to be</span>
<a name="l01818"></a>01818 <span class="comment">                                                         well behaved). */</span>
<a name="l01819"></a>01819 <span class="preprocessor">#else</span>
<a name="l01820"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a6d8dc6ad56183bdb914a7fc608f8c9c6">01820</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a6d8dc6ad56183bdb914a7fc608f8c9c6">mttv</a>                         : 8;
<a name="l01821"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a1cf40a66cdee98653c0087e800c41cff">01821</a>     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a1cf40a66cdee98653c0087e800c41cff">mrv</a>                          : 8;
<a name="l01822"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a37be36ea451c66d88593fbb6059663f3">01822</a>     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a37be36ea451c66d88593fbb6059663f3">mtta</a>                         : 1;
<a name="l01823"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a2e09f346bda6b8472b061bc33da3488e">01823</a>     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a2e09f346bda6b8472b061bc33da3488e">mra</a>                          : 1;
<a name="l01824"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#ae55c8ae01d43aa3c2f790036fe30997e">01824</a>     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#ae55c8ae01d43aa3c2f790036fe30997e">flush</a>                        : 1;
<a name="l01825"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#ae39847d08845ae9bb938badf8feca355">01825</a>     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#ae39847d08845ae9bb938badf8feca355">reserved_19_24</a>               : 6;
<a name="l01826"></a><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a9913c16370cefd5e7ee710624dc3dc15">01826</a>     uint32_t <a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html#a9913c16370cefd5e7ee710624dc3dc15">mac</a>                          : 7;
<a name="l01827"></a>01827 <span class="preprocessor">#endif</span>
<a name="l01828"></a>01828 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg22.html#a914589d02654877044f42d2c44d1632c">s</a>;
<a name="l01829"></a><a class="code" href="unioncvmx__pci__cfg22.html#af20e791a400980df1712b696ba1b2654">01829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a>               <a class="code" href="unioncvmx__pci__cfg22.html#af20e791a400980df1712b696ba1b2654">cn30xx</a>;
<a name="l01830"></a><a class="code" href="unioncvmx__pci__cfg22.html#ac71e6286f44331d093d361547a7d2bc9">01830</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a>               <a class="code" href="unioncvmx__pci__cfg22.html#ac71e6286f44331d093d361547a7d2bc9">cn31xx</a>;
<a name="l01831"></a><a class="code" href="unioncvmx__pci__cfg22.html#a51867e525af16fea9c17a4fab5d85925">01831</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a>               <a class="code" href="unioncvmx__pci__cfg22.html#a51867e525af16fea9c17a4fab5d85925">cn38xx</a>;
<a name="l01832"></a><a class="code" href="unioncvmx__pci__cfg22.html#a1e496ffdd39858f7b3f4f97ae992ec09">01832</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a>               <a class="code" href="unioncvmx__pci__cfg22.html#a1e496ffdd39858f7b3f4f97ae992ec09">cn38xxp2</a>;
<a name="l01833"></a><a class="code" href="unioncvmx__pci__cfg22.html#aec36d6fca83977ef08c89a0fa9a898ef">01833</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a>               <a class="code" href="unioncvmx__pci__cfg22.html#aec36d6fca83977ef08c89a0fa9a898ef">cn50xx</a>;
<a name="l01834"></a><a class="code" href="unioncvmx__pci__cfg22.html#a5fc26a0443a265047c59cb37a9334628">01834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a>               <a class="code" href="unioncvmx__pci__cfg22.html#a5fc26a0443a265047c59cb37a9334628">cn58xx</a>;
<a name="l01835"></a><a class="code" href="unioncvmx__pci__cfg22.html#ac7369444f8fef138d339c4b16852a64c">01835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg22_1_1cvmx__pci__cfg22__s.html">cvmx_pci_cfg22_s</a>               <a class="code" href="unioncvmx__pci__cfg22.html#ac7369444f8fef138d339c4b16852a64c">cn58xxp1</a>;
<a name="l01836"></a>01836 };
<a name="l01837"></a><a class="code" href="cvmx-pci-defs_8h.html#ac9aea3d92061da3ede43b8625b165c51">01837</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg22.html" title="cvmx_pci_cfg22">cvmx_pci_cfg22</a> <a class="code" href="unioncvmx__pci__cfg22.html" title="cvmx_pci_cfg22">cvmx_pci_cfg22_t</a>;
<a name="l01838"></a>01838 <span class="comment"></span>
<a name="l01839"></a>01839 <span class="comment">/**</span>
<a name="l01840"></a>01840 <span class="comment"> * cvmx_pci_cfg56</span>
<a name="l01841"></a>01841 <span class="comment"> *</span>
<a name="l01842"></a>01842 <span class="comment"> * PCI_CFG56 = Fifty-seventh 32-bits of PCI config space (PCIX Capabilities Register)</span>
<a name="l01843"></a>01843 <span class="comment"> *</span>
<a name="l01844"></a>01844 <span class="comment"> */</span>
<a name="l01845"></a><a class="code" href="unioncvmx__pci__cfg56.html">01845</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg56.html" title="cvmx_pci_cfg56">cvmx_pci_cfg56</a> {
<a name="l01846"></a><a class="code" href="unioncvmx__pci__cfg56.html#a1b2b11b0205bbde474f4f370a5086afd">01846</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg56.html#a1b2b11b0205bbde474f4f370a5086afd">u32</a>;
<a name="l01847"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">01847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a> {
<a name="l01848"></a>01848 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa21d551b6cdaf336b9fc23bd9fbc114f">reserved_23_31</a>               : 9;
<a name="l01850"></a>01850     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#ab7c46044f356d66d16c6a34f751f1f62">most</a>                         : 3;  <span class="comment">/**&lt; Maximum outstanding Split transactions</span>
<a name="l01851"></a>01851 <span class="comment">                                                           Encoded Value    \#Max outstanding splits</span>
<a name="l01852"></a>01852 <span class="comment">                                                               000                   1</span>
<a name="l01853"></a>01853 <span class="comment">                                                               001                   2</span>
<a name="l01854"></a>01854 <span class="comment">                                                               010                   3</span>
<a name="l01855"></a>01855 <span class="comment">                                                               011                   4</span>
<a name="l01856"></a>01856 <span class="comment">                                                               100                   8</span>
<a name="l01857"></a>01857 <span class="comment">                                                               101                   8(clamped)</span>
<a name="l01858"></a>01858 <span class="comment">                                                               110                   8(clamped)</span>
<a name="l01859"></a>01859 <span class="comment">                                                               111                   8(clamped)</span>
<a name="l01860"></a>01860 <span class="comment">                                                         NOTE: OCTEON only supports upto a MAXIMUM of 8</span>
<a name="l01861"></a>01861 <span class="comment">                                                         outstanding master split transactions. */</span>
<a name="l01862"></a>01862     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa6910c8045a4d5ea91d1c4dafd17e369">mmbc</a>                         : 2;  <span class="comment">/**&lt; Maximum Memory Byte Count</span>
<a name="l01863"></a>01863 <span class="comment">                                                                 [0=512B,1=1024B,2=2048B,3=4096B]</span>
<a name="l01864"></a>01864 <span class="comment">                                                         NOTE: OCTEON does not support this field and has</span>
<a name="l01865"></a>01865 <span class="comment">                                                         no effect on limiting the maximum memory byte count. */</span>
<a name="l01866"></a>01866     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#a82b639d3b7042eb47aa9e5051673b0b2">roe</a>                          : 1;  <span class="comment">/**&lt; Relaxed Ordering Enable */</span>
<a name="l01867"></a>01867     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa3ee82b8854dd6be9b56bd04b2a3b78e">dpere</a>                        : 1;  <span class="comment">/**&lt; Data Parity Error Recovery Enable */</span>
<a name="l01868"></a>01868     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#abb1e2e428901b83624a1e9ac9226b757">ncp</a>                          : 8;  <span class="comment">/**&lt; Next Capability Pointer */</span>
<a name="l01869"></a>01869     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#ac29a4f506762a81ff5f2549e34f97060">pxcid</a>                        : 8;  <span class="comment">/**&lt; PCI-X Capability ID */</span>
<a name="l01870"></a>01870 <span class="preprocessor">#else</span>
<a name="l01871"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#ac29a4f506762a81ff5f2549e34f97060">01871</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#ac29a4f506762a81ff5f2549e34f97060">pxcid</a>                        : 8;
<a name="l01872"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#abb1e2e428901b83624a1e9ac9226b757">01872</a>     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#abb1e2e428901b83624a1e9ac9226b757">ncp</a>                          : 8;
<a name="l01873"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa3ee82b8854dd6be9b56bd04b2a3b78e">01873</a>     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa3ee82b8854dd6be9b56bd04b2a3b78e">dpere</a>                        : 1;
<a name="l01874"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#a82b639d3b7042eb47aa9e5051673b0b2">01874</a>     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#a82b639d3b7042eb47aa9e5051673b0b2">roe</a>                          : 1;
<a name="l01875"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa6910c8045a4d5ea91d1c4dafd17e369">01875</a>     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa6910c8045a4d5ea91d1c4dafd17e369">mmbc</a>                         : 2;
<a name="l01876"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#ab7c46044f356d66d16c6a34f751f1f62">01876</a>     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#ab7c46044f356d66d16c6a34f751f1f62">most</a>                         : 3;
<a name="l01877"></a><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa21d551b6cdaf336b9fc23bd9fbc114f">01877</a>     uint32_t <a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html#aa21d551b6cdaf336b9fc23bd9fbc114f">reserved_23_31</a>               : 9;
<a name="l01878"></a>01878 <span class="preprocessor">#endif</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg56.html#acd1a9888c098e07a9cb213613ef44cad">s</a>;
<a name="l01880"></a><a class="code" href="unioncvmx__pci__cfg56.html#a49578d92ff9fad0a9be747ab7c8e216d">01880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a>               <a class="code" href="unioncvmx__pci__cfg56.html#a49578d92ff9fad0a9be747ab7c8e216d">cn30xx</a>;
<a name="l01881"></a><a class="code" href="unioncvmx__pci__cfg56.html#aff4cd9403a9e2007b8765b4de25dc774">01881</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a>               <a class="code" href="unioncvmx__pci__cfg56.html#aff4cd9403a9e2007b8765b4de25dc774">cn31xx</a>;
<a name="l01882"></a><a class="code" href="unioncvmx__pci__cfg56.html#a7824da68c5a25cedd309ca1177653af4">01882</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a>               <a class="code" href="unioncvmx__pci__cfg56.html#a7824da68c5a25cedd309ca1177653af4">cn38xx</a>;
<a name="l01883"></a><a class="code" href="unioncvmx__pci__cfg56.html#af21533048b5a1dcd235d90784f3b70c4">01883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a>               <a class="code" href="unioncvmx__pci__cfg56.html#af21533048b5a1dcd235d90784f3b70c4">cn38xxp2</a>;
<a name="l01884"></a><a class="code" href="unioncvmx__pci__cfg56.html#a95e4120241cdaaad1265af4d1cc21926">01884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a>               <a class="code" href="unioncvmx__pci__cfg56.html#a95e4120241cdaaad1265af4d1cc21926">cn50xx</a>;
<a name="l01885"></a><a class="code" href="unioncvmx__pci__cfg56.html#ad5c7d8cadd5c81e11118e5c0acab0e01">01885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a>               <a class="code" href="unioncvmx__pci__cfg56.html#ad5c7d8cadd5c81e11118e5c0acab0e01">cn58xx</a>;
<a name="l01886"></a><a class="code" href="unioncvmx__pci__cfg56.html#ac9d7f5edada731ac0b0cfc9763118ba7">01886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg56_1_1cvmx__pci__cfg56__s.html">cvmx_pci_cfg56_s</a>               <a class="code" href="unioncvmx__pci__cfg56.html#ac9d7f5edada731ac0b0cfc9763118ba7">cn58xxp1</a>;
<a name="l01887"></a>01887 };
<a name="l01888"></a><a class="code" href="cvmx-pci-defs_8h.html#af4d964349a5aba536e1a47c84391d3ae">01888</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg56.html" title="cvmx_pci_cfg56">cvmx_pci_cfg56</a> <a class="code" href="unioncvmx__pci__cfg56.html" title="cvmx_pci_cfg56">cvmx_pci_cfg56_t</a>;
<a name="l01889"></a>01889 <span class="comment"></span>
<a name="l01890"></a>01890 <span class="comment">/**</span>
<a name="l01891"></a>01891 <span class="comment"> * cvmx_pci_cfg57</span>
<a name="l01892"></a>01892 <span class="comment"> *</span>
<a name="l01893"></a>01893 <span class="comment"> * PCI_CFG57 = Fifty-eigth 32-bits of PCI config space (PCIX Status Register)</span>
<a name="l01894"></a>01894 <span class="comment"> *</span>
<a name="l01895"></a>01895 <span class="comment"> */</span>
<a name="l01896"></a><a class="code" href="unioncvmx__pci__cfg57.html">01896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg57.html" title="cvmx_pci_cfg57">cvmx_pci_cfg57</a> {
<a name="l01897"></a><a class="code" href="unioncvmx__pci__cfg57.html#ac72d05130487d405a1d27f1ebbacb999">01897</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg57.html#ac72d05130487d405a1d27f1ebbacb999">u32</a>;
<a name="l01898"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">01898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a> {
<a name="l01899"></a>01899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01900"></a>01900 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a665cbb85d78c738b79f74cd240eb1258">reserved_30_31</a>               : 2;
<a name="l01901"></a>01901     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a2a53793980268ea1add2d3fd4d9e78eb">scemr</a>                        : 1;  <span class="comment">/**&lt; Split Completion Error Message Received */</span>
<a name="l01902"></a>01902     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a33d38d0ab3b0c91794ba35c7f73b48ae">mcrsd</a>                        : 3;  <span class="comment">/**&lt; Maximum Cumulative Read Size designed */</span>
<a name="l01903"></a>01903     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#abf89f12d8a2a768d802ad162a0dba388">mostd</a>                        : 3;  <span class="comment">/**&lt; Maximum Outstanding Split transaction designed */</span>
<a name="l01904"></a>01904     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#ad01e256a18052d184b0b53c0d983a7cc">mmrbcd</a>                       : 2;  <span class="comment">/**&lt; Maximum Memory Read byte count designed */</span>
<a name="l01905"></a>01905     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a2cd3e00716054bf53fe9e55b4fa9352d">dc</a>                           : 1;  <span class="comment">/**&lt; Device Complexity</span>
<a name="l01906"></a>01906 <span class="comment">                                                         0 = Simple Device</span>
<a name="l01907"></a>01907 <span class="comment">                                                         1 = Bridge Device */</span>
<a name="l01908"></a>01908     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#ad1e63c3f9bb3f19a9cdb6140bdda7eb3">usc</a>                          : 1;  <span class="comment">/**&lt; Unexpected Split Completion */</span>
<a name="l01909"></a>01909     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a715213745d608e07fbc217192c97fca4">scd</a>                          : 1;  <span class="comment">/**&lt; Split Completion Discarded */</span>
<a name="l01910"></a>01910     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a50bed23a5838a7d7649d1444f818fe7a">m133</a>                         : 1;  <span class="comment">/**&lt; 133MHz Capable */</span>
<a name="l01911"></a>01911     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a15ced5a58d85df186e497b1d2ed5023a">w64</a>                          : 1;  <span class="comment">/**&lt; Indicates a 32b(=0) or 64b(=1) device */</span>
<a name="l01912"></a>01912     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a9dc1af5327198eae30635c5194213428">bn</a>                           : 8;  <span class="comment">/**&lt; Bus Number. Updated on all configuration write</span>
<a name="l01913"></a>01913 <span class="comment">                                                         (0x11=PCI)             cycles. Its value is dependent upon the PCI/X</span>
<a name="l01914"></a>01914 <span class="comment">                                                         (0xFF=PCIX)            mode. */</span>
<a name="l01915"></a>01915     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a58c87907a13432962c9902ce4b88af9e">dn</a>                           : 5;  <span class="comment">/**&lt; Device Number. Updated on all configuration</span>
<a name="l01916"></a>01916 <span class="comment">                                                         write cycles. */</span>
<a name="l01917"></a>01917     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a06b1944a0430a87132d54362d04bb47f">fn</a>                           : 3;  <span class="comment">/**&lt; Function Number */</span>
<a name="l01918"></a>01918 <span class="preprocessor">#else</span>
<a name="l01919"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a06b1944a0430a87132d54362d04bb47f">01919</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a06b1944a0430a87132d54362d04bb47f">fn</a>                           : 3;
<a name="l01920"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a58c87907a13432962c9902ce4b88af9e">01920</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a58c87907a13432962c9902ce4b88af9e">dn</a>                           : 5;
<a name="l01921"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a9dc1af5327198eae30635c5194213428">01921</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a9dc1af5327198eae30635c5194213428">bn</a>                           : 8;
<a name="l01922"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a15ced5a58d85df186e497b1d2ed5023a">01922</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a15ced5a58d85df186e497b1d2ed5023a">w64</a>                          : 1;
<a name="l01923"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a50bed23a5838a7d7649d1444f818fe7a">01923</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a50bed23a5838a7d7649d1444f818fe7a">m133</a>                         : 1;
<a name="l01924"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a715213745d608e07fbc217192c97fca4">01924</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a715213745d608e07fbc217192c97fca4">scd</a>                          : 1;
<a name="l01925"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#ad1e63c3f9bb3f19a9cdb6140bdda7eb3">01925</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#ad1e63c3f9bb3f19a9cdb6140bdda7eb3">usc</a>                          : 1;
<a name="l01926"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a2cd3e00716054bf53fe9e55b4fa9352d">01926</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a2cd3e00716054bf53fe9e55b4fa9352d">dc</a>                           : 1;
<a name="l01927"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#ad01e256a18052d184b0b53c0d983a7cc">01927</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#ad01e256a18052d184b0b53c0d983a7cc">mmrbcd</a>                       : 2;
<a name="l01928"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#abf89f12d8a2a768d802ad162a0dba388">01928</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#abf89f12d8a2a768d802ad162a0dba388">mostd</a>                        : 3;
<a name="l01929"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a33d38d0ab3b0c91794ba35c7f73b48ae">01929</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a33d38d0ab3b0c91794ba35c7f73b48ae">mcrsd</a>                        : 3;
<a name="l01930"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a2a53793980268ea1add2d3fd4d9e78eb">01930</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a2a53793980268ea1add2d3fd4d9e78eb">scemr</a>                        : 1;
<a name="l01931"></a><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a665cbb85d78c738b79f74cd240eb1258">01931</a>     uint32_t <a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html#a665cbb85d78c738b79f74cd240eb1258">reserved_30_31</a>               : 2;
<a name="l01932"></a>01932 <span class="preprocessor">#endif</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg57.html#a97ec3d9df16518eb8ccd3b9b542682aa">s</a>;
<a name="l01934"></a><a class="code" href="unioncvmx__pci__cfg57.html#ad6f90afb0ea3ad73908c32ca08818a3a">01934</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a>               <a class="code" href="unioncvmx__pci__cfg57.html#ad6f90afb0ea3ad73908c32ca08818a3a">cn30xx</a>;
<a name="l01935"></a><a class="code" href="unioncvmx__pci__cfg57.html#ad6e47cafd2f8bcf3797e26f449cf70ee">01935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a>               <a class="code" href="unioncvmx__pci__cfg57.html#ad6e47cafd2f8bcf3797e26f449cf70ee">cn31xx</a>;
<a name="l01936"></a><a class="code" href="unioncvmx__pci__cfg57.html#a972444b027d0ffac37970197a53eb119">01936</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a>               <a class="code" href="unioncvmx__pci__cfg57.html#a972444b027d0ffac37970197a53eb119">cn38xx</a>;
<a name="l01937"></a><a class="code" href="unioncvmx__pci__cfg57.html#a9c72123c7a1006293bd3ff5420673950">01937</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a>               <a class="code" href="unioncvmx__pci__cfg57.html#a9c72123c7a1006293bd3ff5420673950">cn38xxp2</a>;
<a name="l01938"></a><a class="code" href="unioncvmx__pci__cfg57.html#a2f5fdcb35db8fe7750dd85f21efe40f3">01938</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a>               <a class="code" href="unioncvmx__pci__cfg57.html#a2f5fdcb35db8fe7750dd85f21efe40f3">cn50xx</a>;
<a name="l01939"></a><a class="code" href="unioncvmx__pci__cfg57.html#acacab10b37bf2bfcfe88e78d5af4d5eb">01939</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a>               <a class="code" href="unioncvmx__pci__cfg57.html#acacab10b37bf2bfcfe88e78d5af4d5eb">cn58xx</a>;
<a name="l01940"></a><a class="code" href="unioncvmx__pci__cfg57.html#ac44854e484e9ee60515b12ef1e68d459">01940</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg57_1_1cvmx__pci__cfg57__s.html">cvmx_pci_cfg57_s</a>               <a class="code" href="unioncvmx__pci__cfg57.html#ac44854e484e9ee60515b12ef1e68d459">cn58xxp1</a>;
<a name="l01941"></a>01941 };
<a name="l01942"></a><a class="code" href="cvmx-pci-defs_8h.html#aae349dc8732b35004af6d5e0d3fd0220">01942</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg57.html" title="cvmx_pci_cfg57">cvmx_pci_cfg57</a> <a class="code" href="unioncvmx__pci__cfg57.html" title="cvmx_pci_cfg57">cvmx_pci_cfg57_t</a>;
<a name="l01943"></a>01943 <span class="comment"></span>
<a name="l01944"></a>01944 <span class="comment">/**</span>
<a name="l01945"></a>01945 <span class="comment"> * cvmx_pci_cfg58</span>
<a name="l01946"></a>01946 <span class="comment"> *</span>
<a name="l01947"></a>01947 <span class="comment"> * PCI_CFG58 = Fifty-ninth 32-bits of PCI config space (Power Management Capabilities Register)</span>
<a name="l01948"></a>01948 <span class="comment"> *</span>
<a name="l01949"></a>01949 <span class="comment"> */</span>
<a name="l01950"></a><a class="code" href="unioncvmx__pci__cfg58.html">01950</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg58.html" title="cvmx_pci_cfg58">cvmx_pci_cfg58</a> {
<a name="l01951"></a><a class="code" href="unioncvmx__pci__cfg58.html#adf1fb0a59a61e360c29937df8681891b">01951</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg58.html#adf1fb0a59a61e360c29937df8681891b">u32</a>;
<a name="l01952"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">01952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a> {
<a name="l01953"></a>01953 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01954"></a>01954 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#abfca2109c00613028184e849ec4a7452">pmes</a>                         : 5;  <span class="comment">/**&lt; PME Support (D0 to D3cold) */</span>
<a name="l01955"></a>01955     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#acf297e996e66874dcaac2b7e4d2b802d">d2s</a>                          : 1;  <span class="comment">/**&lt; D2_Support */</span>
<a name="l01956"></a>01956     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a3d11d95ad432d3eadcf1793e990a514c">d1s</a>                          : 1;  <span class="comment">/**&lt; D1_Support */</span>
<a name="l01957"></a>01957     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#ad8cf6f79b92f33fb484aef3b4ca7b26f">auxc</a>                         : 3;  <span class="comment">/**&lt; AUX_Current (0..375mA) */</span>
<a name="l01958"></a>01958     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a3baefcdba0dab4f63b78edce36680668">dsi</a>                          : 1;  <span class="comment">/**&lt; Device Specific Initialization */</span>
<a name="l01959"></a>01959     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#aea7603988d4860948ec0b2106e83d11d">reserved_20_20</a>               : 1;
<a name="l01960"></a>01960     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a2dfbe8edac773c4e8c356edf9f3a9723">pmec</a>                         : 1;  <span class="comment">/**&lt; PME Clock */</span>
<a name="l01961"></a>01961     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#aa8e128245484dba155ac0e4175237bbf">pcimiv</a>                       : 3;  <span class="comment">/**&lt; Indicates the version of the PCI</span>
<a name="l01962"></a>01962 <span class="comment">                                                         Management</span>
<a name="l01963"></a>01963 <span class="comment">                                                          Interface Specification with which the core</span>
<a name="l01964"></a>01964 <span class="comment">                                                          complies.</span>
<a name="l01965"></a>01965 <span class="comment">                                                            010b = Complies with PCI Management Interface</span>
<a name="l01966"></a>01966 <span class="comment">                                                            Specification Revision 1.1 */</span>
<a name="l01967"></a>01967     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a22cecc0f2d523d04548c1fb84cb01431">ncp</a>                          : 8;  <span class="comment">/**&lt; Next Capability Pointer */</span>
<a name="l01968"></a>01968     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a84d950e3bbcd2d3839457ac198b7cec2">pmcid</a>                        : 8;  <span class="comment">/**&lt; Power Management Capability ID */</span>
<a name="l01969"></a>01969 <span class="preprocessor">#else</span>
<a name="l01970"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a84d950e3bbcd2d3839457ac198b7cec2">01970</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a84d950e3bbcd2d3839457ac198b7cec2">pmcid</a>                        : 8;
<a name="l01971"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a22cecc0f2d523d04548c1fb84cb01431">01971</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a22cecc0f2d523d04548c1fb84cb01431">ncp</a>                          : 8;
<a name="l01972"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#aa8e128245484dba155ac0e4175237bbf">01972</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#aa8e128245484dba155ac0e4175237bbf">pcimiv</a>                       : 3;
<a name="l01973"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a2dfbe8edac773c4e8c356edf9f3a9723">01973</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a2dfbe8edac773c4e8c356edf9f3a9723">pmec</a>                         : 1;
<a name="l01974"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#aea7603988d4860948ec0b2106e83d11d">01974</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#aea7603988d4860948ec0b2106e83d11d">reserved_20_20</a>               : 1;
<a name="l01975"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a3baefcdba0dab4f63b78edce36680668">01975</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a3baefcdba0dab4f63b78edce36680668">dsi</a>                          : 1;
<a name="l01976"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#ad8cf6f79b92f33fb484aef3b4ca7b26f">01976</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#ad8cf6f79b92f33fb484aef3b4ca7b26f">auxc</a>                         : 3;
<a name="l01977"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a3d11d95ad432d3eadcf1793e990a514c">01977</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#a3d11d95ad432d3eadcf1793e990a514c">d1s</a>                          : 1;
<a name="l01978"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#acf297e996e66874dcaac2b7e4d2b802d">01978</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#acf297e996e66874dcaac2b7e4d2b802d">d2s</a>                          : 1;
<a name="l01979"></a><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#abfca2109c00613028184e849ec4a7452">01979</a>     uint32_t <a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html#abfca2109c00613028184e849ec4a7452">pmes</a>                         : 5;
<a name="l01980"></a>01980 <span class="preprocessor">#endif</span>
<a name="l01981"></a>01981 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg58.html#a813c01a823f40e99c1f0faa9d52394ab">s</a>;
<a name="l01982"></a><a class="code" href="unioncvmx__pci__cfg58.html#ae81f2ff4f2fd72e87ec8efac435264e9">01982</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a>               <a class="code" href="unioncvmx__pci__cfg58.html#ae81f2ff4f2fd72e87ec8efac435264e9">cn30xx</a>;
<a name="l01983"></a><a class="code" href="unioncvmx__pci__cfg58.html#abec70323e32c607dfbb479684baa51a3">01983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a>               <a class="code" href="unioncvmx__pci__cfg58.html#abec70323e32c607dfbb479684baa51a3">cn31xx</a>;
<a name="l01984"></a><a class="code" href="unioncvmx__pci__cfg58.html#abd0a70e372f66691fa7d62f4391789bd">01984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a>               <a class="code" href="unioncvmx__pci__cfg58.html#abd0a70e372f66691fa7d62f4391789bd">cn38xx</a>;
<a name="l01985"></a><a class="code" href="unioncvmx__pci__cfg58.html#a2d3d49706a88011dece0be276c68401f">01985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a>               <a class="code" href="unioncvmx__pci__cfg58.html#a2d3d49706a88011dece0be276c68401f">cn38xxp2</a>;
<a name="l01986"></a><a class="code" href="unioncvmx__pci__cfg58.html#a7a4d4dacb9bab3096b79759de393e879">01986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a>               <a class="code" href="unioncvmx__pci__cfg58.html#a7a4d4dacb9bab3096b79759de393e879">cn50xx</a>;
<a name="l01987"></a><a class="code" href="unioncvmx__pci__cfg58.html#a0bc12b3e3048a2ea5e69498ae1f3a2b5">01987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a>               <a class="code" href="unioncvmx__pci__cfg58.html#a0bc12b3e3048a2ea5e69498ae1f3a2b5">cn58xx</a>;
<a name="l01988"></a><a class="code" href="unioncvmx__pci__cfg58.html#a83c1813efa27244181f0bf2e88b002da">01988</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg58_1_1cvmx__pci__cfg58__s.html">cvmx_pci_cfg58_s</a>               <a class="code" href="unioncvmx__pci__cfg58.html#a83c1813efa27244181f0bf2e88b002da">cn58xxp1</a>;
<a name="l01989"></a>01989 };
<a name="l01990"></a><a class="code" href="cvmx-pci-defs_8h.html#a9f2dc05142bb53a9fbc18a426b5b9919">01990</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg58.html" title="cvmx_pci_cfg58">cvmx_pci_cfg58</a> <a class="code" href="unioncvmx__pci__cfg58.html" title="cvmx_pci_cfg58">cvmx_pci_cfg58_t</a>;
<a name="l01991"></a>01991 <span class="comment"></span>
<a name="l01992"></a>01992 <span class="comment">/**</span>
<a name="l01993"></a>01993 <span class="comment"> * cvmx_pci_cfg59</span>
<a name="l01994"></a>01994 <span class="comment"> *</span>
<a name="l01995"></a>01995 <span class="comment"> * PCI_CFG59 = Sixtieth 32-bits of PCI config space (Power Management Data/PMCSR Register(s))</span>
<a name="l01996"></a>01996 <span class="comment"> *</span>
<a name="l01997"></a>01997 <span class="comment"> */</span>
<a name="l01998"></a><a class="code" href="unioncvmx__pci__cfg59.html">01998</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg59.html" title="cvmx_pci_cfg59">cvmx_pci_cfg59</a> {
<a name="l01999"></a><a class="code" href="unioncvmx__pci__cfg59.html#a521aff76b81e387c6ea9f2c0c07b6d41">01999</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg59.html#a521aff76b81e387c6ea9f2c0c07b6d41">u32</a>;
<a name="l02000"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">02000</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a> {
<a name="l02001"></a>02001 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02002"></a>02002 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a03547248cd7abc89c50f69ec0ca7fbac">pmdia</a>                        : 8;  <span class="comment">/**&lt; Power Management data input from application</span>
<a name="l02003"></a>02003 <span class="comment">                                                         (PME_DATA) */</span>
<a name="l02004"></a>02004     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a31adea0e3662f134543e9564a7868526">bpccen</a>                       : 1;  <span class="comment">/**&lt; BPCC_En (bus power/clock control) enable */</span>
<a name="l02005"></a>02005     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a068ff5271182690ecff4dd3d616a19e9">bd3h</a>                         : 1;  <span class="comment">/**&lt; B2_B3\#, B2/B3 Support for D3hot */</span>
<a name="l02006"></a>02006     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a0b1cad8190bc23dd6d10afd375ffdac3">reserved_16_21</a>               : 6;
<a name="l02007"></a>02007     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a5781ccaaec0a78c2a9a449b9f082da6d">pmess</a>                        : 1;  <span class="comment">/**&lt; PME_Status sticky bit */</span>
<a name="l02008"></a>02008     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a0590723d7d5a93bf116790a7f29956e2">pmedsia</a>                      : 2;  <span class="comment">/**&lt; PME_Data_Scale input from application</span>
<a name="l02009"></a>02009 <span class="comment">                                                         Device                  (PME_DATA_SCALE[1:0])</span>
<a name="l02010"></a>02010 <span class="comment">                                                         Specific */</span>
<a name="l02011"></a>02011     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#afe1f22a22892face6aafafe8e0c4313f">pmds</a>                         : 4;  <span class="comment">/**&lt; Power Management Data_select */</span>
<a name="l02012"></a>02012     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#ac05bb977ae1d7d71b13a76bb5aa6fb8c">pmeens</a>                       : 1;  <span class="comment">/**&lt; PME_En sticky bit */</span>
<a name="l02013"></a>02013     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a3b58511f9371b6329f48caedb3f80588">reserved_2_7</a>                 : 6;
<a name="l02014"></a>02014     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a7f923bf257f1d6924908950c89bf78b9">ps</a>                           : 2;  <span class="comment">/**&lt; Power State (D0 to D3)</span>
<a name="l02015"></a>02015 <span class="comment">                                                         The N2 DOES NOT support D1/D2 Power Management</span>
<a name="l02016"></a>02016 <span class="comment">                                                         states, therefore writing to this register has</span>
<a name="l02017"></a>02017 <span class="comment">                                                         no effect (please refer to the PCI Power</span>
<a name="l02018"></a>02018 <span class="comment">                                                         Management</span>
<a name="l02019"></a>02019 <span class="comment">                                                         Specification v1.1 for further details about</span>
<a name="l02020"></a>02020 <span class="comment">                                                         it?s R/W nature. This is not a conventional</span>
<a name="l02021"></a>02021 <span class="comment">                                                         R/W style register. */</span>
<a name="l02022"></a>02022 <span class="preprocessor">#else</span>
<a name="l02023"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a7f923bf257f1d6924908950c89bf78b9">02023</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a7f923bf257f1d6924908950c89bf78b9">ps</a>                           : 2;
<a name="l02024"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a3b58511f9371b6329f48caedb3f80588">02024</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a3b58511f9371b6329f48caedb3f80588">reserved_2_7</a>                 : 6;
<a name="l02025"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#ac05bb977ae1d7d71b13a76bb5aa6fb8c">02025</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#ac05bb977ae1d7d71b13a76bb5aa6fb8c">pmeens</a>                       : 1;
<a name="l02026"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#afe1f22a22892face6aafafe8e0c4313f">02026</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#afe1f22a22892face6aafafe8e0c4313f">pmds</a>                         : 4;
<a name="l02027"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a0590723d7d5a93bf116790a7f29956e2">02027</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a0590723d7d5a93bf116790a7f29956e2">pmedsia</a>                      : 2;
<a name="l02028"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a5781ccaaec0a78c2a9a449b9f082da6d">02028</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a5781ccaaec0a78c2a9a449b9f082da6d">pmess</a>                        : 1;
<a name="l02029"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a0b1cad8190bc23dd6d10afd375ffdac3">02029</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a0b1cad8190bc23dd6d10afd375ffdac3">reserved_16_21</a>               : 6;
<a name="l02030"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a068ff5271182690ecff4dd3d616a19e9">02030</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a068ff5271182690ecff4dd3d616a19e9">bd3h</a>                         : 1;
<a name="l02031"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a31adea0e3662f134543e9564a7868526">02031</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a31adea0e3662f134543e9564a7868526">bpccen</a>                       : 1;
<a name="l02032"></a><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a03547248cd7abc89c50f69ec0ca7fbac">02032</a>     uint32_t <a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html#a03547248cd7abc89c50f69ec0ca7fbac">pmdia</a>                        : 8;
<a name="l02033"></a>02033 <span class="preprocessor">#endif</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg59.html#aa3582a9d13041f691c854f183d3a0d1a">s</a>;
<a name="l02035"></a><a class="code" href="unioncvmx__pci__cfg59.html#ad11ee3a6829e9f42e579bb9e3c4a2b82">02035</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a>               <a class="code" href="unioncvmx__pci__cfg59.html#ad11ee3a6829e9f42e579bb9e3c4a2b82">cn30xx</a>;
<a name="l02036"></a><a class="code" href="unioncvmx__pci__cfg59.html#ae558ae27c219f9d0c05785b4ffd1cc32">02036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a>               <a class="code" href="unioncvmx__pci__cfg59.html#ae558ae27c219f9d0c05785b4ffd1cc32">cn31xx</a>;
<a name="l02037"></a><a class="code" href="unioncvmx__pci__cfg59.html#ae8dcca931032e6456a703e46d67fd1b0">02037</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a>               <a class="code" href="unioncvmx__pci__cfg59.html#ae8dcca931032e6456a703e46d67fd1b0">cn38xx</a>;
<a name="l02038"></a><a class="code" href="unioncvmx__pci__cfg59.html#a5e7fab66f52f054375c259af36298b58">02038</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a>               <a class="code" href="unioncvmx__pci__cfg59.html#a5e7fab66f52f054375c259af36298b58">cn38xxp2</a>;
<a name="l02039"></a><a class="code" href="unioncvmx__pci__cfg59.html#aa412ba929b63c0c2ba3b286878bce6f7">02039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a>               <a class="code" href="unioncvmx__pci__cfg59.html#aa412ba929b63c0c2ba3b286878bce6f7">cn50xx</a>;
<a name="l02040"></a><a class="code" href="unioncvmx__pci__cfg59.html#a9a6a076e32c8cb958a19351158df1743">02040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a>               <a class="code" href="unioncvmx__pci__cfg59.html#a9a6a076e32c8cb958a19351158df1743">cn58xx</a>;
<a name="l02041"></a><a class="code" href="unioncvmx__pci__cfg59.html#abb21188e8f96faa0e2e112e456b2c929">02041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg59_1_1cvmx__pci__cfg59__s.html">cvmx_pci_cfg59_s</a>               <a class="code" href="unioncvmx__pci__cfg59.html#abb21188e8f96faa0e2e112e456b2c929">cn58xxp1</a>;
<a name="l02042"></a>02042 };
<a name="l02043"></a><a class="code" href="cvmx-pci-defs_8h.html#a2681c6fb8306b0a78bd2fda4784cd1d5">02043</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg59.html" title="cvmx_pci_cfg59">cvmx_pci_cfg59</a> <a class="code" href="unioncvmx__pci__cfg59.html" title="cvmx_pci_cfg59">cvmx_pci_cfg59_t</a>;
<a name="l02044"></a>02044 <span class="comment"></span>
<a name="l02045"></a>02045 <span class="comment">/**</span>
<a name="l02046"></a>02046 <span class="comment"> * cvmx_pci_cfg60</span>
<a name="l02047"></a>02047 <span class="comment"> *</span>
<a name="l02048"></a>02048 <span class="comment"> * PCI_CFG60 = Sixty-first 32-bits of PCI config space (MSI Capabilities Register)</span>
<a name="l02049"></a>02049 <span class="comment"> *</span>
<a name="l02050"></a>02050 <span class="comment"> */</span>
<a name="l02051"></a><a class="code" href="unioncvmx__pci__cfg60.html">02051</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg60.html" title="cvmx_pci_cfg60">cvmx_pci_cfg60</a> {
<a name="l02052"></a><a class="code" href="unioncvmx__pci__cfg60.html#a92c96de1facac9690ddba5da94347c07">02052</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg60.html#a92c96de1facac9690ddba5da94347c07">u32</a>;
<a name="l02053"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">02053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a> {
<a name="l02054"></a>02054 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02055"></a>02055 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a6d0aafa9fa7275da56fd2552e72b1293">reserved_24_31</a>               : 8;
<a name="l02056"></a>02056     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#ab4902f066fcae2710199301a5254c05a">m64</a>                          : 1;  <span class="comment">/**&lt; 32/64 b message */</span>
<a name="l02057"></a>02057     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a064d0a7c4b89debcad85ca42004fb0ef">mme</a>                          : 3;  <span class="comment">/**&lt; Multiple Message Enable(1,2,4,8,16,32) */</span>
<a name="l02058"></a>02058     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#ab6b677b0901f1400cfc5eaee7976a3e6">mmc</a>                          : 3;  <span class="comment">/**&lt; Multiple Message Capable(0=1,1=2,2=4,3=8,4=16,5=32) */</span>
<a name="l02059"></a>02059     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a05d9458559256203551590ab36c1f7fd">msien</a>                        : 1;  <span class="comment">/**&lt; MSI Enable */</span>
<a name="l02060"></a>02060     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#afdca8d0277177bd56d99202c169b2bef">ncp</a>                          : 8;  <span class="comment">/**&lt; Next Capability Pointer */</span>
<a name="l02061"></a>02061     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#aff367fa51ac3d6853ee4b1b39475ab2b">msicid</a>                       : 8;  <span class="comment">/**&lt; MSI Capability ID */</span>
<a name="l02062"></a>02062 <span class="preprocessor">#else</span>
<a name="l02063"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#aff367fa51ac3d6853ee4b1b39475ab2b">02063</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#aff367fa51ac3d6853ee4b1b39475ab2b">msicid</a>                       : 8;
<a name="l02064"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#afdca8d0277177bd56d99202c169b2bef">02064</a>     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#afdca8d0277177bd56d99202c169b2bef">ncp</a>                          : 8;
<a name="l02065"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a05d9458559256203551590ab36c1f7fd">02065</a>     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a05d9458559256203551590ab36c1f7fd">msien</a>                        : 1;
<a name="l02066"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#ab6b677b0901f1400cfc5eaee7976a3e6">02066</a>     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#ab6b677b0901f1400cfc5eaee7976a3e6">mmc</a>                          : 3;
<a name="l02067"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a064d0a7c4b89debcad85ca42004fb0ef">02067</a>     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a064d0a7c4b89debcad85ca42004fb0ef">mme</a>                          : 3;
<a name="l02068"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#ab4902f066fcae2710199301a5254c05a">02068</a>     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#ab4902f066fcae2710199301a5254c05a">m64</a>                          : 1;
<a name="l02069"></a><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a6d0aafa9fa7275da56fd2552e72b1293">02069</a>     uint32_t <a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html#a6d0aafa9fa7275da56fd2552e72b1293">reserved_24_31</a>               : 8;
<a name="l02070"></a>02070 <span class="preprocessor">#endif</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg60.html#ada4ef5ae31ecdaed8ed425ca85fd6237">s</a>;
<a name="l02072"></a><a class="code" href="unioncvmx__pci__cfg60.html#accd04612e8471c91f38a5e0fe49cca71">02072</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a>               <a class="code" href="unioncvmx__pci__cfg60.html#accd04612e8471c91f38a5e0fe49cca71">cn30xx</a>;
<a name="l02073"></a><a class="code" href="unioncvmx__pci__cfg60.html#a0f4934dee111ecf7b64957457a2a0fc6">02073</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a>               <a class="code" href="unioncvmx__pci__cfg60.html#a0f4934dee111ecf7b64957457a2a0fc6">cn31xx</a>;
<a name="l02074"></a><a class="code" href="unioncvmx__pci__cfg60.html#a0fae633b9210d42949b623d83b1bede0">02074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a>               <a class="code" href="unioncvmx__pci__cfg60.html#a0fae633b9210d42949b623d83b1bede0">cn38xx</a>;
<a name="l02075"></a><a class="code" href="unioncvmx__pci__cfg60.html#a57f75e22e2e2adbfe3f20e22d5be46bf">02075</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a>               <a class="code" href="unioncvmx__pci__cfg60.html#a57f75e22e2e2adbfe3f20e22d5be46bf">cn38xxp2</a>;
<a name="l02076"></a><a class="code" href="unioncvmx__pci__cfg60.html#a1cb1745ae8f9493aa046b370eec02ac2">02076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a>               <a class="code" href="unioncvmx__pci__cfg60.html#a1cb1745ae8f9493aa046b370eec02ac2">cn50xx</a>;
<a name="l02077"></a><a class="code" href="unioncvmx__pci__cfg60.html#aec61754a60b0f0a566be748b327a669b">02077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a>               <a class="code" href="unioncvmx__pci__cfg60.html#aec61754a60b0f0a566be748b327a669b">cn58xx</a>;
<a name="l02078"></a><a class="code" href="unioncvmx__pci__cfg60.html#a3d2154dea823661b2feef6c14c2ab003">02078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg60_1_1cvmx__pci__cfg60__s.html">cvmx_pci_cfg60_s</a>               <a class="code" href="unioncvmx__pci__cfg60.html#a3d2154dea823661b2feef6c14c2ab003">cn58xxp1</a>;
<a name="l02079"></a>02079 };
<a name="l02080"></a><a class="code" href="cvmx-pci-defs_8h.html#a01a4ad83a98d98a2eae1f27f25ccb64d">02080</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg60.html" title="cvmx_pci_cfg60">cvmx_pci_cfg60</a> <a class="code" href="unioncvmx__pci__cfg60.html" title="cvmx_pci_cfg60">cvmx_pci_cfg60_t</a>;
<a name="l02081"></a>02081 <span class="comment"></span>
<a name="l02082"></a>02082 <span class="comment">/**</span>
<a name="l02083"></a>02083 <span class="comment"> * cvmx_pci_cfg61</span>
<a name="l02084"></a>02084 <span class="comment"> *</span>
<a name="l02085"></a>02085 <span class="comment"> * PCI_CFG61 = Sixty-second 32-bits of PCI config space (MSI Lower Address Register)</span>
<a name="l02086"></a>02086 <span class="comment"> *</span>
<a name="l02087"></a>02087 <span class="comment"> */</span>
<a name="l02088"></a><a class="code" href="unioncvmx__pci__cfg61.html">02088</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg61.html" title="cvmx_pci_cfg61">cvmx_pci_cfg61</a> {
<a name="l02089"></a><a class="code" href="unioncvmx__pci__cfg61.html#aa5a4374c8f63f905e27703f5c858361b">02089</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg61.html#aa5a4374c8f63f905e27703f5c858361b">u32</a>;
<a name="l02090"></a><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">02090</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a> {
<a name="l02091"></a>02091 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html#a9e93336caacf097bc58e1c6fa0e5fa1c">msi31t2</a>                      : 30; <span class="comment">/**&lt; App Specific    MSI Address [31:2] */</span>
<a name="l02093"></a>02093     uint32_t <a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html#a55647fce912e0ecbe35e6f8711a64150">reserved_0_1</a>                 : 2;
<a name="l02094"></a>02094 <span class="preprocessor">#else</span>
<a name="l02095"></a><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html#a55647fce912e0ecbe35e6f8711a64150">02095</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html#a55647fce912e0ecbe35e6f8711a64150">reserved_0_1</a>                 : 2;
<a name="l02096"></a><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html#a9e93336caacf097bc58e1c6fa0e5fa1c">02096</a>     uint32_t <a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html#a9e93336caacf097bc58e1c6fa0e5fa1c">msi31t2</a>                      : 30;
<a name="l02097"></a>02097 <span class="preprocessor">#endif</span>
<a name="l02098"></a>02098 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg61.html#a74b2df6cdf6659a74e7385db1096dc93">s</a>;
<a name="l02099"></a><a class="code" href="unioncvmx__pci__cfg61.html#a98e1b785ae21e192ca826d5565e8a64d">02099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a>               <a class="code" href="unioncvmx__pci__cfg61.html#a98e1b785ae21e192ca826d5565e8a64d">cn30xx</a>;
<a name="l02100"></a><a class="code" href="unioncvmx__pci__cfg61.html#af616617ff90fc68dd3f74aee619f8b95">02100</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a>               <a class="code" href="unioncvmx__pci__cfg61.html#af616617ff90fc68dd3f74aee619f8b95">cn31xx</a>;
<a name="l02101"></a><a class="code" href="unioncvmx__pci__cfg61.html#a7e1e4de58035db4e39d74f5253d23689">02101</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a>               <a class="code" href="unioncvmx__pci__cfg61.html#a7e1e4de58035db4e39d74f5253d23689">cn38xx</a>;
<a name="l02102"></a><a class="code" href="unioncvmx__pci__cfg61.html#aeae87ab4e8df51a084a40ef256e9eca6">02102</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a>               <a class="code" href="unioncvmx__pci__cfg61.html#aeae87ab4e8df51a084a40ef256e9eca6">cn38xxp2</a>;
<a name="l02103"></a><a class="code" href="unioncvmx__pci__cfg61.html#aa44398431f311ca1c4ee5b7615deeda7">02103</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a>               <a class="code" href="unioncvmx__pci__cfg61.html#aa44398431f311ca1c4ee5b7615deeda7">cn50xx</a>;
<a name="l02104"></a><a class="code" href="unioncvmx__pci__cfg61.html#aba4fcc3b6e0ce36fd6ce2a9d805036bd">02104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a>               <a class="code" href="unioncvmx__pci__cfg61.html#aba4fcc3b6e0ce36fd6ce2a9d805036bd">cn58xx</a>;
<a name="l02105"></a><a class="code" href="unioncvmx__pci__cfg61.html#adfbedef8a507d6c00754734359b1c3e8">02105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg61_1_1cvmx__pci__cfg61__s.html">cvmx_pci_cfg61_s</a>               <a class="code" href="unioncvmx__pci__cfg61.html#adfbedef8a507d6c00754734359b1c3e8">cn58xxp1</a>;
<a name="l02106"></a>02106 };
<a name="l02107"></a><a class="code" href="cvmx-pci-defs_8h.html#aaa0dcefdd68231648c5010c3da4fe32d">02107</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg61.html" title="cvmx_pci_cfg61">cvmx_pci_cfg61</a> <a class="code" href="unioncvmx__pci__cfg61.html" title="cvmx_pci_cfg61">cvmx_pci_cfg61_t</a>;
<a name="l02108"></a>02108 <span class="comment"></span>
<a name="l02109"></a>02109 <span class="comment">/**</span>
<a name="l02110"></a>02110 <span class="comment"> * cvmx_pci_cfg62</span>
<a name="l02111"></a>02111 <span class="comment"> *</span>
<a name="l02112"></a>02112 <span class="comment"> * PCI_CFG62 = Sixty-third 32-bits of PCI config space (MSI Upper Address Register)</span>
<a name="l02113"></a>02113 <span class="comment"> *</span>
<a name="l02114"></a>02114 <span class="comment"> */</span>
<a name="l02115"></a><a class="code" href="unioncvmx__pci__cfg62.html">02115</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg62.html" title="cvmx_pci_cfg62">cvmx_pci_cfg62</a> {
<a name="l02116"></a><a class="code" href="unioncvmx__pci__cfg62.html#a0a982088ed57b7f32f2c1af2e52d3c98">02116</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg62.html#a0a982088ed57b7f32f2c1af2e52d3c98">u32</a>;
<a name="l02117"></a><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">02117</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a> {
<a name="l02118"></a>02118 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02119"></a>02119 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html#a3b0b023fccea59d5d9d81594432e4203">msi</a>                          : 32; <span class="comment">/**&lt; MSI Address [63:32] */</span>
<a name="l02120"></a>02120 <span class="preprocessor">#else</span>
<a name="l02121"></a><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html#a3b0b023fccea59d5d9d81594432e4203">02121</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html#a3b0b023fccea59d5d9d81594432e4203">msi</a>                          : 32;
<a name="l02122"></a>02122 <span class="preprocessor">#endif</span>
<a name="l02123"></a>02123 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg62.html#ade55b918b5bbc40dc27d21ea05169846">s</a>;
<a name="l02124"></a><a class="code" href="unioncvmx__pci__cfg62.html#a6bb06c77d72019beb2b5ffb6a5daf400">02124</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a>               <a class="code" href="unioncvmx__pci__cfg62.html#a6bb06c77d72019beb2b5ffb6a5daf400">cn30xx</a>;
<a name="l02125"></a><a class="code" href="unioncvmx__pci__cfg62.html#a7238348f369975a896cd88a45dbe9279">02125</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a>               <a class="code" href="unioncvmx__pci__cfg62.html#a7238348f369975a896cd88a45dbe9279">cn31xx</a>;
<a name="l02126"></a><a class="code" href="unioncvmx__pci__cfg62.html#abcf73edfb3d6a09bb2297b151426216d">02126</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a>               <a class="code" href="unioncvmx__pci__cfg62.html#abcf73edfb3d6a09bb2297b151426216d">cn38xx</a>;
<a name="l02127"></a><a class="code" href="unioncvmx__pci__cfg62.html#a3d0bf7e58f1d9dc719cf7115b005f44e">02127</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a>               <a class="code" href="unioncvmx__pci__cfg62.html#a3d0bf7e58f1d9dc719cf7115b005f44e">cn38xxp2</a>;
<a name="l02128"></a><a class="code" href="unioncvmx__pci__cfg62.html#a5423731dad783c3e992e23134ce97259">02128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a>               <a class="code" href="unioncvmx__pci__cfg62.html#a5423731dad783c3e992e23134ce97259">cn50xx</a>;
<a name="l02129"></a><a class="code" href="unioncvmx__pci__cfg62.html#a7c5f39ec89ce1190585a84793f7748f6">02129</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a>               <a class="code" href="unioncvmx__pci__cfg62.html#a7c5f39ec89ce1190585a84793f7748f6">cn58xx</a>;
<a name="l02130"></a><a class="code" href="unioncvmx__pci__cfg62.html#ac170a06b35ed1123b34c85199f7938bc">02130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg62_1_1cvmx__pci__cfg62__s.html">cvmx_pci_cfg62_s</a>               <a class="code" href="unioncvmx__pci__cfg62.html#ac170a06b35ed1123b34c85199f7938bc">cn58xxp1</a>;
<a name="l02131"></a>02131 };
<a name="l02132"></a><a class="code" href="cvmx-pci-defs_8h.html#affc7872714e053340a67050c1f77c94a">02132</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg62.html" title="cvmx_pci_cfg62">cvmx_pci_cfg62</a> <a class="code" href="unioncvmx__pci__cfg62.html" title="cvmx_pci_cfg62">cvmx_pci_cfg62_t</a>;
<a name="l02133"></a>02133 <span class="comment"></span>
<a name="l02134"></a>02134 <span class="comment">/**</span>
<a name="l02135"></a>02135 <span class="comment"> * cvmx_pci_cfg63</span>
<a name="l02136"></a>02136 <span class="comment"> *</span>
<a name="l02137"></a>02137 <span class="comment"> * PCI_CFG63 = Sixty-fourth 32-bits of PCI config space (MSI Message Data Register)</span>
<a name="l02138"></a>02138 <span class="comment"> *</span>
<a name="l02139"></a>02139 <span class="comment"> */</span>
<a name="l02140"></a><a class="code" href="unioncvmx__pci__cfg63.html">02140</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg63.html" title="cvmx_pci_cfg63">cvmx_pci_cfg63</a> {
<a name="l02141"></a><a class="code" href="unioncvmx__pci__cfg63.html#a1670e60cf3eb7720384df12eb0ce6fd9">02141</a>     uint32_t <a class="code" href="unioncvmx__pci__cfg63.html#a1670e60cf3eb7720384df12eb0ce6fd9">u32</a>;
<a name="l02142"></a><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">02142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a> {
<a name="l02143"></a>02143 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html#a071f793877735b01e6c64c1bf427a7b8">reserved_16_31</a>               : 16;
<a name="l02145"></a>02145     uint32_t <a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html#aaaac4088e94a9aa2c3a6e0ef260bf364">msimd</a>                        : 16; <span class="comment">/**&lt; MSI Message Data */</span>
<a name="l02146"></a>02146 <span class="preprocessor">#else</span>
<a name="l02147"></a><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html#aaaac4088e94a9aa2c3a6e0ef260bf364">02147</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html#aaaac4088e94a9aa2c3a6e0ef260bf364">msimd</a>                        : 16;
<a name="l02148"></a><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html#a071f793877735b01e6c64c1bf427a7b8">02148</a>     uint32_t <a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html#a071f793877735b01e6c64c1bf427a7b8">reserved_16_31</a>               : 16;
<a name="l02149"></a>02149 <span class="preprocessor">#endif</span>
<a name="l02150"></a>02150 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cfg63.html#a69ce02cfad7212b2949dfb63686a9f3b">s</a>;
<a name="l02151"></a><a class="code" href="unioncvmx__pci__cfg63.html#a643e1fe44368e3ee57df99282178d7bf">02151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a>               <a class="code" href="unioncvmx__pci__cfg63.html#a643e1fe44368e3ee57df99282178d7bf">cn30xx</a>;
<a name="l02152"></a><a class="code" href="unioncvmx__pci__cfg63.html#adb93d9f85fb140bdc39ec661d495c376">02152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a>               <a class="code" href="unioncvmx__pci__cfg63.html#adb93d9f85fb140bdc39ec661d495c376">cn31xx</a>;
<a name="l02153"></a><a class="code" href="unioncvmx__pci__cfg63.html#aef31a76446f15feedb99a8c7ffeea9a6">02153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a>               <a class="code" href="unioncvmx__pci__cfg63.html#aef31a76446f15feedb99a8c7ffeea9a6">cn38xx</a>;
<a name="l02154"></a><a class="code" href="unioncvmx__pci__cfg63.html#a30f7b41b83e1432f94e9fc02a52f22e2">02154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a>               <a class="code" href="unioncvmx__pci__cfg63.html#a30f7b41b83e1432f94e9fc02a52f22e2">cn38xxp2</a>;
<a name="l02155"></a><a class="code" href="unioncvmx__pci__cfg63.html#ae5bcfe03697edd70a4a80b23d8f06f2e">02155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a>               <a class="code" href="unioncvmx__pci__cfg63.html#ae5bcfe03697edd70a4a80b23d8f06f2e">cn50xx</a>;
<a name="l02156"></a><a class="code" href="unioncvmx__pci__cfg63.html#af96dc7ce6d91c56930eab15950a6c2ff">02156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a>               <a class="code" href="unioncvmx__pci__cfg63.html#af96dc7ce6d91c56930eab15950a6c2ff">cn58xx</a>;
<a name="l02157"></a><a class="code" href="unioncvmx__pci__cfg63.html#a9143975bd36ad8cb49852ece9e77e988">02157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cfg63_1_1cvmx__pci__cfg63__s.html">cvmx_pci_cfg63_s</a>               <a class="code" href="unioncvmx__pci__cfg63.html#a9143975bd36ad8cb49852ece9e77e988">cn58xxp1</a>;
<a name="l02158"></a>02158 };
<a name="l02159"></a><a class="code" href="cvmx-pci-defs_8h.html#ad0fc2b0426d6d96eba3275b26d5b79ee">02159</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cfg63.html" title="cvmx_pci_cfg63">cvmx_pci_cfg63</a> <a class="code" href="unioncvmx__pci__cfg63.html" title="cvmx_pci_cfg63">cvmx_pci_cfg63_t</a>;
<a name="l02160"></a>02160 <span class="comment"></span>
<a name="l02161"></a>02161 <span class="comment">/**</span>
<a name="l02162"></a>02162 <span class="comment"> * cvmx_pci_cnt_reg</span>
<a name="l02163"></a>02163 <span class="comment"> *</span>
<a name="l02164"></a>02164 <span class="comment"> * PCI_CNT_REG = PCI Clock Count Register</span>
<a name="l02165"></a>02165 <span class="comment"> *</span>
<a name="l02166"></a>02166 <span class="comment"> * This register is provided to software as a means to determine PCI Bus Type/Speed.</span>
<a name="l02167"></a>02167 <span class="comment"> */</span>
<a name="l02168"></a><a class="code" href="unioncvmx__pci__cnt__reg.html">02168</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cnt__reg.html" title="cvmx_pci_cnt_reg">cvmx_pci_cnt_reg</a> {
<a name="l02169"></a><a class="code" href="unioncvmx__pci__cnt__reg.html#a8df3d5b77ce84060bdf7f5c0b7279329">02169</a>     uint64_t <a class="code" href="unioncvmx__pci__cnt__reg.html#a8df3d5b77ce84060bdf7f5c0b7279329">u64</a>;
<a name="l02170"></a><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html">02170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html">cvmx_pci_cnt_reg_s</a> {
<a name="l02171"></a>02171 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02172"></a>02172 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#ad1d5ca9e7046d9af7e0496142bc09eaa">reserved_38_63</a>               : 26;
<a name="l02173"></a>02173     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#aea5efebc46b8b288067a24d9cfe6d430">hm_pcix</a>                      : 1;  <span class="comment">/**&lt; PCI Host Mode Sampled Bus Type (0:PCI/1:PCIX)</span>
<a name="l02174"></a>02174 <span class="comment">                                                         This field represents what OCTEON(in Host mode)</span>
<a name="l02175"></a>02175 <span class="comment">                                                         sampled as the &apos;intended&apos; PCI Bus Type based on</span>
<a name="l02176"></a>02176 <span class="comment">                                                         the PCI_PCIXCAP pin. (see HM_SPEED Bus Type/Speed</span>
<a name="l02177"></a>02177 <span class="comment">                                                         encoding table). */</span>
<a name="l02178"></a>02178     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#a561a0e36c40458efdb1f7fe82a7c8372">hm_speed</a>                     : 2;  <span class="comment">/**&lt; PCI Host Mode Sampled Bus Speed</span>
<a name="l02179"></a>02179 <span class="comment">                                                          This field represents what OCTEON(in Host mode)</span>
<a name="l02180"></a>02180 <span class="comment">                                                          sampled as the &apos;intended&apos; PCI Bus Speed based on</span>
<a name="l02181"></a>02181 <span class="comment">                                                          the PCI100, PCI_M66EN and PCI_PCIXCAP pins.</span>
<a name="l02182"></a>02182 <span class="comment">                                                          NOTE: This DOES NOT reflect what the actual PCI</span>
<a name="l02183"></a>02183 <span class="comment">                                                          Bus Type/Speed values are. They only indicate what</span>
<a name="l02184"></a>02184 <span class="comment">                                                          OCTEON sampled as the &apos;intended&apos; values.</span>
<a name="l02185"></a>02185 <span class="comment">                                                          PCI Host Mode Sampled Bus Type/Speed Table:</span>
<a name="l02186"></a>02186 <span class="comment">                                                            M66EN | PCIXCAP | PCI100  |  HM_PCIX | HM_SPEED[1:0]</span>
<a name="l02187"></a>02187 <span class="comment">                                                         ---------+---------+---------+----------+-------------</span>
<a name="l02188"></a>02188 <span class="comment">                                                              0   |    0    |    0    | 0=PCI    |  00=33 MHz</span>
<a name="l02189"></a>02189 <span class="comment">                                                              0   |    0    |    1    | 0=PCI    |  00=33 MHz</span>
<a name="l02190"></a>02190 <span class="comment">                                                              0   |    Z    |    0    | 0=PCI    |  01=66 MHz</span>
<a name="l02191"></a>02191 <span class="comment">                                                              0   |    Z    |    1    | 0=PCI    |  01=66 MHz</span>
<a name="l02192"></a>02192 <span class="comment">                                                              1   |    0    |    0    | 0=PCI    |  01=66 MHz</span>
<a name="l02193"></a>02193 <span class="comment">                                                              1   |    0    |    1    | 0=PCI    |  01=66 MHz</span>
<a name="l02194"></a>02194 <span class="comment">                                                              1   |    Z    |    0    | 0=PCI    |  01=66 MHz</span>
<a name="l02195"></a>02195 <span class="comment">                                                              1   |    Z    |    1    | 0=PCI    |  01=66 MHz</span>
<a name="l02196"></a>02196 <span class="comment">                                                              0   |    1    |    1    | 1=PCIX   |  10=100 MHz</span>
<a name="l02197"></a>02197 <span class="comment">                                                              1   |    1    |    1    | 1=PCIX   |  10=100 MHz</span>
<a name="l02198"></a>02198 <span class="comment">                                                              0   |    1    |    0    | 1=PCIX   |  11=133 MHz</span>
<a name="l02199"></a>02199 <span class="comment">                                                              1   |    1    |    0    | 1=PCIX   |  11=133 MHz</span>
<a name="l02200"></a>02200 <span class="comment">                                                          NOTE: PCIXCAP has tri-level value (0,1,Z). See PCI specification</span>
<a name="l02201"></a>02201 <span class="comment">                                                          for more details on board level hookup to achieve these</span>
<a name="l02202"></a>02202 <span class="comment">                                                          values.</span>
<a name="l02203"></a>02203 <span class="comment">                                                          NOTE: Software can use the NPI_PCI_INT_ARB_CFG[PCI_OVR]</span>
<a name="l02204"></a>02204 <span class="comment">                                                          to override the &apos;sampled&apos; PCI Bus Type/Speed.</span>
<a name="l02205"></a>02205 <span class="comment">                                                          NOTE: Software can also use the PCI_CNT_REG[PCICNT] to determine</span>
<a name="l02206"></a>02206 <span class="comment">                                                          the exact PCI(X) Bus speed.</span>
<a name="l02207"></a>02207 <span class="comment">                                                          Example: PCI_REF_CLKIN=133MHz</span>
<a name="l02208"></a>02208 <span class="comment">                                                             PCI_HOST_MODE=1</span>
<a name="l02209"></a>02209 <span class="comment">                                                             PCI_M66EN=0</span>
<a name="l02210"></a>02210 <span class="comment">                                                             PCI_PCIXCAP=1</span>
<a name="l02211"></a>02211 <span class="comment">                                                             PCI_PCI100=1</span>
<a name="l02212"></a>02212 <span class="comment">                                                          For this example, OCTEON will generate</span>
<a name="l02213"></a>02213 <span class="comment">                                                          PCI_CLK_OUT=100MHz and drive the proper PCI</span>
<a name="l02214"></a>02214 <span class="comment">                                                          Initialization sequence (DEVSEL#=Deasserted,</span>
<a name="l02215"></a>02215 <span class="comment">                                                          STOP#=Asserted, TRDY#=Asserted) during PCI_RST_N</span>
<a name="l02216"></a>02216 <span class="comment">                                                          deassertion.</span>
<a name="l02217"></a>02217 <span class="comment">                                                          NOTE: The HM_SPEED field is only valid after</span>
<a name="l02218"></a>02218 <span class="comment">                                                          PLL_REF_CLK is active and PLL_DCOK is asserted.</span>
<a name="l02219"></a>02219 <span class="comment">                                                          (see HRM description for power-on/reset sequence).</span>
<a name="l02220"></a>02220 <span class="comment">                                                          NOTE: PCI_REF_CLKIN input must be 133MHz (and is used</span>
<a name="l02221"></a>02221 <span class="comment">                                                          to generate the PCI_CLK_OUT pin in Host Mode). */</span>
<a name="l02222"></a>02222     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#ada077c647fe28f5394f1d7a4ed3fccaa">ap_pcix</a>                      : 1;  <span class="comment">/**&lt; PCI(X) Bus Type (0:PCI/1:PCIX)</span>
<a name="l02223"></a>02223 <span class="comment">                                                         At PCI_RST_N de-assertion, the PCI Initialization</span>
<a name="l02224"></a>02224 <span class="comment">                                                         pattern(PCI_DEVSEL_N, PCI_STOP_N, PCI_TRDY_N) is</span>
<a name="l02225"></a>02225 <span class="comment">                                                         captured to provide information to software regarding</span>
<a name="l02226"></a>02226 <span class="comment">                                                         the PCI Bus Type(PCI/PCIX) and PCI Bus Speed Range. */</span>
<a name="l02227"></a>02227     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#acf3b47ca8dcb74d289752252ae0124f2">ap_speed</a>                     : 2;  <span class="comment">/**&lt; PCI(X) Bus Speed (0:33/1:66/2:100/3:133)</span>
<a name="l02228"></a>02228 <span class="comment">                                                                                    At PCI_RST_N de-assertion, the PCI Initialization</span>
<a name="l02229"></a>02229 <span class="comment">                                                                                    pattern(PCI_DEVSEL_N, PCI_STOP_N, PCI_TRDY_N) is</span>
<a name="l02230"></a>02230 <span class="comment">                                                                                    captured to provide information to software regarding</span>
<a name="l02231"></a>02231 <span class="comment">                                                                                    the PCI Bus Type(PCI/PCIX) and PCI Bus Speed Range.</span>
<a name="l02232"></a>02232 <span class="comment">                                                                                    PCI-X Initialization Pattern(see PCIX Spec):</span>
<a name="l02233"></a>02233 <span class="comment">                                                           PCI_DEVSEL_N PCI_STOP_N PCI_TRDY_N Mode    MaxClk(ns) MinClk(ns) MinClk(MHz) MaxClk(MHz)</span>
<a name="l02234"></a>02234 <span class="comment">                                                         -------------+----------+----------+-------+---------+----------+----------+------------------</span>
<a name="l02235"></a>02235 <span class="comment">                                                            Deasserted Deasserted Deasserted PCI 33    --         30          0         33</span>
<a name="l02236"></a>02236 <span class="comment">                                                                                             PCI 66    30         15         33         66</span>
<a name="l02237"></a>02237 <span class="comment">                                                            Deasserted Deasserted Asserted   PCI-X     20         15         50         66</span>
<a name="l02238"></a>02238 <span class="comment">                                                            Deasserted Asserted   Deasserted PCI-X     15         10         66        100</span>
<a name="l02239"></a>02239 <span class="comment">                                                            Deasserted Asserted   Asserted   PCI-X     10         7.5       100        133</span>
<a name="l02240"></a>02240 <span class="comment">                                                            Asserted   Deasserted Deasserted PCI-X   Reserved   Reserved   Reserved   Reserved</span>
<a name="l02241"></a>02241 <span class="comment">                                                            Asserted   Deasserted Asserted   PCI-X   Reserved   Reserved   Reserved   Reserved</span>
<a name="l02242"></a>02242 <span class="comment">                                                            Asserted   Asserted   Deasserted PCI-X   Reserved   Reserved   Reserved   Reserved</span>
<a name="l02243"></a>02243 <span class="comment">                                                            Asserted   Asserted   Asserted   PCI-X   Reserved   Reserved   Reserved   Reserved</span>
<a name="l02244"></a>02244 <span class="comment">                                                                                    NOTE: The PCI Bus speed &apos;assumed&apos; from the initialization</span>
<a name="l02245"></a>02245 <span class="comment">                                                                                    pattern is really intended for an operational range.</span>
<a name="l02246"></a>02246 <span class="comment">                                                                                    For example: If PINIT=100, this indicates PCI-X in the</span>
<a name="l02247"></a>02247 <span class="comment">                                                                                    100-133MHz range. The PCI_CNT field can be used to further</span>
<a name="l02248"></a>02248 <span class="comment">                                                                                    determine a more exacting PCI Bus frequency value if</span>
<a name="l02249"></a>02249 <span class="comment">                                                                                    required. */</span>
<a name="l02250"></a>02250     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#a611aae21b81bc3d0319892e0c435e726">pcicnt</a>                       : 32; <span class="comment">/**&lt; Free Running PCI Clock counter.</span>
<a name="l02251"></a>02251 <span class="comment">                                                         At PCI Reset, the PCICNT=0, and is auto-incremented</span>
<a name="l02252"></a>02252 <span class="comment">                                                         on every PCI clock and will auto-wrap back to zero</span>
<a name="l02253"></a>02253 <span class="comment">                                                         when saturated.</span>
<a name="l02254"></a>02254 <span class="comment">                                                         NOTE: Writes override the auto-increment to allow</span>
<a name="l02255"></a>02255 <span class="comment">                                                         software to preload any initial value.</span>
<a name="l02256"></a>02256 <span class="comment">                                                         The PCICNT field is provided to software as a means</span>
<a name="l02257"></a>02257 <span class="comment">                                                         to determine the PCI Bus Speed.</span>
<a name="l02258"></a>02258 <span class="comment">                                                         Assuming software has knowledge of the core frequency</span>
<a name="l02259"></a>02259 <span class="comment">                                                         (eclk), this register can be written with a value X,</span>
<a name="l02260"></a>02260 <span class="comment">                                                         wait &apos;n&apos; core clocks(eclk) and then read later(Y) to</span>
<a name="l02261"></a>02261 <span class="comment">                                                         determine \#PCI clocks(Y-X) have elapsed within &apos;n&apos; core</span>
<a name="l02262"></a>02262 <span class="comment">                                                         clocks to determine the PCI input Clock frequency. */</span>
<a name="l02263"></a>02263 <span class="preprocessor">#else</span>
<a name="l02264"></a><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#a611aae21b81bc3d0319892e0c435e726">02264</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#a611aae21b81bc3d0319892e0c435e726">pcicnt</a>                       : 32;
<a name="l02265"></a><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#acf3b47ca8dcb74d289752252ae0124f2">02265</a>     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#acf3b47ca8dcb74d289752252ae0124f2">ap_speed</a>                     : 2;
<a name="l02266"></a><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#ada077c647fe28f5394f1d7a4ed3fccaa">02266</a>     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#ada077c647fe28f5394f1d7a4ed3fccaa">ap_pcix</a>                      : 1;
<a name="l02267"></a><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#a561a0e36c40458efdb1f7fe82a7c8372">02267</a>     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#a561a0e36c40458efdb1f7fe82a7c8372">hm_speed</a>                     : 2;
<a name="l02268"></a><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#aea5efebc46b8b288067a24d9cfe6d430">02268</a>     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#aea5efebc46b8b288067a24d9cfe6d430">hm_pcix</a>                      : 1;
<a name="l02269"></a><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#ad1d5ca9e7046d9af7e0496142bc09eaa">02269</a>     uint64_t <a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html#ad1d5ca9e7046d9af7e0496142bc09eaa">reserved_38_63</a>               : 26;
<a name="l02270"></a>02270 <span class="preprocessor">#endif</span>
<a name="l02271"></a>02271 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__cnt__reg.html#ad979043a372cc229bef6b0a9a3b4b4db">s</a>;
<a name="l02272"></a><a class="code" href="unioncvmx__pci__cnt__reg.html#a8da793a1f7995fd2221cc74876317a62">02272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html">cvmx_pci_cnt_reg_s</a>             <a class="code" href="unioncvmx__pci__cnt__reg.html#a8da793a1f7995fd2221cc74876317a62">cn50xx</a>;
<a name="l02273"></a><a class="code" href="unioncvmx__pci__cnt__reg.html#a94e954ec8ccce62d0496a53464e854ab">02273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html">cvmx_pci_cnt_reg_s</a>             <a class="code" href="unioncvmx__pci__cnt__reg.html#a94e954ec8ccce62d0496a53464e854ab">cn58xx</a>;
<a name="l02274"></a><a class="code" href="unioncvmx__pci__cnt__reg.html#a7260b2383e6848a2b6bf99601ef14825">02274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__cnt__reg_1_1cvmx__pci__cnt__reg__s.html">cvmx_pci_cnt_reg_s</a>             <a class="code" href="unioncvmx__pci__cnt__reg.html#a7260b2383e6848a2b6bf99601ef14825">cn58xxp1</a>;
<a name="l02275"></a>02275 };
<a name="l02276"></a><a class="code" href="cvmx-pci-defs_8h.html#adea53e89d8939cf657c9f2fc4707c099">02276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__cnt__reg.html" title="cvmx_pci_cnt_reg">cvmx_pci_cnt_reg</a> <a class="code" href="unioncvmx__pci__cnt__reg.html" title="cvmx_pci_cnt_reg">cvmx_pci_cnt_reg_t</a>;
<a name="l02277"></a>02277 <span class="comment"></span>
<a name="l02278"></a>02278 <span class="comment">/**</span>
<a name="l02279"></a>02279 <span class="comment"> * cvmx_pci_ctl_status_2</span>
<a name="l02280"></a>02280 <span class="comment"> *</span>
<a name="l02281"></a>02281 <span class="comment"> * PCI_CTL_STATUS_2 = PCI Control Status 2 Register</span>
<a name="l02282"></a>02282 <span class="comment"> *</span>
<a name="l02283"></a>02283 <span class="comment"> * Control status register accessable from both PCI and NCB.</span>
<a name="l02284"></a>02284 <span class="comment"> */</span>
<a name="l02285"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html">02285</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__ctl__status__2.html" title="cvmx_pci_ctl_status_2">cvmx_pci_ctl_status_2</a> {
<a name="l02286"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html#a5819df25a94d102cb8aec5a3bc71d117">02286</a>     uint32_t <a class="code" href="unioncvmx__pci__ctl__status__2.html#a5819df25a94d102cb8aec5a3bc71d117">u32</a>;
<a name="l02287"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html">02287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html">cvmx_pci_ctl_status_2_s</a> {
<a name="l02288"></a>02288 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02289"></a>02289 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#aff6004eb9f193bf23fb7936d0d8ec365">reserved_29_31</a>               : 3;
<a name="l02290"></a>02290     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#af22e7ae66b7ea8a302c7e3df24bf02e3">bb1_hole</a>                     : 3;  <span class="comment">/**&lt; Big BAR 1 Hole</span>
<a name="l02291"></a>02291 <span class="comment">                                                         NOT IN PASS 1 NOR PASS 2</span>
<a name="l02292"></a>02292 <span class="comment">                                                         When PCI_CTL_STATUS_2[BB1]=1, this field defines</span>
<a name="l02293"></a>02293 <span class="comment">                                                         an encoded size of the upper BAR1 region which</span>
<a name="l02294"></a>02294 <span class="comment">                                                         OCTEON will mask out (ie: not respond to).</span>
<a name="l02295"></a>02295 <span class="comment">                                                         (see definition of BB1_HOLE and BB1_SIZ encodings</span>
<a name="l02296"></a>02296 <span class="comment">                                                         in the PCI_CTL_STATUS_2[BB1] definition below). */</span>
<a name="l02297"></a>02297     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a91bf80d10e3a57523cf16644e2283af1">bb1_siz</a>                      : 1;  <span class="comment">/**&lt; Big BAR 1 Size</span>
<a name="l02298"></a>02298 <span class="comment">                                                         NOT IN PASS 1 NOR PASS 2</span>
<a name="l02299"></a>02299 <span class="comment">                                                         When PCI_CTL_STATUS_2[BB1]=1, this field defines</span>
<a name="l02300"></a>02300 <span class="comment">                                                         the programmable SIZE of BAR 1.</span>
<a name="l02301"></a>02301 <span class="comment">                                                           - 0: 1GB / 1: 2GB */</span>
<a name="l02302"></a>02302     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a87cb84e7ddac3790d9376e8d1852c0e3">bb_ca</a>                        : 1;  <span class="comment">/**&lt; Set to &apos;1&apos; for Big Bar Mode to do STT/LDT L2C</span>
<a name="l02303"></a>02303 <span class="comment">                                                         operations.</span>
<a name="l02304"></a>02304 <span class="comment">                                                         NOT IN PASS 1 NOR PASS 2 */</span>
<a name="l02305"></a>02305     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a7f9ac75e39b226e7f2490937645911de">bb_es</a>                        : 2;  <span class="comment">/**&lt; Big Bar Node Endian Swap Mode</span>
<a name="l02306"></a>02306 <span class="comment">                                                           - 0: No Swizzle</span>
<a name="l02307"></a>02307 <span class="comment">                                                           - 1: Byte Swizzle (per-QW)</span>
<a name="l02308"></a>02308 <span class="comment">                                                           - 2: Byte Swizzle (per-LW)</span>
<a name="l02309"></a>02309 <span class="comment">                                                           - 3: LongWord Swizzle</span>
<a name="l02310"></a>02310 <span class="comment">                                                         NOT IN PASS 1 NOR PASS 2 */</span>
<a name="l02311"></a>02311     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a3a3187f2f1ebbe5a8c17b0fd61677cd1">bb1</a>                          : 1;  <span class="comment">/**&lt; Big Bar 1 Enable</span>
<a name="l02312"></a>02312 <span class="comment">                                                         NOT IN PASS 1 NOR PASS 2</span>
<a name="l02313"></a>02313 <span class="comment">                                                         When PCI_CTL_STATUS_2[BB1] is set, the following differences</span>
<a name="l02314"></a>02314 <span class="comment">                                                         occur:</span>
<a name="l02315"></a>02315 <span class="comment">                                                         - OCTEON&apos;s BAR1 becomes somewhere in the range 512-2048 MB rather</span>
<a name="l02316"></a>02316 <span class="comment">                                                           than the default 128MB.</span>
<a name="l02317"></a>02317 <span class="comment">                                                         - The following table indicates the effective size of</span>
<a name="l02318"></a>02318 <span class="comment">                                                           BAR1 when BB1 is set:</span>
<a name="l02319"></a>02319 <span class="comment">                                                             BB1_SIZ   BB1_HOLE  Effective size    Comment</span>
<a name="l02320"></a>02320 <span class="comment">                                                           +++++++++++++++++++++++++++++++++++++++++++++++++++++++++</span>
<a name="l02321"></a>02321 <span class="comment">                                                                0          0         1024 MB      Normal 1GB BAR</span>
<a name="l02322"></a>02322 <span class="comment">                                                                0          1         1008 MB      1 GB, 16 MB hole</span>
<a name="l02323"></a>02323 <span class="comment">                                                                0          2          992 MB      1 GB, 32 MB hole</span>
<a name="l02324"></a>02324 <span class="comment">                                                                0          3          960 MB      1 GB, 64 MB hole</span>
<a name="l02325"></a>02325 <span class="comment">                                                                0          4          896 MB      1 GB,128 MB hole</span>
<a name="l02326"></a>02326 <span class="comment">                                                                0          5          768 MB      1 GB,256 MB hole</span>
<a name="l02327"></a>02327 <span class="comment">                                                                0          6          512 MB      1 GB,512 MB hole</span>
<a name="l02328"></a>02328 <span class="comment">                                                                0          7         Illegal</span>
<a name="l02329"></a>02329 <span class="comment">                                                                1          0         2048 MB      Normal 2GB BAR</span>
<a name="l02330"></a>02330 <span class="comment">                                                                1          1         2032 MB      2 GB, 16 MB hole</span>
<a name="l02331"></a>02331 <span class="comment">                                                                1          2         2016 MB      2 GB, 32 MB hole</span>
<a name="l02332"></a>02332 <span class="comment">                                                                1          3         1984 MB      2 GB, 64 MB hole</span>
<a name="l02333"></a>02333 <span class="comment">                                                                1          4         1920 MB      2 GB,128 MB hole</span>
<a name="l02334"></a>02334 <span class="comment">                                                                1          5         1792 MB      2 GB,256 MB hole</span>
<a name="l02335"></a>02335 <span class="comment">                                                                1          6         1536 MB      2 GB,512 MB hole</span>
<a name="l02336"></a>02336 <span class="comment">                                                                1          7         Illegal</span>
<a name="l02337"></a>02337 <span class="comment">                                                         - When BB1_SIZ is 0: PCI_CFG06[LBASE&lt;2:0&gt;] reads as zero</span>
<a name="l02338"></a>02338 <span class="comment">                                                           and are ignored on write. BAR1 is an entirely ordinary</span>
<a name="l02339"></a>02339 <span class="comment">                                                           1 GB (power-of-two) BAR in all aspects when BB1_HOLE is 0.</span>
<a name="l02340"></a>02340 <span class="comment">                                                           When BB1_HOLE is not zero, BAR1 addresses are programmed</span>
<a name="l02341"></a>02341 <span class="comment">                                                           as if the BAR were 1GB, but, OCTEON does not respond</span>
<a name="l02342"></a>02342 <span class="comment">                                                           to addresses in the programmed holes.</span>
<a name="l02343"></a>02343 <span class="comment">                                                         - When BB1_SIZ is 1: PCI_CFG06[LBASE&lt;3:0&gt;] reads as zero</span>
<a name="l02344"></a>02344 <span class="comment">                                                           and are ignored on write. BAR1 is an entirely ordinary</span>
<a name="l02345"></a>02345 <span class="comment">                                                           2 GB (power-of-two) BAR in all aspects when BB1_HOLE is 0.</span>
<a name="l02346"></a>02346 <span class="comment">                                                           When BB1_HOLE is not zero, BAR1 addresses are programmed</span>
<a name="l02347"></a>02347 <span class="comment">                                                           as if the BAR were 2GB, but, OCTEON does not respond</span>
<a name="l02348"></a>02348 <span class="comment">                                                           to addresses in the programmed holes.</span>
<a name="l02349"></a>02349 <span class="comment">                                                         - Note that the BB1_HOLE value has no effect on the</span>
<a name="l02350"></a>02350 <span class="comment">                                                           PCI_CFG06[LBASE] behavior. BB1_HOLE only affects whether</span>
<a name="l02351"></a>02351 <span class="comment">                                                           OCTEON accepts an address. BB1_SIZ does affect PCI_CFG06[LBASE]</span>
<a name="l02352"></a>02352 <span class="comment">                                                           behavior, however.</span>
<a name="l02353"></a>02353 <span class="comment">                                                         - The first 128MB, i.e. addresses on the PCI bus in the range</span>
<a name="l02354"></a>02354 <span class="comment">                                                             BAR1+0          .. BAR1+0x07FFFFFF</span>
<a name="l02355"></a>02355 <span class="comment">                                                           access OCTEON&apos;s DRAM addresses with PCI_BAR1_INDEX CSR&apos;s</span>
<a name="l02356"></a>02356 <span class="comment">                                                           as before</span>
<a name="l02357"></a>02357 <span class="comment">                                                         - The remaining address space, i.e. addresses</span>
<a name="l02358"></a>02358 <span class="comment">                                                           on the PCI bus in the range</span>
<a name="l02359"></a>02359 <span class="comment">                                                              BAR1+0x08000000 .. BAR1+size-1,</span>
<a name="l02360"></a>02360 <span class="comment">                                                           where size is the size of BAR1 as selected by the above</span>
<a name="l02361"></a>02361 <span class="comment">                                                           table (based on the BB1_SIZ and BB1_HOLE values), are mapped to</span>
<a name="l02362"></a>02362 <span class="comment">                                                           OCTEON physical DRAM addresses as follows:</span>
<a name="l02363"></a>02363 <span class="comment">                                                                   PCI Address Range         OCTEON Physical Address Range</span>
<a name="l02364"></a>02364 <span class="comment">                                                           ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++</span>
<a name="l02365"></a>02365 <span class="comment">                                                            BAR1+0x08000000 .. BAR1+size-1 | 0x88000000 .. 0x7FFFFFFF+size</span>
<a name="l02366"></a>02366 <span class="comment">                                                           and PCI_CTL_STATUS_2[BB_ES] is the endian-swap and</span>
<a name="l02367"></a>02367 <span class="comment">                                                           PCI_CTL_STATUS_2[BB_CA] is the L2 cache allocation bit</span>
<a name="l02368"></a>02368 <span class="comment">                                                           for these references.</span>
<a name="l02369"></a>02369 <span class="comment">                                                           The consequences of any burst that crosses the end of the PCI</span>
<a name="l02370"></a>02370 <span class="comment">                                                           Address Range for BAR1 are unpredicable.</span>
<a name="l02371"></a>02371 <span class="comment">                                                         - The consequences of any burst access that crosses the boundary</span>
<a name="l02372"></a>02372 <span class="comment">                                                           between BAR1+0x07FFFFFF and BAR1+0x08000000 are unpredictable in PCI-X</span>
<a name="l02373"></a>02373 <span class="comment">                                                           mode. OCTEON may disconnect PCI references at this boundary. */</span>
<a name="l02374"></a>02374     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a8b090d70fca4be906c5c3ce6a7ee19e6">bb0</a>                          : 1;  <span class="comment">/**&lt; Big Bar 0 Enable</span>
<a name="l02375"></a>02375 <span class="comment">                                                         NOT IN PASS 1 NOR PASS 2</span>
<a name="l02376"></a>02376 <span class="comment">                                                         When PCI_CTL_STATUS_2[BB0] is set, the following</span>
<a name="l02377"></a>02377 <span class="comment">                                                         differences occur:</span>
<a name="l02378"></a>02378 <span class="comment">                                                         - OCTEON&apos;s BAR0 becomes 2GB rather than the default 4KB.</span>
<a name="l02379"></a>02379 <span class="comment">                                                           PCI_CFG04[LBASE&lt;18:0&gt;] reads as zero and is ignored on write.</span>
<a name="l02380"></a>02380 <span class="comment">                                                         - OCTEON&apos;s BAR0 becomes burstable. (When BB0 is clear, OCTEON</span>
<a name="l02381"></a>02381 <span class="comment">                                                           single-phase disconnects PCI BAR0 reads and PCI/PCI-X BAR0</span>
<a name="l02382"></a>02382 <span class="comment">                                                           writes, and splits (burstably) PCI-X BAR0 reads.)</span>
<a name="l02383"></a>02383 <span class="comment">                                                         - The first 4KB, i.e. addresses on the PCI bus in the range</span>
<a name="l02384"></a>02384 <span class="comment">                                                               BAR0+0      .. BAR0+0xFFF</span>
<a name="l02385"></a>02385 <span class="comment">                                                           access OCTEON&apos;s PCI-type CSR&apos;s as when BB0 is clear.</span>
<a name="l02386"></a>02386 <span class="comment">                                                         - The remaining address space, i.e. addresses on the PCI bus</span>
<a name="l02387"></a>02387 <span class="comment">                                                           in the range</span>
<a name="l02388"></a>02388 <span class="comment">                                                               BAR0+0x1000 .. BAR0+0x7FFFFFFF</span>
<a name="l02389"></a>02389 <span class="comment">                                                           are mapped to OCTEON physical DRAM addresses as follows:</span>
<a name="l02390"></a>02390 <span class="comment">                                                              PCI Address Range                  OCTEON Physical Address Range</span>
<a name="l02391"></a>02391 <span class="comment">                                                           ------------------------------------+------------------------------</span>
<a name="l02392"></a>02392 <span class="comment">                                                            BAR0+0x00001000 .. BAR0+0x0FFFFFFF | 0x000001000 .. 0x00FFFFFFF</span>
<a name="l02393"></a>02393 <span class="comment">                                                            BAR0+0x10000000 .. BAR0+0x1FFFFFFF | 0x410000000 .. 0x41FFFFFFF</span>
<a name="l02394"></a>02394 <span class="comment">                                                            BAR0+0x20000000 .. BAR0+0x7FFFFFFF | 0x020000000 .. 0x07FFFFFFF</span>
<a name="l02395"></a>02395 <span class="comment">                                                           and PCI_CTL_STATUS_2[BB_ES] is the endian-swap and</span>
<a name="l02396"></a>02396 <span class="comment">                                                           PCI_CTL_STATUS_2[BB_CA] is the L2 cache allocation bit</span>
<a name="l02397"></a>02397 <span class="comment">                                                           for these references.</span>
<a name="l02398"></a>02398 <span class="comment">                                                           The consequences of any burst that crosses the end of the PCI</span>
<a name="l02399"></a>02399 <span class="comment">                                                           Address Range for BAR0 are unpredicable.</span>
<a name="l02400"></a>02400 <span class="comment">                                                         - The consequences of any burst access that crosses the boundary</span>
<a name="l02401"></a>02401 <span class="comment">                                                           between BAR0+0xFFF and BAR0+0x1000 are unpredictable in PCI-X</span>
<a name="l02402"></a>02402 <span class="comment">                                                           mode. OCTEON may disconnect PCI references at this boundary.</span>
<a name="l02403"></a>02403 <span class="comment">                                                         - The results of any burst read that crosses the boundary</span>
<a name="l02404"></a>02404 <span class="comment">                                                           between BAR0+0x0FFFFFFF and BAR0+0x10000000 are unpredictable.</span>
<a name="l02405"></a>02405 <span class="comment">                                                           The consequences of any burst write that crosses this same</span>
<a name="l02406"></a>02406 <span class="comment">                                                           boundary are unpredictable.</span>
<a name="l02407"></a>02407 <span class="comment">                                                         - The results of any burst read that crosses the boundary</span>
<a name="l02408"></a>02408 <span class="comment">                                                           between BAR0+0x1FFFFFFF and BAR0+0x20000000 are unpredictable.</span>
<a name="l02409"></a>02409 <span class="comment">                                                           The consequences of any burst write that crosses this same</span>
<a name="l02410"></a>02410 <span class="comment">                                                           boundary are unpredictable. */</span>
<a name="l02411"></a>02411     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a1478553ce4d4b743e5c2669c45b9c3f5">erst_n</a>                       : 1;  <span class="comment">/**&lt; Reset active Low. PASS-2 */</span>
<a name="l02412"></a>02412     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#af0a2d3b4fd24c9baed24a599c196bdd5">bar2pres</a>                     : 1;  <span class="comment">/**&lt; From fuse block. When fuse(MIO_FUS_DAT3[BAR2_EN])</span>
<a name="l02413"></a>02413 <span class="comment">                                                         is NOT blown the value of this field is &apos;0&apos; after</span>
<a name="l02414"></a>02414 <span class="comment">                                                         reset and BAR2 is NOT present. When the fuse IS</span>
<a name="l02415"></a>02415 <span class="comment">                                                         blown the value of this field is &apos;1&apos; after reset</span>
<a name="l02416"></a>02416 <span class="comment">                                                         and BAR2 is present. Note that SW can change this</span>
<a name="l02417"></a>02417 <span class="comment">                                                         field after reset. This is a PASS-2 field. */</span>
<a name="l02418"></a>02418     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#afdf49e1dcdac5c4b42701265f4a965fb">scmtyp</a>                       : 1;  <span class="comment">/**&lt; Split Completion Message CMD Type (0=RD/1=WR)</span>
<a name="l02419"></a>02419 <span class="comment">                                                         When SCM=1, SCMTYP specifies the CMD intent (R/W) */</span>
<a name="l02420"></a>02420     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a4cf4410e9b138424abd6af110b0febb3">scm</a>                          : 1;  <span class="comment">/**&lt; Split Completion Message Detected (Read or Write) */</span>
<a name="l02421"></a>02421     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ab7e2cff9b47396ef42f5251f211d9772">en_wfilt</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; the window-access filter is enabled.</span>
<a name="l02422"></a>02422 <span class="comment">                                                         Unfilter writes are:</span>
<a name="l02423"></a>02423 <span class="comment">                                                         MIO, SubId0</span>
<a name="l02424"></a>02424 <span class="comment">                                                         MIO, SubId7</span>
<a name="l02425"></a>02425 <span class="comment">                                                         NPI, SubId0</span>
<a name="l02426"></a>02426 <span class="comment">                                                         NPI, SubId7</span>
<a name="l02427"></a>02427 <span class="comment">                                                         POW, SubId7</span>
<a name="l02428"></a>02428 <span class="comment">                                                         DFA, SubId7</span>
<a name="l02429"></a>02429 <span class="comment">                                                         IPD, SubId7</span>
<a name="l02430"></a>02430 <span class="comment">                                                         Unfiltered Reads are:</span>
<a name="l02431"></a>02431 <span class="comment">                                                         MIO, SubId0</span>
<a name="l02432"></a>02432 <span class="comment">                                                         MIO, SubId7</span>
<a name="l02433"></a>02433 <span class="comment">                                                         NPI, SubId0</span>
<a name="l02434"></a>02434 <span class="comment">                                                         NPI, SubId7</span>
<a name="l02435"></a>02435 <span class="comment">                                                         POW, SubId1</span>
<a name="l02436"></a>02436 <span class="comment">                                                         POW, SubId2</span>
<a name="l02437"></a>02437 <span class="comment">                                                         POW, SubId3</span>
<a name="l02438"></a>02438 <span class="comment">                                                         POW, SubId7</span>
<a name="l02439"></a>02439 <span class="comment">                                                         DFA, SubId7</span>
<a name="l02440"></a>02440 <span class="comment">                                                         IPD, SubId7 */</span>
<a name="l02441"></a>02441     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ad4580e641c79e745eda283794f52b102">reserved_14_14</a>               : 1;
<a name="l02442"></a>02442     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a69b8f76566151a21b754629488089bdd">ap_pcix</a>                      : 1;  <span class="comment">/**&lt; PCX Core Mode status (0=PCI Bus/1=PCIX)</span>
<a name="l02443"></a>02443 <span class="comment">                                                         If one or more of PCI_DEVSEL_N, PCI_STOP_N, and</span>
<a name="l02444"></a>02444 <span class="comment">                                                         PCI_TRDY_N are asserted at the rising edge of</span>
<a name="l02445"></a>02445 <span class="comment">                                                         PCI_RST_N, the device enters PCI-X mode.</span>
<a name="l02446"></a>02446 <span class="comment">                                                         Otherwise, the device enters conventional PCI</span>
<a name="l02447"></a>02447 <span class="comment">                                                         mode at the rising edge of RST#. */</span>
<a name="l02448"></a>02448     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a9bce5d682761b8bfb5b4f3bc31a600d3">ap_64ad</a>                      : 1;  <span class="comment">/**&lt; PCX Core Bus status (0=32b Bus/1=64b Bus)</span>
<a name="l02449"></a>02449 <span class="comment">                                                         When PCI_RST_N pin is de-asserted, the state</span>
<a name="l02450"></a>02450 <span class="comment">                                                         of PCI_REQ64_N(driven by central agent) determines</span>
<a name="l02451"></a>02451 <span class="comment">                                                         the width of the PCI/X bus. */</span>
<a name="l02452"></a>02452     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a03fe40b9330a4b8d857c22523a5600a8">b12_bist</a>                     : 1;  <span class="comment">/**&lt; Bist Status For Memeory In B12 */</span>
<a name="l02453"></a>02453     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a1228f380076ed3b32373909ce7df2ce8">pmo_amod</a>                     : 1;  <span class="comment">/**&lt; PMO-ARB Mode (0=FP[HP=CMD1,LP=CMD0]/1=RR) */</span>
<a name="l02454"></a>02454     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ae04fb2107820931358d763b46d605e08">pmo_fpc</a>                      : 3;  <span class="comment">/**&lt; PMO-ARB Fixed Priority Counter</span>
<a name="l02455"></a>02455 <span class="comment">                                                         When PMO_AMOD=0 (FP mode), this field represents</span>
<a name="l02456"></a>02456 <span class="comment">                                                         the \# of CMD1 requests that are issued (at higher</span>
<a name="l02457"></a>02457 <span class="comment">                                                         priority) before a single lower priority CMD0</span>
<a name="l02458"></a>02458 <span class="comment">                                                         is allowed to issue (to ensure foward progress).</span>
<a name="l02459"></a>02459 <span class="comment">                                                           - 0: 1 CMD1 Request issued before CMD0 allowed</span>
<a name="l02460"></a>02460 <span class="comment">                                                           - ...</span>
<a name="l02461"></a>02461 <span class="comment">                                                           - 7: 8 CMD1 Requests issued before CMD0 allowed */</span>
<a name="l02462"></a>02462     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#adabd0180cb78281bca0db3f3f798ad80">tsr_hwm</a>                      : 3;  <span class="comment">/**&lt; Target Split-Read ADB(allowable disconnect boundary)</span>
<a name="l02463"></a>02463 <span class="comment">                                                         High Water Mark.</span>
<a name="l02464"></a>02464 <span class="comment">                                                         Specifies the number of ADBs(128 Byte aligned chunks)</span>
<a name="l02465"></a>02465 <span class="comment">                                                         that are accumulated(pending) BEFORE the Target Split</span>
<a name="l02466"></a>02466 <span class="comment">                                                         completion is attempted on the PCI bus.</span>
<a name="l02467"></a>02467 <span class="comment">                                                            - 0: RESERVED/ILLEGAL</span>
<a name="l02468"></a>02468 <span class="comment">                                                            - 1: 2 Pending ADBs (129B-256B)</span>
<a name="l02469"></a>02469 <span class="comment">                                                            - 2: 3 Pending ADBs (257B-384B)</span>
<a name="l02470"></a>02470 <span class="comment">                                                            - 3: 4 Pending ADBs (385B-512B)</span>
<a name="l02471"></a>02471 <span class="comment">                                                            - 4: 5 Pending ADBs (513B-640B)</span>
<a name="l02472"></a>02472 <span class="comment">                                                            - 5: 6 Pending ADBs (641B-768B)</span>
<a name="l02473"></a>02473 <span class="comment">                                                            - 6: 7 Pending ADBs (769B-896B)</span>
<a name="l02474"></a>02474 <span class="comment">                                                            - 7: 8 Pending ADBs (897B-1024B)</span>
<a name="l02475"></a>02475 <span class="comment">                                                         Example: Suppose a 1KB target memory request with</span>
<a name="l02476"></a>02476 <span class="comment">                                                         starting byte offset address[6:0]=0x7F is split by</span>
<a name="l02477"></a>02477 <span class="comment">                                                         the OCTEON and the TSR_HWM=1(2 ADBs).</span>
<a name="l02478"></a>02478 <span class="comment">                                                         The OCTEON will start the target split completion</span>
<a name="l02479"></a>02479 <span class="comment">                                                         on the PCI Bus after 1B(1st ADB)+128B(2nd ADB)=129B</span>
<a name="l02480"></a>02480 <span class="comment">                                                         of data have been received from memory (even though</span>
<a name="l02481"></a>02481 <span class="comment">                                                         the remaining 895B has not yet been received). The</span>
<a name="l02482"></a>02482 <span class="comment">                                                         OCTEON will continue the split completion until it</span>
<a name="l02483"></a>02483 <span class="comment">                                                         has consumed all of the pended split data. If the</span>
<a name="l02484"></a>02484 <span class="comment">                                                         full transaction length(1KB) of data was NOT entirely</span>
<a name="l02485"></a>02485 <span class="comment">                                                         transferred, then OCTEON will terminate the split</span>
<a name="l02486"></a>02486 <span class="comment">                                                         completion and again wait for another 2 ADB-aligned data</span>
<a name="l02487"></a>02487 <span class="comment">                                                         chunks(256B) of pended split data to be received from</span>
<a name="l02488"></a>02488 <span class="comment">                                                         memory before starting another split completion request.</span>
<a name="l02489"></a>02489 <span class="comment">                                                         This allows Octeon (as split completer), to send back</span>
<a name="l02490"></a>02490 <span class="comment">                                                         multiple split completions for a given large split</span>
<a name="l02491"></a>02491 <span class="comment">                                                         transaction without having to wait for the entire</span>
<a name="l02492"></a>02492 <span class="comment">                                                         transaction length to be received from memory.</span>
<a name="l02493"></a>02493 <span class="comment">                                                         NOTE: For split transaction sizes &apos;smaller&apos; than the</span>
<a name="l02494"></a>02494 <span class="comment">                                                         specified TSR_HWM value, the split completion</span>
<a name="l02495"></a>02495 <span class="comment">                                                         is started when the last datum has been received from</span>
<a name="l02496"></a>02496 <span class="comment">                                                         memory.</span>
<a name="l02497"></a>02497 <span class="comment">                                                         NOTE: It is IMPERATIVE that this field NEVER BE</span>
<a name="l02498"></a>02498 <span class="comment">                                                         written to a ZERO value. A value of zero is</span>
<a name="l02499"></a>02499 <span class="comment">                                                         reserved/illegal and can result in PCIX bus hangs). */</span>
<a name="l02500"></a>02500     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a3b9c2379585f4ccec1903a15d6dcaf29">bar2_enb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; BAR2 is enable and will respond when</span>
<a name="l02501"></a>02501 <span class="comment">                                                         clear &apos;0&apos; BAR2 access will be target-aborted. */</span>
<a name="l02502"></a>02502     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a172707fa263568b77036138290ca318b">bar2_esx</a>                     : 2;  <span class="comment">/**&lt; Value will be XORed with pci-address[37:36] to</span>
<a name="l02503"></a>02503 <span class="comment">                                                         determine the endian swap mode. */</span>
<a name="l02504"></a>02504     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a4a1726ffb3cf23fe42d42cf45b2c1cf9">bar2_cax</a>                     : 1;  <span class="comment">/**&lt; Value will be XORed with pci-address[38] to</span>
<a name="l02505"></a>02505 <span class="comment">                                                         determine the L2 cache attribute.</span>
<a name="l02506"></a>02506 <span class="comment">                                                         When XOR result is 1, not cached in L2 */</span>
<a name="l02507"></a>02507 <span class="preprocessor">#else</span>
<a name="l02508"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a4a1726ffb3cf23fe42d42cf45b2c1cf9">02508</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a4a1726ffb3cf23fe42d42cf45b2c1cf9">bar2_cax</a>                     : 1;
<a name="l02509"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a172707fa263568b77036138290ca318b">02509</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a172707fa263568b77036138290ca318b">bar2_esx</a>                     : 2;
<a name="l02510"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a3b9c2379585f4ccec1903a15d6dcaf29">02510</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a3b9c2379585f4ccec1903a15d6dcaf29">bar2_enb</a>                     : 1;
<a name="l02511"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#adabd0180cb78281bca0db3f3f798ad80">02511</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#adabd0180cb78281bca0db3f3f798ad80">tsr_hwm</a>                      : 3;
<a name="l02512"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ae04fb2107820931358d763b46d605e08">02512</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ae04fb2107820931358d763b46d605e08">pmo_fpc</a>                      : 3;
<a name="l02513"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a1228f380076ed3b32373909ce7df2ce8">02513</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a1228f380076ed3b32373909ce7df2ce8">pmo_amod</a>                     : 1;
<a name="l02514"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a03fe40b9330a4b8d857c22523a5600a8">02514</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a03fe40b9330a4b8d857c22523a5600a8">b12_bist</a>                     : 1;
<a name="l02515"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a9bce5d682761b8bfb5b4f3bc31a600d3">02515</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a9bce5d682761b8bfb5b4f3bc31a600d3">ap_64ad</a>                      : 1;
<a name="l02516"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a69b8f76566151a21b754629488089bdd">02516</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a69b8f76566151a21b754629488089bdd">ap_pcix</a>                      : 1;
<a name="l02517"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ad4580e641c79e745eda283794f52b102">02517</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ad4580e641c79e745eda283794f52b102">reserved_14_14</a>               : 1;
<a name="l02518"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ab7e2cff9b47396ef42f5251f211d9772">02518</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#ab7e2cff9b47396ef42f5251f211d9772">en_wfilt</a>                     : 1;
<a name="l02519"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a4cf4410e9b138424abd6af110b0febb3">02519</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a4cf4410e9b138424abd6af110b0febb3">scm</a>                          : 1;
<a name="l02520"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#afdf49e1dcdac5c4b42701265f4a965fb">02520</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#afdf49e1dcdac5c4b42701265f4a965fb">scmtyp</a>                       : 1;
<a name="l02521"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#af0a2d3b4fd24c9baed24a599c196bdd5">02521</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#af0a2d3b4fd24c9baed24a599c196bdd5">bar2pres</a>                     : 1;
<a name="l02522"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a1478553ce4d4b743e5c2669c45b9c3f5">02522</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a1478553ce4d4b743e5c2669c45b9c3f5">erst_n</a>                       : 1;
<a name="l02523"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a8b090d70fca4be906c5c3ce6a7ee19e6">02523</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a8b090d70fca4be906c5c3ce6a7ee19e6">bb0</a>                          : 1;
<a name="l02524"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a3a3187f2f1ebbe5a8c17b0fd61677cd1">02524</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a3a3187f2f1ebbe5a8c17b0fd61677cd1">bb1</a>                          : 1;
<a name="l02525"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a7f9ac75e39b226e7f2490937645911de">02525</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a7f9ac75e39b226e7f2490937645911de">bb_es</a>                        : 2;
<a name="l02526"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a87cb84e7ddac3790d9376e8d1852c0e3">02526</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a87cb84e7ddac3790d9376e8d1852c0e3">bb_ca</a>                        : 1;
<a name="l02527"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a91bf80d10e3a57523cf16644e2283af1">02527</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#a91bf80d10e3a57523cf16644e2283af1">bb1_siz</a>                      : 1;
<a name="l02528"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#af22e7ae66b7ea8a302c7e3df24bf02e3">02528</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#af22e7ae66b7ea8a302c7e3df24bf02e3">bb1_hole</a>                     : 3;
<a name="l02529"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#aff6004eb9f193bf23fb7936d0d8ec365">02529</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html#aff6004eb9f193bf23fb7936d0d8ec365">reserved_29_31</a>               : 3;
<a name="l02530"></a>02530 <span class="preprocessor">#endif</span>
<a name="l02531"></a>02531 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__ctl__status__2.html#afb6f7c7bf05979472846d4ecd69d6c2c">s</a>;
<a name="l02532"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html#a9ff896296272b2034e88c3778dd5320c">02532</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html">cvmx_pci_ctl_status_2_s</a>        <a class="code" href="unioncvmx__pci__ctl__status__2.html#a9ff896296272b2034e88c3778dd5320c">cn30xx</a>;
<a name="l02533"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html">02533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html">cvmx_pci_ctl_status_2_cn31xx</a> {
<a name="l02534"></a>02534 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02535"></a>02535 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a2cb14f4521ea55bb543b99662a02af54">reserved_20_31</a>               : 12;
<a name="l02536"></a>02536     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab033935eb1824410d96eca7642a67611">erst_n</a>                       : 1;  <span class="comment">/**&lt; Reset active Low. */</span>
<a name="l02537"></a>02537     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab94c896b60122425668c785213777c47">bar2pres</a>                     : 1;  <span class="comment">/**&lt; From fuse block. When fuse(MIO_FUS_DAT3[BAR2_EN])</span>
<a name="l02538"></a>02538 <span class="comment">                                                         is NOT blown the value of this field is &apos;0&apos; after</span>
<a name="l02539"></a>02539 <span class="comment">                                                         reset and BAR2 is NOT present. When the fuse IS</span>
<a name="l02540"></a>02540 <span class="comment">                                                         blown the value of this field is &apos;1&apos; after reset</span>
<a name="l02541"></a>02541 <span class="comment">                                                         and BAR2 is present. Note that SW can change this</span>
<a name="l02542"></a>02542 <span class="comment">                                                         field after reset. */</span>
<a name="l02543"></a>02543     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a9d6b9516823ce7f0af9756a50f3c4816">scmtyp</a>                       : 1;  <span class="comment">/**&lt; Split Completion Message CMD Type (0=RD/1=WR)</span>
<a name="l02544"></a>02544 <span class="comment">                                                         When SCM=1, SCMTYP specifies the CMD intent (R/W) */</span>
<a name="l02545"></a>02545     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a53638162fbebe2ab0e94cea8fed68752">scm</a>                          : 1;  <span class="comment">/**&lt; Split Completion Message Detected (Read or Write) */</span>
<a name="l02546"></a>02546     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#af5224e8863a501ac7f50dc64644915e6">en_wfilt</a>                     : 1;  <span class="comment">/**&lt; When &apos;1&apos; the window-access filter is enabled.</span>
<a name="l02547"></a>02547 <span class="comment">                                                         Unfilter writes are:</span>
<a name="l02548"></a>02548 <span class="comment">                                                         MIO,  SubId0</span>
<a name="l02549"></a>02549 <span class="comment">                                                         MIO,  SubId7</span>
<a name="l02550"></a>02550 <span class="comment">                                                         NPI,  SubId0</span>
<a name="l02551"></a>02551 <span class="comment">                                                         NPI,  SubId7</span>
<a name="l02552"></a>02552 <span class="comment">                                                         POW,  SubId7</span>
<a name="l02553"></a>02553 <span class="comment">                                                         DFA,  SubId7</span>
<a name="l02554"></a>02554 <span class="comment">                                                         IPD,  SubId7</span>
<a name="l02555"></a>02555 <span class="comment">                                                         USBN, SubId7</span>
<a name="l02556"></a>02556 <span class="comment">                                                         Unfiltered Reads are:</span>
<a name="l02557"></a>02557 <span class="comment">                                                         MIO,  SubId0</span>
<a name="l02558"></a>02558 <span class="comment">                                                         MIO,  SubId7</span>
<a name="l02559"></a>02559 <span class="comment">                                                         NPI,  SubId0</span>
<a name="l02560"></a>02560 <span class="comment">                                                         NPI,  SubId7</span>
<a name="l02561"></a>02561 <span class="comment">                                                         POW,  SubId1</span>
<a name="l02562"></a>02562 <span class="comment">                                                         POW,  SubId2</span>
<a name="l02563"></a>02563 <span class="comment">                                                         POW,  SubId3</span>
<a name="l02564"></a>02564 <span class="comment">                                                         POW,  SubId7</span>
<a name="l02565"></a>02565 <span class="comment">                                                         DFA,  SubId7</span>
<a name="l02566"></a>02566 <span class="comment">                                                         IPD,  SubId7</span>
<a name="l02567"></a>02567 <span class="comment">                                                         USBN, SubId7 */</span>
<a name="l02568"></a>02568     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a21ad74bf6aabd14666c4dcbafcda882b">reserved_14_14</a>               : 1;
<a name="l02569"></a>02569     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a3439c27fbad2ea88ad37c19d91b1c6d8">ap_pcix</a>                      : 1;  <span class="comment">/**&lt; PCX Core Mode status (0=PCI Bus/1=PCIX) */</span>
<a name="l02570"></a>02570     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab9d92f89ccdd8d549894a4db2a1e1aaf">ap_64ad</a>                      : 1;  <span class="comment">/**&lt; PCX Core Bus status (0=32b Bus/1=64b Bus) */</span>
<a name="l02571"></a>02571     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afad3b2bbfd5d68bb184f340ee6d5a94c">b12_bist</a>                     : 1;  <span class="comment">/**&lt; Bist Status For Memeory In B12 */</span>
<a name="l02572"></a>02572     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afe99d2edd37351e54e6905fed4f55419">pmo_amod</a>                     : 1;  <span class="comment">/**&lt; PMO-ARB Mode (0=FP[HP=CMD1,LP=CMD0]/1=RR) */</span>
<a name="l02573"></a>02573     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a09768b440096485bd02d422375b98835">pmo_fpc</a>                      : 3;  <span class="comment">/**&lt; PMO-ARB Fixed Priority Counter</span>
<a name="l02574"></a>02574 <span class="comment">                                                         When PMO_AMOD=0 (FP mode), this field represents</span>
<a name="l02575"></a>02575 <span class="comment">                                                         the \# of CMD1 requests that are issued (at higher</span>
<a name="l02576"></a>02576 <span class="comment">                                                         priority) before a single lower priority CMD0</span>
<a name="l02577"></a>02577 <span class="comment">                                                         is allowed to issue (to ensure foward progress).</span>
<a name="l02578"></a>02578 <span class="comment">                                                           - 0: 1 CMD1 Request issued before CMD0 allowed</span>
<a name="l02579"></a>02579 <span class="comment">                                                           - ...</span>
<a name="l02580"></a>02580 <span class="comment">                                                           - 7: 8 CMD1 Requests issued before CMD0 allowed */</span>
<a name="l02581"></a>02581     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afb35500c91b223f013b9d16913666c4f">tsr_hwm</a>                      : 3;  <span class="comment">/**&lt; Target Split-Read ADB(allowable disconnect boundary)</span>
<a name="l02582"></a>02582 <span class="comment">                                                         High Water Mark.</span>
<a name="l02583"></a>02583 <span class="comment">                                                         Specifies the number of ADBs(128 Byte aligned chunks)</span>
<a name="l02584"></a>02584 <span class="comment">                                                         that are accumulated(pending) BEFORE the Target Split</span>
<a name="l02585"></a>02585 <span class="comment">                                                         completion is attempted on the PCI bus.</span>
<a name="l02586"></a>02586 <span class="comment">                                                            - 0: RESERVED/ILLEGAL</span>
<a name="l02587"></a>02587 <span class="comment">                                                            - 1: 2 Pending ADBs (129B-256B)</span>
<a name="l02588"></a>02588 <span class="comment">                                                            - 2: 3 Pending ADBs (257B-384B)</span>
<a name="l02589"></a>02589 <span class="comment">                                                            - 3: 4 Pending ADBs (385B-512B)</span>
<a name="l02590"></a>02590 <span class="comment">                                                            - 4: 5 Pending ADBs (513B-640B)</span>
<a name="l02591"></a>02591 <span class="comment">                                                            - 5: 6 Pending ADBs (641B-768B)</span>
<a name="l02592"></a>02592 <span class="comment">                                                            - 6: 7 Pending ADBs (769B-896B)</span>
<a name="l02593"></a>02593 <span class="comment">                                                            - 7: 8 Pending ADBs (897B-1024B)</span>
<a name="l02594"></a>02594 <span class="comment">                                                         Example: Suppose a 1KB target memory request with</span>
<a name="l02595"></a>02595 <span class="comment">                                                         starting byte offset address[6:0]=0x7F is split by</span>
<a name="l02596"></a>02596 <span class="comment">                                                         the OCTEON and the TSR_HWM=1(2 ADBs).</span>
<a name="l02597"></a>02597 <span class="comment">                                                         The OCTEON will start the target split completion</span>
<a name="l02598"></a>02598 <span class="comment">                                                         on the PCI Bus after 1B(1st ADB)+128B(2nd ADB)=129B</span>
<a name="l02599"></a>02599 <span class="comment">                                                         of data have been received from memory (even though</span>
<a name="l02600"></a>02600 <span class="comment">                                                         the remaining 895B has not yet been received). The</span>
<a name="l02601"></a>02601 <span class="comment">                                                         OCTEON will continue the split completion until it</span>
<a name="l02602"></a>02602 <span class="comment">                                                         has consumed all of the pended split data. If the</span>
<a name="l02603"></a>02603 <span class="comment">                                                         full transaction length(1KB) of data was NOT entirely</span>
<a name="l02604"></a>02604 <span class="comment">                                                         transferred, then OCTEON will terminate the split</span>
<a name="l02605"></a>02605 <span class="comment">                                                         completion and again wait for another 2 ADB-aligned data</span>
<a name="l02606"></a>02606 <span class="comment">                                                         chunks(256B) of pended split data to be received from</span>
<a name="l02607"></a>02607 <span class="comment">                                                         memory before starting another split completion request.</span>
<a name="l02608"></a>02608 <span class="comment">                                                         This allows Octeon (as split completer), to send back</span>
<a name="l02609"></a>02609 <span class="comment">                                                         multiple split completions for a given large split</span>
<a name="l02610"></a>02610 <span class="comment">                                                         transaction without having to wait for the entire</span>
<a name="l02611"></a>02611 <span class="comment">                                                         transaction length to be received from memory.</span>
<a name="l02612"></a>02612 <span class="comment">                                                         NOTE: For split transaction sizes &apos;smaller&apos; than the</span>
<a name="l02613"></a>02613 <span class="comment">                                                         specified TSR_HWM value, the split completion</span>
<a name="l02614"></a>02614 <span class="comment">                                                         is started when the last datum has been received from</span>
<a name="l02615"></a>02615 <span class="comment">                                                         memory.</span>
<a name="l02616"></a>02616 <span class="comment">                                                         NOTE: It is IMPERATIVE that this field NEVER BE</span>
<a name="l02617"></a>02617 <span class="comment">                                                         written to a ZERO value. A value of zero is</span>
<a name="l02618"></a>02618 <span class="comment">                                                         reserved/illegal and can result in PCIX bus hangs). */</span>
<a name="l02619"></a>02619     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ae641b179eb2f3dd27c4b83e6221d828b">bar2_enb</a>                     : 1;  <span class="comment">/**&lt; When set &apos;1&apos; BAR2 is enable and will respond when</span>
<a name="l02620"></a>02620 <span class="comment">                                                         clear &apos;0&apos; BAR2 access will be target-aborted. */</span>
<a name="l02621"></a>02621     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a0ffe78cfb766f64939c804d59326cb67">bar2_esx</a>                     : 2;  <span class="comment">/**&lt; Value will be XORed with pci-address[37:36] to</span>
<a name="l02622"></a>02622 <span class="comment">                                                         determine the endian swap mode. */</span>
<a name="l02623"></a>02623     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a9ef02a3ec2dfc5e57314aaa8311bc7f6">bar2_cax</a>                     : 1;  <span class="comment">/**&lt; Value will be XORed with pci-address[38] to</span>
<a name="l02624"></a>02624 <span class="comment">                                                         determine the L2 cache attribute.</span>
<a name="l02625"></a>02625 <span class="comment">                                                         When XOR result is 1, not allocated in L2 cache */</span>
<a name="l02626"></a>02626 <span class="preprocessor">#else</span>
<a name="l02627"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a9ef02a3ec2dfc5e57314aaa8311bc7f6">02627</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a9ef02a3ec2dfc5e57314aaa8311bc7f6">bar2_cax</a>                     : 1;
<a name="l02628"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a0ffe78cfb766f64939c804d59326cb67">02628</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a0ffe78cfb766f64939c804d59326cb67">bar2_esx</a>                     : 2;
<a name="l02629"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ae641b179eb2f3dd27c4b83e6221d828b">02629</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ae641b179eb2f3dd27c4b83e6221d828b">bar2_enb</a>                     : 1;
<a name="l02630"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afb35500c91b223f013b9d16913666c4f">02630</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afb35500c91b223f013b9d16913666c4f">tsr_hwm</a>                      : 3;
<a name="l02631"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a09768b440096485bd02d422375b98835">02631</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a09768b440096485bd02d422375b98835">pmo_fpc</a>                      : 3;
<a name="l02632"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afe99d2edd37351e54e6905fed4f55419">02632</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afe99d2edd37351e54e6905fed4f55419">pmo_amod</a>                     : 1;
<a name="l02633"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afad3b2bbfd5d68bb184f340ee6d5a94c">02633</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#afad3b2bbfd5d68bb184f340ee6d5a94c">b12_bist</a>                     : 1;
<a name="l02634"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab9d92f89ccdd8d549894a4db2a1e1aaf">02634</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab9d92f89ccdd8d549894a4db2a1e1aaf">ap_64ad</a>                      : 1;
<a name="l02635"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a3439c27fbad2ea88ad37c19d91b1c6d8">02635</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a3439c27fbad2ea88ad37c19d91b1c6d8">ap_pcix</a>                      : 1;
<a name="l02636"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a21ad74bf6aabd14666c4dcbafcda882b">02636</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a21ad74bf6aabd14666c4dcbafcda882b">reserved_14_14</a>               : 1;
<a name="l02637"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#af5224e8863a501ac7f50dc64644915e6">02637</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#af5224e8863a501ac7f50dc64644915e6">en_wfilt</a>                     : 1;
<a name="l02638"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a53638162fbebe2ab0e94cea8fed68752">02638</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a53638162fbebe2ab0e94cea8fed68752">scm</a>                          : 1;
<a name="l02639"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a9d6b9516823ce7f0af9756a50f3c4816">02639</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a9d6b9516823ce7f0af9756a50f3c4816">scmtyp</a>                       : 1;
<a name="l02640"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab94c896b60122425668c785213777c47">02640</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab94c896b60122425668c785213777c47">bar2pres</a>                     : 1;
<a name="l02641"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab033935eb1824410d96eca7642a67611">02641</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#ab033935eb1824410d96eca7642a67611">erst_n</a>                       : 1;
<a name="l02642"></a><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a2cb14f4521ea55bb543b99662a02af54">02642</a>     uint32_t <a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html#a2cb14f4521ea55bb543b99662a02af54">reserved_20_31</a>               : 12;
<a name="l02643"></a>02643 <span class="preprocessor">#endif</span>
<a name="l02644"></a>02644 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__ctl__status__2.html#a5c4c5d337be5867525cd5284bf3550d2">cn31xx</a>;
<a name="l02645"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html#a83a626d3faa5356e8b86f5c10ffada4e">02645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html">cvmx_pci_ctl_status_2_s</a>        <a class="code" href="unioncvmx__pci__ctl__status__2.html#a83a626d3faa5356e8b86f5c10ffada4e">cn38xx</a>;
<a name="l02646"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html#a6c90208bdbf67405889842877b054357">02646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__cn31xx.html">cvmx_pci_ctl_status_2_cn31xx</a>   <a class="code" href="unioncvmx__pci__ctl__status__2.html#a6c90208bdbf67405889842877b054357">cn38xxp2</a>;
<a name="l02647"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html#a498841932f8b83f665b632254f1e828b">02647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html">cvmx_pci_ctl_status_2_s</a>        <a class="code" href="unioncvmx__pci__ctl__status__2.html#a498841932f8b83f665b632254f1e828b">cn50xx</a>;
<a name="l02648"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html#a11ba3b0f211ee67defa9ef417200f35f">02648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html">cvmx_pci_ctl_status_2_s</a>        <a class="code" href="unioncvmx__pci__ctl__status__2.html#a11ba3b0f211ee67defa9ef417200f35f">cn58xx</a>;
<a name="l02649"></a><a class="code" href="unioncvmx__pci__ctl__status__2.html#a196687a704574ccfd7722c6d4c33cfc0">02649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__ctl__status__2_1_1cvmx__pci__ctl__status__2__s.html">cvmx_pci_ctl_status_2_s</a>        <a class="code" href="unioncvmx__pci__ctl__status__2.html#a196687a704574ccfd7722c6d4c33cfc0">cn58xxp1</a>;
<a name="l02650"></a>02650 };
<a name="l02651"></a><a class="code" href="cvmx-pci-defs_8h.html#aa42bab0e3e1c7a5a0f877fd3268ce715">02651</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__ctl__status__2.html" title="cvmx_pci_ctl_status_2">cvmx_pci_ctl_status_2</a> <a class="code" href="unioncvmx__pci__ctl__status__2.html" title="cvmx_pci_ctl_status_2">cvmx_pci_ctl_status_2_t</a>;
<a name="l02652"></a>02652 <span class="comment"></span>
<a name="l02653"></a>02653 <span class="comment">/**</span>
<a name="l02654"></a>02654 <span class="comment"> * cvmx_pci_dbell#</span>
<a name="l02655"></a>02655 <span class="comment"> *</span>
<a name="l02656"></a>02656 <span class="comment"> * PCI_DBELL0 = PCI Doorbell-0</span>
<a name="l02657"></a>02657 <span class="comment"> *</span>
<a name="l02658"></a>02658 <span class="comment"> * The value to write to the doorbell 0 register. The value in this register is acted upon when the</span>
<a name="l02659"></a>02659 <span class="comment"> * least-significant-byte of this register is written.</span>
<a name="l02660"></a>02660 <span class="comment"> */</span>
<a name="l02661"></a><a class="code" href="unioncvmx__pci__dbellx.html">02661</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dbellx.html" title="cvmx_pci_dbell#">cvmx_pci_dbellx</a> {
<a name="l02662"></a><a class="code" href="unioncvmx__pci__dbellx.html#a5a844ec8d71eeb6d7d9758b633fe810d">02662</a>     uint32_t <a class="code" href="unioncvmx__pci__dbellx.html#a5a844ec8d71eeb6d7d9758b633fe810d">u32</a>;
<a name="l02663"></a><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">02663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a> {
<a name="l02664"></a>02664 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html#a5c1988cdf789c9af0af8e10893842da7">reserved_16_31</a>               : 16;
<a name="l02666"></a>02666     uint32_t <a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html#a6d61e5a1ce11c9a77ee5693d4cdea72f">inc_val</a>                      : 16; <span class="comment">/**&lt; Software writes this register with the</span>
<a name="l02667"></a>02667 <span class="comment">                                                         number of new Instructions to be processed</span>
<a name="l02668"></a>02668 <span class="comment">                                                         on the Instruction Queue. When read this</span>
<a name="l02669"></a>02669 <span class="comment">                                                         register contains the last write value. */</span>
<a name="l02670"></a>02670 <span class="preprocessor">#else</span>
<a name="l02671"></a><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html#a6d61e5a1ce11c9a77ee5693d4cdea72f">02671</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html#a6d61e5a1ce11c9a77ee5693d4cdea72f">inc_val</a>                      : 16;
<a name="l02672"></a><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html#a5c1988cdf789c9af0af8e10893842da7">02672</a>     uint32_t <a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html#a5c1988cdf789c9af0af8e10893842da7">reserved_16_31</a>               : 16;
<a name="l02673"></a>02673 <span class="preprocessor">#endif</span>
<a name="l02674"></a>02674 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__dbellx.html#ab685ec6f36926f2195af5a80975e6709">s</a>;
<a name="l02675"></a><a class="code" href="unioncvmx__pci__dbellx.html#a813d529a9477cac8ab83e247c34a079d">02675</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a>              <a class="code" href="unioncvmx__pci__dbellx.html#a813d529a9477cac8ab83e247c34a079d">cn30xx</a>;
<a name="l02676"></a><a class="code" href="unioncvmx__pci__dbellx.html#aedd39c93fc23e91d7bc5a8ba476a48e3">02676</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a>              <a class="code" href="unioncvmx__pci__dbellx.html#aedd39c93fc23e91d7bc5a8ba476a48e3">cn31xx</a>;
<a name="l02677"></a><a class="code" href="unioncvmx__pci__dbellx.html#a7ce4f12dd67b301fadba6a3e2e6e65ba">02677</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a>              <a class="code" href="unioncvmx__pci__dbellx.html#a7ce4f12dd67b301fadba6a3e2e6e65ba">cn38xx</a>;
<a name="l02678"></a><a class="code" href="unioncvmx__pci__dbellx.html#a65a51cd49335e2a3de25c5d8bb8b2ad3">02678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a>              <a class="code" href="unioncvmx__pci__dbellx.html#a65a51cd49335e2a3de25c5d8bb8b2ad3">cn38xxp2</a>;
<a name="l02679"></a><a class="code" href="unioncvmx__pci__dbellx.html#a32793f281bd35cb9c30a154f88e5716b">02679</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a>              <a class="code" href="unioncvmx__pci__dbellx.html#a32793f281bd35cb9c30a154f88e5716b">cn50xx</a>;
<a name="l02680"></a><a class="code" href="unioncvmx__pci__dbellx.html#affc86a4df6eb67fd1bfb26dee5b01935">02680</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a>              <a class="code" href="unioncvmx__pci__dbellx.html#affc86a4df6eb67fd1bfb26dee5b01935">cn58xx</a>;
<a name="l02681"></a><a class="code" href="unioncvmx__pci__dbellx.html#a14218275f25070c032db8875557b23a9">02681</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dbellx_1_1cvmx__pci__dbellx__s.html">cvmx_pci_dbellx_s</a>              <a class="code" href="unioncvmx__pci__dbellx.html#a14218275f25070c032db8875557b23a9">cn58xxp1</a>;
<a name="l02682"></a>02682 };
<a name="l02683"></a><a class="code" href="cvmx-pci-defs_8h.html#a459bc3107194f19349a118940e31c297">02683</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dbellx.html" title="cvmx_pci_dbell#">cvmx_pci_dbellx</a> <a class="code" href="unioncvmx__pci__dbellx.html" title="cvmx_pci_dbell#">cvmx_pci_dbellx_t</a>;
<a name="l02684"></a>02684 <span class="comment"></span>
<a name="l02685"></a>02685 <span class="comment">/**</span>
<a name="l02686"></a>02686 <span class="comment"> * cvmx_pci_dma_cnt#</span>
<a name="l02687"></a>02687 <span class="comment"> *</span>
<a name="l02688"></a>02688 <span class="comment"> * PCI_DMA_CNT0 = PCI DMA Count0</span>
<a name="l02689"></a>02689 <span class="comment"> *</span>
<a name="l02690"></a>02690 <span class="comment"> * Keeps track of the number of DMAs or bytes sent by DMAs. The value in this register is acted upon when the</span>
<a name="l02691"></a>02691 <span class="comment"> * least-significant-byte of this register is written.</span>
<a name="l02692"></a>02692 <span class="comment"> */</span>
<a name="l02693"></a><a class="code" href="unioncvmx__pci__dma__cntx.html">02693</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dma__cntx.html" title="cvmx_pci_dma_cnt#">cvmx_pci_dma_cntx</a> {
<a name="l02694"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#a47f034499f7861d50f921f9ee31e567f">02694</a>     uint32_t <a class="code" href="unioncvmx__pci__dma__cntx.html#a47f034499f7861d50f921f9ee31e567f">u32</a>;
<a name="l02695"></a><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">02695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a> {
<a name="l02696"></a>02696 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02697"></a>02697 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html#a0dea3dd89a88ba97ca086e6e9a8bae05">dma_cnt</a>                      : 32; <span class="comment">/**&lt; Update with the number of DMAs completed or the</span>
<a name="l02698"></a>02698 <span class="comment">                                                         number of bytes sent for DMA&apos;s associated with</span>
<a name="l02699"></a>02699 <span class="comment">                                                         this counter. When this register is written the</span>
<a name="l02700"></a>02700 <span class="comment">                                                         value written to [15:0] will be subtracted from</span>
<a name="l02701"></a>02701 <span class="comment">                                                         the value in this register. */</span>
<a name="l02702"></a>02702 <span class="preprocessor">#else</span>
<a name="l02703"></a><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html#a0dea3dd89a88ba97ca086e6e9a8bae05">02703</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html#a0dea3dd89a88ba97ca086e6e9a8bae05">dma_cnt</a>                      : 32;
<a name="l02704"></a>02704 <span class="preprocessor">#endif</span>
<a name="l02705"></a>02705 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__dma__cntx.html#a4ff221cdf432abc407dfa63784350d5f">s</a>;
<a name="l02706"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#a6375e5f78e8a41b1b00681c7e30b6d07">02706</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a>            <a class="code" href="unioncvmx__pci__dma__cntx.html#a6375e5f78e8a41b1b00681c7e30b6d07">cn30xx</a>;
<a name="l02707"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#ace22f829559cefd78019228120f777ab">02707</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a>            <a class="code" href="unioncvmx__pci__dma__cntx.html#ace22f829559cefd78019228120f777ab">cn31xx</a>;
<a name="l02708"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#adb93872c89695f8b242a6bdac2464c72">02708</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a>            <a class="code" href="unioncvmx__pci__dma__cntx.html#adb93872c89695f8b242a6bdac2464c72">cn38xx</a>;
<a name="l02709"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#a7b1d4eb8987a4b0a6894f02a4e5d5df9">02709</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a>            <a class="code" href="unioncvmx__pci__dma__cntx.html#a7b1d4eb8987a4b0a6894f02a4e5d5df9">cn38xxp2</a>;
<a name="l02710"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#afff6feaf780198576db12c7e907808fc">02710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a>            <a class="code" href="unioncvmx__pci__dma__cntx.html#afff6feaf780198576db12c7e907808fc">cn50xx</a>;
<a name="l02711"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#a7da718ad706424c777975742d3e6ff20">02711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a>            <a class="code" href="unioncvmx__pci__dma__cntx.html#a7da718ad706424c777975742d3e6ff20">cn58xx</a>;
<a name="l02712"></a><a class="code" href="unioncvmx__pci__dma__cntx.html#a6ab1ceeb929f614aac045d854e8af295">02712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__cntx_1_1cvmx__pci__dma__cntx__s.html">cvmx_pci_dma_cntx_s</a>            <a class="code" href="unioncvmx__pci__dma__cntx.html#a6ab1ceeb929f614aac045d854e8af295">cn58xxp1</a>;
<a name="l02713"></a>02713 };
<a name="l02714"></a><a class="code" href="cvmx-pci-defs_8h.html#a80e1bb72e39940cbd66126b748922cc3">02714</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dma__cntx.html" title="cvmx_pci_dma_cnt#">cvmx_pci_dma_cntx</a> <a class="code" href="unioncvmx__pci__dma__cntx.html" title="cvmx_pci_dma_cnt#">cvmx_pci_dma_cntx_t</a>;
<a name="l02715"></a>02715 <span class="comment"></span>
<a name="l02716"></a>02716 <span class="comment">/**</span>
<a name="l02717"></a>02717 <span class="comment"> * cvmx_pci_dma_int_lev#</span>
<a name="l02718"></a>02718 <span class="comment"> *</span>
<a name="l02719"></a>02719 <span class="comment"> * PCI_DMA_INT_LEV0 = PCI DMA Sent Interrupt Level For DMA 0</span>
<a name="l02720"></a>02720 <span class="comment"> *</span>
<a name="l02721"></a>02721 <span class="comment"> * Interrupt when the value in PCI_DMA_CNT0 is equal to or greater than the register value.</span>
<a name="l02722"></a>02722 <span class="comment"> */</span>
<a name="l02723"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html">02723</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dma__int__levx.html" title="cvmx_pci_dma_int_lev#">cvmx_pci_dma_int_levx</a> {
<a name="l02724"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#a3bff3c054ac0d73e9e5dd6f29c2140f1">02724</a>     uint32_t <a class="code" href="unioncvmx__pci__dma__int__levx.html#a3bff3c054ac0d73e9e5dd6f29c2140f1">u32</a>;
<a name="l02725"></a><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">02725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a> {
<a name="l02726"></a>02726 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02727"></a>02727 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html#ab7cfcf3210a04c9f1d24c378a92cd1fa">pkt_cnt</a>                      : 32; <span class="comment">/**&lt; When PCI_DMA_CNT0 exceeds the value in this</span>
<a name="l02728"></a>02728 <span class="comment">                                                         DCNT0 will be set in PCI_INT_SUM and PCI_INT_SUM2. */</span>
<a name="l02729"></a>02729 <span class="preprocessor">#else</span>
<a name="l02730"></a><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html#ab7cfcf3210a04c9f1d24c378a92cd1fa">02730</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html#ab7cfcf3210a04c9f1d24c378a92cd1fa">pkt_cnt</a>                      : 32;
<a name="l02731"></a>02731 <span class="preprocessor">#endif</span>
<a name="l02732"></a>02732 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__dma__int__levx.html#a9355ca8417b9fe84b7bcd200e89c42b8">s</a>;
<a name="l02733"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#a2601e0c6b82b2f9868b9a71cb1c0098f">02733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a>        <a class="code" href="unioncvmx__pci__dma__int__levx.html#a2601e0c6b82b2f9868b9a71cb1c0098f">cn30xx</a>;
<a name="l02734"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#afac8b8949ea1dec4f532c61166d29f81">02734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a>        <a class="code" href="unioncvmx__pci__dma__int__levx.html#afac8b8949ea1dec4f532c61166d29f81">cn31xx</a>;
<a name="l02735"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#a61d3d3eab60ddcdfd65ad268e94cd27a">02735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a>        <a class="code" href="unioncvmx__pci__dma__int__levx.html#a61d3d3eab60ddcdfd65ad268e94cd27a">cn38xx</a>;
<a name="l02736"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#ae9731b5d29a434294ecca2971ec57149">02736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a>        <a class="code" href="unioncvmx__pci__dma__int__levx.html#ae9731b5d29a434294ecca2971ec57149">cn38xxp2</a>;
<a name="l02737"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#a241dee42bb3ae7a21a711dc280838cc0">02737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a>        <a class="code" href="unioncvmx__pci__dma__int__levx.html#a241dee42bb3ae7a21a711dc280838cc0">cn50xx</a>;
<a name="l02738"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#a3475598f95176ea79b90c2393e82e27e">02738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a>        <a class="code" href="unioncvmx__pci__dma__int__levx.html#a3475598f95176ea79b90c2393e82e27e">cn58xx</a>;
<a name="l02739"></a><a class="code" href="unioncvmx__pci__dma__int__levx.html#ac6a3dd083c6f7edbfa15ed671e40be90">02739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__int__levx_1_1cvmx__pci__dma__int__levx__s.html">cvmx_pci_dma_int_levx_s</a>        <a class="code" href="unioncvmx__pci__dma__int__levx.html#ac6a3dd083c6f7edbfa15ed671e40be90">cn58xxp1</a>;
<a name="l02740"></a>02740 };
<a name="l02741"></a><a class="code" href="cvmx-pci-defs_8h.html#a264c442d109c7d8cad53ed903d6a24e5">02741</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dma__int__levx.html" title="cvmx_pci_dma_int_lev#">cvmx_pci_dma_int_levx</a> <a class="code" href="unioncvmx__pci__dma__int__levx.html" title="cvmx_pci_dma_int_lev#">cvmx_pci_dma_int_levx_t</a>;
<a name="l02742"></a>02742 <span class="comment"></span>
<a name="l02743"></a>02743 <span class="comment">/**</span>
<a name="l02744"></a>02744 <span class="comment"> * cvmx_pci_dma_time#</span>
<a name="l02745"></a>02745 <span class="comment"> *</span>
<a name="l02746"></a>02746 <span class="comment"> * PCI_DMA_TIME0 = PCI DMA Sent Timer For DMA0</span>
<a name="l02747"></a>02747 <span class="comment"> *</span>
<a name="l02748"></a>02748 <span class="comment"> * Time to wait from DMA being sent before issuing an interrupt.</span>
<a name="l02749"></a>02749 <span class="comment"> */</span>
<a name="l02750"></a><a class="code" href="unioncvmx__pci__dma__timex.html">02750</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dma__timex.html" title="cvmx_pci_dma_time#">cvmx_pci_dma_timex</a> {
<a name="l02751"></a><a class="code" href="unioncvmx__pci__dma__timex.html#a97903d643d2f278717e171212d0c5501">02751</a>     uint32_t <a class="code" href="unioncvmx__pci__dma__timex.html#a97903d643d2f278717e171212d0c5501">u32</a>;
<a name="l02752"></a><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">02752</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a> {
<a name="l02753"></a>02753 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02754"></a>02754 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html#a8fc09a35db09a2fca6eaf623af5d43b3">dma_time</a>                     : 32; <span class="comment">/**&lt; Number of PCI clock cycle to wait before</span>
<a name="l02755"></a>02755 <span class="comment">                                                         setting DTIME0 in PCI_INT_SUM and PCI_INT_SUM2.</span>
<a name="l02756"></a>02756 <span class="comment">                                                         After PCI_DMA_CNT0 becomes non-zero.</span>
<a name="l02757"></a>02757 <span class="comment">                                                         The timer is reset when the</span>
<a name="l02758"></a>02758 <span class="comment">                                                         PCI_INT_SUM[27] register is cleared. */</span>
<a name="l02759"></a>02759 <span class="preprocessor">#else</span>
<a name="l02760"></a><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html#a8fc09a35db09a2fca6eaf623af5d43b3">02760</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html#a8fc09a35db09a2fca6eaf623af5d43b3">dma_time</a>                     : 32;
<a name="l02761"></a>02761 <span class="preprocessor">#endif</span>
<a name="l02762"></a>02762 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__dma__timex.html#abfff7d1a159b80823bf55e14b82b380f">s</a>;
<a name="l02763"></a><a class="code" href="unioncvmx__pci__dma__timex.html#a8a4cbc6a51f9c507dc4269af0db888b3">02763</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a>           <a class="code" href="unioncvmx__pci__dma__timex.html#a8a4cbc6a51f9c507dc4269af0db888b3">cn30xx</a>;
<a name="l02764"></a><a class="code" href="unioncvmx__pci__dma__timex.html#ab7015c0c35cd45b64426557ee1ec967a">02764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a>           <a class="code" href="unioncvmx__pci__dma__timex.html#ab7015c0c35cd45b64426557ee1ec967a">cn31xx</a>;
<a name="l02765"></a><a class="code" href="unioncvmx__pci__dma__timex.html#a4b717934a2d96631b459fb60dcbe683e">02765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a>           <a class="code" href="unioncvmx__pci__dma__timex.html#a4b717934a2d96631b459fb60dcbe683e">cn38xx</a>;
<a name="l02766"></a><a class="code" href="unioncvmx__pci__dma__timex.html#ab927682ab4cd340e3257ec0205002c9f">02766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a>           <a class="code" href="unioncvmx__pci__dma__timex.html#ab927682ab4cd340e3257ec0205002c9f">cn38xxp2</a>;
<a name="l02767"></a><a class="code" href="unioncvmx__pci__dma__timex.html#a94a174c4506d9a21858485132d4f7af3">02767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a>           <a class="code" href="unioncvmx__pci__dma__timex.html#a94a174c4506d9a21858485132d4f7af3">cn50xx</a>;
<a name="l02768"></a><a class="code" href="unioncvmx__pci__dma__timex.html#a0b05cafffe092640ff822fe21041dd82">02768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a>           <a class="code" href="unioncvmx__pci__dma__timex.html#a0b05cafffe092640ff822fe21041dd82">cn58xx</a>;
<a name="l02769"></a><a class="code" href="unioncvmx__pci__dma__timex.html#afa5798a61d97a08f12ad8cdc0968a17c">02769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__dma__timex_1_1cvmx__pci__dma__timex__s.html">cvmx_pci_dma_timex_s</a>           <a class="code" href="unioncvmx__pci__dma__timex.html#afa5798a61d97a08f12ad8cdc0968a17c">cn58xxp1</a>;
<a name="l02770"></a>02770 };
<a name="l02771"></a><a class="code" href="cvmx-pci-defs_8h.html#a199af3cfd9e26c0404964c5d022741dd">02771</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__dma__timex.html" title="cvmx_pci_dma_time#">cvmx_pci_dma_timex</a> <a class="code" href="unioncvmx__pci__dma__timex.html" title="cvmx_pci_dma_time#">cvmx_pci_dma_timex_t</a>;
<a name="l02772"></a>02772 <span class="comment"></span>
<a name="l02773"></a>02773 <span class="comment">/**</span>
<a name="l02774"></a>02774 <span class="comment"> * cvmx_pci_instr_count#</span>
<a name="l02775"></a>02775 <span class="comment"> *</span>
<a name="l02776"></a>02776 <span class="comment"> * PCI_INSTR_COUNT0 = PCI Instructions Outstanding Request Count</span>
<a name="l02777"></a>02777 <span class="comment"> *</span>
<a name="l02778"></a>02778 <span class="comment"> * The number of instructions to be fetched by the Instruction-0 Engine.</span>
<a name="l02779"></a>02779 <span class="comment"> */</span>
<a name="l02780"></a><a class="code" href="unioncvmx__pci__instr__countx.html">02780</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__instr__countx.html" title="cvmx_pci_instr_count#">cvmx_pci_instr_countx</a> {
<a name="l02781"></a><a class="code" href="unioncvmx__pci__instr__countx.html#af2cd635bf03093550ee2ba908757114f">02781</a>     uint32_t <a class="code" href="unioncvmx__pci__instr__countx.html#af2cd635bf03093550ee2ba908757114f">u32</a>;
<a name="l02782"></a><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">02782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a> {
<a name="l02783"></a>02783 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02784"></a>02784 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html#acac45fa3973a53df98cf207eb137e77a">icnt</a>                         : 32; <span class="comment">/**&lt; Number of Instructions to be fetched by the</span>
<a name="l02785"></a>02785 <span class="comment">                                                         Instruction Engine.</span>
<a name="l02786"></a>02786 <span class="comment">                                                         A write of any non zero value to this register</span>
<a name="l02787"></a>02787 <span class="comment">                                                         will clear the value of this register. */</span>
<a name="l02788"></a>02788 <span class="preprocessor">#else</span>
<a name="l02789"></a><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html#acac45fa3973a53df98cf207eb137e77a">02789</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html#acac45fa3973a53df98cf207eb137e77a">icnt</a>                         : 32;
<a name="l02790"></a>02790 <span class="preprocessor">#endif</span>
<a name="l02791"></a>02791 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__instr__countx.html#a14995acf70d0c85dcebaae8bb0237c59">s</a>;
<a name="l02792"></a><a class="code" href="unioncvmx__pci__instr__countx.html#af9b6d10b3b5e658d17fd57015ab757e2">02792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a>        <a class="code" href="unioncvmx__pci__instr__countx.html#af9b6d10b3b5e658d17fd57015ab757e2">cn30xx</a>;
<a name="l02793"></a><a class="code" href="unioncvmx__pci__instr__countx.html#a50dc62b6e4199b01a238274739e7f407">02793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a>        <a class="code" href="unioncvmx__pci__instr__countx.html#a50dc62b6e4199b01a238274739e7f407">cn31xx</a>;
<a name="l02794"></a><a class="code" href="unioncvmx__pci__instr__countx.html#ae9ef9d09ec7f19f30b95ab444b42a2e9">02794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a>        <a class="code" href="unioncvmx__pci__instr__countx.html#ae9ef9d09ec7f19f30b95ab444b42a2e9">cn38xx</a>;
<a name="l02795"></a><a class="code" href="unioncvmx__pci__instr__countx.html#a39b7e2da0968c3e05c95fe768a3bd3bb">02795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a>        <a class="code" href="unioncvmx__pci__instr__countx.html#a39b7e2da0968c3e05c95fe768a3bd3bb">cn38xxp2</a>;
<a name="l02796"></a><a class="code" href="unioncvmx__pci__instr__countx.html#a79c50ca092ddf9129bb9a29630035a45">02796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a>        <a class="code" href="unioncvmx__pci__instr__countx.html#a79c50ca092ddf9129bb9a29630035a45">cn50xx</a>;
<a name="l02797"></a><a class="code" href="unioncvmx__pci__instr__countx.html#a791d4e2c4c153ea05676d815873b851a">02797</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a>        <a class="code" href="unioncvmx__pci__instr__countx.html#a791d4e2c4c153ea05676d815873b851a">cn58xx</a>;
<a name="l02798"></a><a class="code" href="unioncvmx__pci__instr__countx.html#aa50967ff9e00a95b544149f01bc67fc3">02798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__instr__countx_1_1cvmx__pci__instr__countx__s.html">cvmx_pci_instr_countx_s</a>        <a class="code" href="unioncvmx__pci__instr__countx.html#aa50967ff9e00a95b544149f01bc67fc3">cn58xxp1</a>;
<a name="l02799"></a>02799 };
<a name="l02800"></a><a class="code" href="cvmx-pci-defs_8h.html#a0338b2940586f23295a8b01b20c6e1da">02800</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__instr__countx.html" title="cvmx_pci_instr_count#">cvmx_pci_instr_countx</a> <a class="code" href="unioncvmx__pci__instr__countx.html" title="cvmx_pci_instr_count#">cvmx_pci_instr_countx_t</a>;
<a name="l02801"></a>02801 <span class="comment"></span>
<a name="l02802"></a>02802 <span class="comment">/**</span>
<a name="l02803"></a>02803 <span class="comment"> * cvmx_pci_int_enb</span>
<a name="l02804"></a>02804 <span class="comment"> *</span>
<a name="l02805"></a>02805 <span class="comment"> * PCI_INT_ENB = PCI Interrupt Enable</span>
<a name="l02806"></a>02806 <span class="comment"> *</span>
<a name="l02807"></a>02807 <span class="comment"> * Enables interrupt bits in the PCI_INT_SUM register.</span>
<a name="l02808"></a>02808 <span class="comment"> */</span>
<a name="l02809"></a><a class="code" href="unioncvmx__pci__int__enb.html">02809</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__enb.html" title="cvmx_pci_int_enb">cvmx_pci_int_enb</a> {
<a name="l02810"></a><a class="code" href="unioncvmx__pci__int__enb.html#a0d577f9ed5d804aef3bb2dd510d817f1">02810</a>     uint64_t <a class="code" href="unioncvmx__pci__int__enb.html#a0d577f9ed5d804aef3bb2dd510d817f1">u64</a>;
<a name="l02811"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html">02811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html">cvmx_pci_int_enb_s</a> {
<a name="l02812"></a>02812 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02813"></a>02813 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adfda4f9a4087674d3b4e01dabc3beab4">reserved_34_63</a>               : 30;
<a name="l02814"></a>02814     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a7f3e4b6f656f9bed63827da704fbc99f">ill_rd</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[33] */</span>
<a name="l02815"></a>02815     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#af533cdb048b75af13e2a35b92eaab9d1">ill_wr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[32] */</span>
<a name="l02816"></a>02816     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#add28d6d10bbf65cf5d8f5c139f7cba31">win_wr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[31] */</span>
<a name="l02817"></a>02817     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a6920765a201a30945b9300e0a01d4283">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[30] */</span>
<a name="l02818"></a>02818     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a325255018d39d69f33a2d08cd05acc3f">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[29] */</span>
<a name="l02819"></a>02819     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a7803894c37250e2e74ed67a8c571aeee">idtime1</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[28] */</span>
<a name="l02820"></a>02820     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a073632428e23c74eab17959faec7f178">idtime0</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[27] */</span>
<a name="l02821"></a>02821     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adf10bb21767f77f148d35c724b3fa4b5">idcnt1</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[26] */</span>
<a name="l02822"></a>02822     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aabe70e316da00f2b11e46918623e10d0">idcnt0</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[25] */</span>
<a name="l02823"></a>02823     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ad73d14bd1f51841da3b41c1160f24d66">iptime3</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[24] */</span>
<a name="l02824"></a>02824     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aad58a4a9bf7fdab66c194e24f83d8c8b">iptime2</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[23] */</span>
<a name="l02825"></a>02825     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a2dd472fe8f8f65722f080fd532e95aa3">iptime1</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[22] */</span>
<a name="l02826"></a>02826     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a0141aef4717f82ac548d4d558c814dec">iptime0</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[21] */</span>
<a name="l02827"></a>02827     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab8a3789aef7b93b19b4074b3cdb8bc4e">ipcnt3</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[20] */</span>
<a name="l02828"></a>02828     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a5907761893a1525ce975d7127fd6c7b4">ipcnt2</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[19] */</span>
<a name="l02829"></a>02829     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#af6fb2afbcdf6aecb63e1a4b8b5a175fd">ipcnt1</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[18] */</span>
<a name="l02830"></a>02830     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ada118fc489ce054abaa5689c5b030a7c">ipcnt0</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[17] */</span>
<a name="l02831"></a>02831     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a5160a9b4f53789a3c7cb2704a720e41d">irsl_int</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[16] */</span>
<a name="l02832"></a>02832     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a6a8a1b120f9bfaa7707ceb5c3a5b3529">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[15] */</span>
<a name="l02833"></a>02833     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab9eae6f82ea66245f4c27631324eeb77">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[14] */</span>
<a name="l02834"></a>02834     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ae5df094326ab4e3f1342705144885524">idperr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[13] */</span>
<a name="l02835"></a>02835     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a614d9ea7420630a7de87d3f0f64b8210">iaperr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[12] */</span>
<a name="l02836"></a>02836     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a800ca3e7af3ba40d3d20dd0a3b973505">iserr</a>                        : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[11] */</span>
<a name="l02837"></a>02837     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab6465093dc8a914a2e318395bf1d0361">itsr_abt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[10] */</span>
<a name="l02838"></a>02838     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adf4063b362fb5bf461dac8c727219b70">imsc_msg</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[9] */</span>
<a name="l02839"></a>02839     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aeb1262adf37b41a7e7707acb2c38270a">imsi_mabt</a>                    : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[8] */</span>
<a name="l02840"></a>02840     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a66099ffefdb3899a13b36d2dff3a08ac">imsi_tabt</a>                    : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[7] */</span>
<a name="l02841"></a>02841     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a449507f01ad2ba81bbd79450fd1eee92">imsi_per</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[6] */</span>
<a name="l02842"></a>02842     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#afb8f7f039ad26f80c13b9a5375d9e088">imr_tto</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[5] */</span>
<a name="l02843"></a>02843     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a4718e73f36fde1beaa7b3b739d199c36">imr_abt</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[4] */</span>
<a name="l02844"></a>02844     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a945f5f3662afed6e7734cbc891488114">itr_abt</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[3] */</span>
<a name="l02845"></a>02845     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab0fa9c73a6defc0b351021a686b485ce">imr_wtto</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[2] */</span>
<a name="l02846"></a>02846     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a09b4c3fa4d36c28dc92b1b0819410ce7">imr_wabt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[1] */</span>
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a89f9ff6d2db222380f4a45c27e066daf">itr_wabt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[0] */</span>
<a name="l02848"></a>02848 <span class="preprocessor">#else</span>
<a name="l02849"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a89f9ff6d2db222380f4a45c27e066daf">02849</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a89f9ff6d2db222380f4a45c27e066daf">itr_wabt</a>                     : 1;
<a name="l02850"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a09b4c3fa4d36c28dc92b1b0819410ce7">02850</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a09b4c3fa4d36c28dc92b1b0819410ce7">imr_wabt</a>                     : 1;
<a name="l02851"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab0fa9c73a6defc0b351021a686b485ce">02851</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab0fa9c73a6defc0b351021a686b485ce">imr_wtto</a>                     : 1;
<a name="l02852"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a945f5f3662afed6e7734cbc891488114">02852</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a945f5f3662afed6e7734cbc891488114">itr_abt</a>                      : 1;
<a name="l02853"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a4718e73f36fde1beaa7b3b739d199c36">02853</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a4718e73f36fde1beaa7b3b739d199c36">imr_abt</a>                      : 1;
<a name="l02854"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#afb8f7f039ad26f80c13b9a5375d9e088">02854</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#afb8f7f039ad26f80c13b9a5375d9e088">imr_tto</a>                      : 1;
<a name="l02855"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a449507f01ad2ba81bbd79450fd1eee92">02855</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a449507f01ad2ba81bbd79450fd1eee92">imsi_per</a>                     : 1;
<a name="l02856"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a66099ffefdb3899a13b36d2dff3a08ac">02856</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a66099ffefdb3899a13b36d2dff3a08ac">imsi_tabt</a>                    : 1;
<a name="l02857"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aeb1262adf37b41a7e7707acb2c38270a">02857</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aeb1262adf37b41a7e7707acb2c38270a">imsi_mabt</a>                    : 1;
<a name="l02858"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adf4063b362fb5bf461dac8c727219b70">02858</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adf4063b362fb5bf461dac8c727219b70">imsc_msg</a>                     : 1;
<a name="l02859"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab6465093dc8a914a2e318395bf1d0361">02859</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab6465093dc8a914a2e318395bf1d0361">itsr_abt</a>                     : 1;
<a name="l02860"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a800ca3e7af3ba40d3d20dd0a3b973505">02860</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a800ca3e7af3ba40d3d20dd0a3b973505">iserr</a>                        : 1;
<a name="l02861"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a614d9ea7420630a7de87d3f0f64b8210">02861</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a614d9ea7420630a7de87d3f0f64b8210">iaperr</a>                       : 1;
<a name="l02862"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ae5df094326ab4e3f1342705144885524">02862</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ae5df094326ab4e3f1342705144885524">idperr</a>                       : 1;
<a name="l02863"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab9eae6f82ea66245f4c27631324eeb77">02863</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab9eae6f82ea66245f4c27631324eeb77">ill_rwr</a>                      : 1;
<a name="l02864"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a6a8a1b120f9bfaa7707ceb5c3a5b3529">02864</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a6a8a1b120f9bfaa7707ceb5c3a5b3529">ill_rrd</a>                      : 1;
<a name="l02865"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a5160a9b4f53789a3c7cb2704a720e41d">02865</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a5160a9b4f53789a3c7cb2704a720e41d">irsl_int</a>                     : 1;
<a name="l02866"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ada118fc489ce054abaa5689c5b030a7c">02866</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ada118fc489ce054abaa5689c5b030a7c">ipcnt0</a>                       : 1;
<a name="l02867"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#af6fb2afbcdf6aecb63e1a4b8b5a175fd">02867</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#af6fb2afbcdf6aecb63e1a4b8b5a175fd">ipcnt1</a>                       : 1;
<a name="l02868"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a5907761893a1525ce975d7127fd6c7b4">02868</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a5907761893a1525ce975d7127fd6c7b4">ipcnt2</a>                       : 1;
<a name="l02869"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab8a3789aef7b93b19b4074b3cdb8bc4e">02869</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ab8a3789aef7b93b19b4074b3cdb8bc4e">ipcnt3</a>                       : 1;
<a name="l02870"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a0141aef4717f82ac548d4d558c814dec">02870</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a0141aef4717f82ac548d4d558c814dec">iptime0</a>                      : 1;
<a name="l02871"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a2dd472fe8f8f65722f080fd532e95aa3">02871</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a2dd472fe8f8f65722f080fd532e95aa3">iptime1</a>                      : 1;
<a name="l02872"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aad58a4a9bf7fdab66c194e24f83d8c8b">02872</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aad58a4a9bf7fdab66c194e24f83d8c8b">iptime2</a>                      : 1;
<a name="l02873"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ad73d14bd1f51841da3b41c1160f24d66">02873</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#ad73d14bd1f51841da3b41c1160f24d66">iptime3</a>                      : 1;
<a name="l02874"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aabe70e316da00f2b11e46918623e10d0">02874</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#aabe70e316da00f2b11e46918623e10d0">idcnt0</a>                       : 1;
<a name="l02875"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adf10bb21767f77f148d35c724b3fa4b5">02875</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adf10bb21767f77f148d35c724b3fa4b5">idcnt1</a>                       : 1;
<a name="l02876"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a073632428e23c74eab17959faec7f178">02876</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a073632428e23c74eab17959faec7f178">idtime0</a>                      : 1;
<a name="l02877"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a7803894c37250e2e74ed67a8c571aeee">02877</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a7803894c37250e2e74ed67a8c571aeee">idtime1</a>                      : 1;
<a name="l02878"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a325255018d39d69f33a2d08cd05acc3f">02878</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a325255018d39d69f33a2d08cd05acc3f">dma0_fi</a>                      : 1;
<a name="l02879"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a6920765a201a30945b9300e0a01d4283">02879</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a6920765a201a30945b9300e0a01d4283">dma1_fi</a>                      : 1;
<a name="l02880"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#add28d6d10bbf65cf5d8f5c139f7cba31">02880</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#add28d6d10bbf65cf5d8f5c139f7cba31">win_wr</a>                       : 1;
<a name="l02881"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#af533cdb048b75af13e2a35b92eaab9d1">02881</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#af533cdb048b75af13e2a35b92eaab9d1">ill_wr</a>                       : 1;
<a name="l02882"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a7f3e4b6f656f9bed63827da704fbc99f">02882</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#a7f3e4b6f656f9bed63827da704fbc99f">ill_rd</a>                       : 1;
<a name="l02883"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adfda4f9a4087674d3b4e01dabc3beab4">02883</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html#adfda4f9a4087674d3b4e01dabc3beab4">reserved_34_63</a>               : 30;
<a name="l02884"></a>02884 <span class="preprocessor">#endif</span>
<a name="l02885"></a>02885 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__enb.html#a60b884092a241a21ea0dc2760006684f">s</a>;
<a name="l02886"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html">02886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html">cvmx_pci_int_enb_cn30xx</a> {
<a name="l02887"></a>02887 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02888"></a>02888 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2e780085b6fedfb9f1344eec1bfd061f">reserved_34_63</a>               : 30;
<a name="l02889"></a>02889     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#af01271e35cb20db366c935202a89c0ca">ill_rd</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[33] */</span>
<a name="l02890"></a>02890     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#afa1a87c6bf2f1bcc8ba3477944e8cbdd">ill_wr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[32] */</span>
<a name="l02891"></a>02891     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aebc0d4242db61b16b5b400909186797b">win_wr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[31] */</span>
<a name="l02892"></a>02892     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a65149222031572861ebd53ca7cf941ba">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[30] */</span>
<a name="l02893"></a>02893     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a8b0174d1e3cc6f2c9d64ce2e1fdb727a">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[29] */</span>
<a name="l02894"></a>02894     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a39db18be9ae2aa787a90bc4c611fb716">idtime1</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[28] */</span>
<a name="l02895"></a>02895     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aaae1b755be9d14ebae1c3e8ecf2871ed">idtime0</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[27] */</span>
<a name="l02896"></a>02896     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a52252b9d7a0afd6b176ece18344b968d">idcnt1</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[26] */</span>
<a name="l02897"></a>02897     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2882db1e902c41cd0a7ab352b70ce171">idcnt0</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[25] */</span>
<a name="l02898"></a>02898     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a053544b193ec7d8f4418971a2bf89fe4">reserved_22_24</a>               : 3;
<a name="l02899"></a>02899     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a25f68b6f74b56e08f6c4edaa843d2acd">iptime0</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[21] */</span>
<a name="l02900"></a>02900     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aa13c1ffc2327568b1469e33949ad6b87">reserved_18_20</a>               : 3;
<a name="l02901"></a>02901     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ac86546e8a9fd2f8434c4cd78f2aecd2d">ipcnt0</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[17] */</span>
<a name="l02902"></a>02902     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2b3a05fe56c6e3e847848f6874c5ff20">irsl_int</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[16] */</span>
<a name="l02903"></a>02903     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a733f3d6ce2f8c692b8eeafcd691ea4c6">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[15] */</span>
<a name="l02904"></a>02904     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a5fb31ddffef703070f6ba1929ac56263">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[14] */</span>
<a name="l02905"></a>02905     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#abba6c5f70347365a68157b0724e95f72">idperr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[13] */</span>
<a name="l02906"></a>02906     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ac71b429363209029bdf01c7ca9594df8">iaperr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[12] */</span>
<a name="l02907"></a>02907     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a3d1faee66dde7b41085b50ad6a73e3f4">iserr</a>                        : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[11] */</span>
<a name="l02908"></a>02908     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aa0a12e6d848c1563d515179d3fd16a19">itsr_abt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[10] */</span>
<a name="l02909"></a>02909     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a20485e153d7edcb87554da73545c5a38">imsc_msg</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[9] */</span>
<a name="l02910"></a>02910     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a73c15f183b139d8a142e1119aaa7a3c3">imsi_mabt</a>                    : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[8] */</span>
<a name="l02911"></a>02911     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ab23ac8ebc7fcab049800fef119db096b">imsi_tabt</a>                    : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[7] */</span>
<a name="l02912"></a>02912     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ae1b158fbf1de7e6fb838ce71c9f2a884">imsi_per</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[6] */</span>
<a name="l02913"></a>02913     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a8bc8e271e30b485f6181c5c15b64b94d">imr_tto</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[5] */</span>
<a name="l02914"></a>02914     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a25f65ae33da41c1edd627aacb20be4ba">imr_abt</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[4] */</span>
<a name="l02915"></a>02915     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a5053358eba21284f6baff1eeede10ab0">itr_abt</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[3] */</span>
<a name="l02916"></a>02916     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a80aa9d1fb52f86be0e204bec5e0a0941">imr_wtto</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[2] */</span>
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a90f25e4a5a24a2957be9c4de0ebfb761">imr_wabt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[1] */</span>
<a name="l02918"></a>02918     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a7608491c666704434294fbe64eb4fcf0">itr_wabt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[0] */</span>
<a name="l02919"></a>02919 <span class="preprocessor">#else</span>
<a name="l02920"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a7608491c666704434294fbe64eb4fcf0">02920</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a7608491c666704434294fbe64eb4fcf0">itr_wabt</a>                     : 1;
<a name="l02921"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a90f25e4a5a24a2957be9c4de0ebfb761">02921</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a90f25e4a5a24a2957be9c4de0ebfb761">imr_wabt</a>                     : 1;
<a name="l02922"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a80aa9d1fb52f86be0e204bec5e0a0941">02922</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a80aa9d1fb52f86be0e204bec5e0a0941">imr_wtto</a>                     : 1;
<a name="l02923"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a5053358eba21284f6baff1eeede10ab0">02923</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a5053358eba21284f6baff1eeede10ab0">itr_abt</a>                      : 1;
<a name="l02924"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a25f65ae33da41c1edd627aacb20be4ba">02924</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a25f65ae33da41c1edd627aacb20be4ba">imr_abt</a>                      : 1;
<a name="l02925"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a8bc8e271e30b485f6181c5c15b64b94d">02925</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a8bc8e271e30b485f6181c5c15b64b94d">imr_tto</a>                      : 1;
<a name="l02926"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ae1b158fbf1de7e6fb838ce71c9f2a884">02926</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ae1b158fbf1de7e6fb838ce71c9f2a884">imsi_per</a>                     : 1;
<a name="l02927"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ab23ac8ebc7fcab049800fef119db096b">02927</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ab23ac8ebc7fcab049800fef119db096b">imsi_tabt</a>                    : 1;
<a name="l02928"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a73c15f183b139d8a142e1119aaa7a3c3">02928</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a73c15f183b139d8a142e1119aaa7a3c3">imsi_mabt</a>                    : 1;
<a name="l02929"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a20485e153d7edcb87554da73545c5a38">02929</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a20485e153d7edcb87554da73545c5a38">imsc_msg</a>                     : 1;
<a name="l02930"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aa0a12e6d848c1563d515179d3fd16a19">02930</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aa0a12e6d848c1563d515179d3fd16a19">itsr_abt</a>                     : 1;
<a name="l02931"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a3d1faee66dde7b41085b50ad6a73e3f4">02931</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a3d1faee66dde7b41085b50ad6a73e3f4">iserr</a>                        : 1;
<a name="l02932"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ac71b429363209029bdf01c7ca9594df8">02932</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ac71b429363209029bdf01c7ca9594df8">iaperr</a>                       : 1;
<a name="l02933"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#abba6c5f70347365a68157b0724e95f72">02933</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#abba6c5f70347365a68157b0724e95f72">idperr</a>                       : 1;
<a name="l02934"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a5fb31ddffef703070f6ba1929ac56263">02934</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a5fb31ddffef703070f6ba1929ac56263">ill_rwr</a>                      : 1;
<a name="l02935"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a733f3d6ce2f8c692b8eeafcd691ea4c6">02935</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a733f3d6ce2f8c692b8eeafcd691ea4c6">ill_rrd</a>                      : 1;
<a name="l02936"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2b3a05fe56c6e3e847848f6874c5ff20">02936</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2b3a05fe56c6e3e847848f6874c5ff20">irsl_int</a>                     : 1;
<a name="l02937"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ac86546e8a9fd2f8434c4cd78f2aecd2d">02937</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#ac86546e8a9fd2f8434c4cd78f2aecd2d">ipcnt0</a>                       : 1;
<a name="l02938"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aa13c1ffc2327568b1469e33949ad6b87">02938</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aa13c1ffc2327568b1469e33949ad6b87">reserved_18_20</a>               : 3;
<a name="l02939"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a25f68b6f74b56e08f6c4edaa843d2acd">02939</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a25f68b6f74b56e08f6c4edaa843d2acd">iptime0</a>                      : 1;
<a name="l02940"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a053544b193ec7d8f4418971a2bf89fe4">02940</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a053544b193ec7d8f4418971a2bf89fe4">reserved_22_24</a>               : 3;
<a name="l02941"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2882db1e902c41cd0a7ab352b70ce171">02941</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2882db1e902c41cd0a7ab352b70ce171">idcnt0</a>                       : 1;
<a name="l02942"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a52252b9d7a0afd6b176ece18344b968d">02942</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a52252b9d7a0afd6b176ece18344b968d">idcnt1</a>                       : 1;
<a name="l02943"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aaae1b755be9d14ebae1c3e8ecf2871ed">02943</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aaae1b755be9d14ebae1c3e8ecf2871ed">idtime0</a>                      : 1;
<a name="l02944"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a39db18be9ae2aa787a90bc4c611fb716">02944</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a39db18be9ae2aa787a90bc4c611fb716">idtime1</a>                      : 1;
<a name="l02945"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a8b0174d1e3cc6f2c9d64ce2e1fdb727a">02945</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a8b0174d1e3cc6f2c9d64ce2e1fdb727a">dma0_fi</a>                      : 1;
<a name="l02946"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a65149222031572861ebd53ca7cf941ba">02946</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a65149222031572861ebd53ca7cf941ba">dma1_fi</a>                      : 1;
<a name="l02947"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aebc0d4242db61b16b5b400909186797b">02947</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#aebc0d4242db61b16b5b400909186797b">win_wr</a>                       : 1;
<a name="l02948"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#afa1a87c6bf2f1bcc8ba3477944e8cbdd">02948</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#afa1a87c6bf2f1bcc8ba3477944e8cbdd">ill_wr</a>                       : 1;
<a name="l02949"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#af01271e35cb20db366c935202a89c0ca">02949</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#af01271e35cb20db366c935202a89c0ca">ill_rd</a>                       : 1;
<a name="l02950"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2e780085b6fedfb9f1344eec1bfd061f">02950</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn30xx.html#a2e780085b6fedfb9f1344eec1bfd061f">reserved_34_63</a>               : 30;
<a name="l02951"></a>02951 <span class="preprocessor">#endif</span>
<a name="l02952"></a>02952 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__enb.html#a7305d2073c41b2ade02bb2ed6b14b0cb">cn30xx</a>;
<a name="l02953"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html">02953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html">cvmx_pci_int_enb_cn31xx</a> {
<a name="l02954"></a>02954 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02955"></a>02955 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aeefe4919618b5dc89462994f8c2f961b">reserved_34_63</a>               : 30;
<a name="l02956"></a>02956     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa9fc4dbdcfd09f01bf916c059e80c51b">ill_rd</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[33] */</span>
<a name="l02957"></a>02957     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a35703ab15dfb177747f1a288198a53af">ill_wr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[32] */</span>
<a name="l02958"></a>02958     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a6aa8a23424eb421e87d06028745bcb03">win_wr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[31] */</span>
<a name="l02959"></a>02959     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa61b7262722d451b982446f4fee2b30a">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[30] */</span>
<a name="l02960"></a>02960     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa33785717a81bbf029422106664c2821">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[29] */</span>
<a name="l02961"></a>02961     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a6c27ad4f39d75c888b903e4ff73990cf">idtime1</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[28] */</span>
<a name="l02962"></a>02962     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a1438dfc881d1e43e39df27c26571c61a">idtime0</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[27] */</span>
<a name="l02963"></a>02963     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a47fc85fde9689c842e7ed394f3a22dfc">idcnt1</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[26] */</span>
<a name="l02964"></a>02964     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ae4872e29c9c8ce6100dec583d67b60ea">idcnt0</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[25] */</span>
<a name="l02965"></a>02965     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a370cca5d315f5a8f60e891baa45f8374">reserved_23_24</a>               : 2;
<a name="l02966"></a>02966     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a239623c7c82340fa80605cdc3d306c92">iptime1</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[22] */</span>
<a name="l02967"></a>02967     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a13085f8e441c7338d5275f8e46872997">iptime0</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[21] */</span>
<a name="l02968"></a>02968     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa33fd003864e7eda1b82b59623e40648">reserved_19_20</a>               : 2;
<a name="l02969"></a>02969     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a8e59cec5090f303603ec627134ef68f2">ipcnt1</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[18] */</span>
<a name="l02970"></a>02970     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a91333f861608416ca5e8c864c16f69fb">ipcnt0</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[17] */</span>
<a name="l02971"></a>02971     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ad99cfffddac6c8088d9e3ae3b9516472">irsl_int</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[16] */</span>
<a name="l02972"></a>02972     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#adb88efa386763299cdc6a8ee03ceb1aa">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[15] */</span>
<a name="l02973"></a>02973     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a5f2c1ba517233bf64d2bd0952dd9f8a7">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[14] */</span>
<a name="l02974"></a>02974     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#acd4c73b13af35d2d4bf5c313c173c291">idperr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[13] */</span>
<a name="l02975"></a>02975     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a4093a0c5e4bb5dbbed93f5044ad59655">iaperr</a>                       : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[12] */</span>
<a name="l02976"></a>02976     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a7720890644687125e19a1ba373179304">iserr</a>                        : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[11] */</span>
<a name="l02977"></a>02977     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a678e5c09e49141965a593ce9d7d7ebde">itsr_abt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[10] */</span>
<a name="l02978"></a>02978     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#afdef3150cb10d10e19cbd03bc49a0b8f">imsc_msg</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[9] */</span>
<a name="l02979"></a>02979     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ab7c7856677ceebdc4b4775f5a165c923">imsi_mabt</a>                    : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[8] */</span>
<a name="l02980"></a>02980     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a0d84f803d65a42ca664d060a824f3414">imsi_tabt</a>                    : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[7] */</span>
<a name="l02981"></a>02981     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aed07cb47a8327ab9affcd5a038ecfef3">imsi_per</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[6] */</span>
<a name="l02982"></a>02982     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a293a062922a5f3710faa28cad682a0c0">imr_tto</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[5] */</span>
<a name="l02983"></a>02983     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a05c47e2c7e387b0abcb6237df3ae352c">imr_abt</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[4] */</span>
<a name="l02984"></a>02984     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a417a8293ed11937f30695860911052bb">itr_abt</a>                      : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[3] */</span>
<a name="l02985"></a>02985     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a526e8c3886546f602d7879d732bceaf9">imr_wtto</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[2] */</span>
<a name="l02986"></a>02986     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ac11ff588eee75e46184eb39530b39e5b">imr_wabt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[1] */</span>
<a name="l02987"></a>02987     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a2bf0ecd4ff6f2ff8b9c8dcfd72bd1836">itr_wabt</a>                     : 1;  <span class="comment">/**&lt; INTA# Pin Interrupt Enable for PCI_INT_SUM[0] */</span>
<a name="l02988"></a>02988 <span class="preprocessor">#else</span>
<a name="l02989"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a2bf0ecd4ff6f2ff8b9c8dcfd72bd1836">02989</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a2bf0ecd4ff6f2ff8b9c8dcfd72bd1836">itr_wabt</a>                     : 1;
<a name="l02990"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ac11ff588eee75e46184eb39530b39e5b">02990</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ac11ff588eee75e46184eb39530b39e5b">imr_wabt</a>                     : 1;
<a name="l02991"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a526e8c3886546f602d7879d732bceaf9">02991</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a526e8c3886546f602d7879d732bceaf9">imr_wtto</a>                     : 1;
<a name="l02992"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a417a8293ed11937f30695860911052bb">02992</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a417a8293ed11937f30695860911052bb">itr_abt</a>                      : 1;
<a name="l02993"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a05c47e2c7e387b0abcb6237df3ae352c">02993</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a05c47e2c7e387b0abcb6237df3ae352c">imr_abt</a>                      : 1;
<a name="l02994"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a293a062922a5f3710faa28cad682a0c0">02994</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a293a062922a5f3710faa28cad682a0c0">imr_tto</a>                      : 1;
<a name="l02995"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aed07cb47a8327ab9affcd5a038ecfef3">02995</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aed07cb47a8327ab9affcd5a038ecfef3">imsi_per</a>                     : 1;
<a name="l02996"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a0d84f803d65a42ca664d060a824f3414">02996</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a0d84f803d65a42ca664d060a824f3414">imsi_tabt</a>                    : 1;
<a name="l02997"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ab7c7856677ceebdc4b4775f5a165c923">02997</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ab7c7856677ceebdc4b4775f5a165c923">imsi_mabt</a>                    : 1;
<a name="l02998"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#afdef3150cb10d10e19cbd03bc49a0b8f">02998</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#afdef3150cb10d10e19cbd03bc49a0b8f">imsc_msg</a>                     : 1;
<a name="l02999"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a678e5c09e49141965a593ce9d7d7ebde">02999</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a678e5c09e49141965a593ce9d7d7ebde">itsr_abt</a>                     : 1;
<a name="l03000"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a7720890644687125e19a1ba373179304">03000</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a7720890644687125e19a1ba373179304">iserr</a>                        : 1;
<a name="l03001"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a4093a0c5e4bb5dbbed93f5044ad59655">03001</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a4093a0c5e4bb5dbbed93f5044ad59655">iaperr</a>                       : 1;
<a name="l03002"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#acd4c73b13af35d2d4bf5c313c173c291">03002</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#acd4c73b13af35d2d4bf5c313c173c291">idperr</a>                       : 1;
<a name="l03003"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a5f2c1ba517233bf64d2bd0952dd9f8a7">03003</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a5f2c1ba517233bf64d2bd0952dd9f8a7">ill_rwr</a>                      : 1;
<a name="l03004"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#adb88efa386763299cdc6a8ee03ceb1aa">03004</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#adb88efa386763299cdc6a8ee03ceb1aa">ill_rrd</a>                      : 1;
<a name="l03005"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ad99cfffddac6c8088d9e3ae3b9516472">03005</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ad99cfffddac6c8088d9e3ae3b9516472">irsl_int</a>                     : 1;
<a name="l03006"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a91333f861608416ca5e8c864c16f69fb">03006</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a91333f861608416ca5e8c864c16f69fb">ipcnt0</a>                       : 1;
<a name="l03007"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a8e59cec5090f303603ec627134ef68f2">03007</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a8e59cec5090f303603ec627134ef68f2">ipcnt1</a>                       : 1;
<a name="l03008"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa33fd003864e7eda1b82b59623e40648">03008</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa33fd003864e7eda1b82b59623e40648">reserved_19_20</a>               : 2;
<a name="l03009"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a13085f8e441c7338d5275f8e46872997">03009</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a13085f8e441c7338d5275f8e46872997">iptime0</a>                      : 1;
<a name="l03010"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a239623c7c82340fa80605cdc3d306c92">03010</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a239623c7c82340fa80605cdc3d306c92">iptime1</a>                      : 1;
<a name="l03011"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a370cca5d315f5a8f60e891baa45f8374">03011</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a370cca5d315f5a8f60e891baa45f8374">reserved_23_24</a>               : 2;
<a name="l03012"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ae4872e29c9c8ce6100dec583d67b60ea">03012</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#ae4872e29c9c8ce6100dec583d67b60ea">idcnt0</a>                       : 1;
<a name="l03013"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a47fc85fde9689c842e7ed394f3a22dfc">03013</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a47fc85fde9689c842e7ed394f3a22dfc">idcnt1</a>                       : 1;
<a name="l03014"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a1438dfc881d1e43e39df27c26571c61a">03014</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a1438dfc881d1e43e39df27c26571c61a">idtime0</a>                      : 1;
<a name="l03015"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a6c27ad4f39d75c888b903e4ff73990cf">03015</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a6c27ad4f39d75c888b903e4ff73990cf">idtime1</a>                      : 1;
<a name="l03016"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa33785717a81bbf029422106664c2821">03016</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa33785717a81bbf029422106664c2821">dma0_fi</a>                      : 1;
<a name="l03017"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa61b7262722d451b982446f4fee2b30a">03017</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa61b7262722d451b982446f4fee2b30a">dma1_fi</a>                      : 1;
<a name="l03018"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a6aa8a23424eb421e87d06028745bcb03">03018</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a6aa8a23424eb421e87d06028745bcb03">win_wr</a>                       : 1;
<a name="l03019"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a35703ab15dfb177747f1a288198a53af">03019</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#a35703ab15dfb177747f1a288198a53af">ill_wr</a>                       : 1;
<a name="l03020"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa9fc4dbdcfd09f01bf916c059e80c51b">03020</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aa9fc4dbdcfd09f01bf916c059e80c51b">ill_rd</a>                       : 1;
<a name="l03021"></a><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aeefe4919618b5dc89462994f8c2f961b">03021</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html#aeefe4919618b5dc89462994f8c2f961b">reserved_34_63</a>               : 30;
<a name="l03022"></a>03022 <span class="preprocessor">#endif</span>
<a name="l03023"></a>03023 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__enb.html#a7f8475bcf1c6e01bf25f38b1824c7957">cn31xx</a>;
<a name="l03024"></a><a class="code" href="unioncvmx__pci__int__enb.html#abb4137050dfd66dcbe4299d60d9d83b6">03024</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html">cvmx_pci_int_enb_s</a>             <a class="code" href="unioncvmx__pci__int__enb.html#abb4137050dfd66dcbe4299d60d9d83b6">cn38xx</a>;
<a name="l03025"></a><a class="code" href="unioncvmx__pci__int__enb.html#af32a2b7fadc3f89f770fa92ee923ca9c">03025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html">cvmx_pci_int_enb_s</a>             <a class="code" href="unioncvmx__pci__int__enb.html#af32a2b7fadc3f89f770fa92ee923ca9c">cn38xxp2</a>;
<a name="l03026"></a><a class="code" href="unioncvmx__pci__int__enb.html#ad1623419fa59c0ab316332a979c430c7">03026</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__cn31xx.html">cvmx_pci_int_enb_cn31xx</a>        <a class="code" href="unioncvmx__pci__int__enb.html#ad1623419fa59c0ab316332a979c430c7">cn50xx</a>;
<a name="l03027"></a><a class="code" href="unioncvmx__pci__int__enb.html#a194a84b0dcd418084bae9c40e6dce2f0">03027</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html">cvmx_pci_int_enb_s</a>             <a class="code" href="unioncvmx__pci__int__enb.html#a194a84b0dcd418084bae9c40e6dce2f0">cn58xx</a>;
<a name="l03028"></a><a class="code" href="unioncvmx__pci__int__enb.html#a7daf97d6c3e717943e6a34a007840cac">03028</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb_1_1cvmx__pci__int__enb__s.html">cvmx_pci_int_enb_s</a>             <a class="code" href="unioncvmx__pci__int__enb.html#a7daf97d6c3e717943e6a34a007840cac">cn58xxp1</a>;
<a name="l03029"></a>03029 };
<a name="l03030"></a><a class="code" href="cvmx-pci-defs_8h.html#aeecf2c7a0a6b792f47f7935defb81310">03030</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__enb.html" title="cvmx_pci_int_enb">cvmx_pci_int_enb</a> <a class="code" href="unioncvmx__pci__int__enb.html" title="cvmx_pci_int_enb">cvmx_pci_int_enb_t</a>;
<a name="l03031"></a>03031 <span class="comment"></span>
<a name="l03032"></a>03032 <span class="comment">/**</span>
<a name="l03033"></a>03033 <span class="comment"> * cvmx_pci_int_enb2</span>
<a name="l03034"></a>03034 <span class="comment"> *</span>
<a name="l03035"></a>03035 <span class="comment"> * PCI_INT_ENB2 = PCI Interrupt Enable2 Register</span>
<a name="l03036"></a>03036 <span class="comment"> *</span>
<a name="l03037"></a>03037 <span class="comment"> * Enables interrupt bits in the PCI_INT_SUM2 register.</span>
<a name="l03038"></a>03038 <span class="comment"> */</span>
<a name="l03039"></a><a class="code" href="unioncvmx__pci__int__enb2.html">03039</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__enb2.html" title="cvmx_pci_int_enb2">cvmx_pci_int_enb2</a> {
<a name="l03040"></a><a class="code" href="unioncvmx__pci__int__enb2.html#a83fd4c2d0d0e01fc8bc5b47521daedee">03040</a>     uint64_t <a class="code" href="unioncvmx__pci__int__enb2.html#a83fd4c2d0d0e01fc8bc5b47521daedee">u64</a>;
<a name="l03041"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html">03041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html">cvmx_pci_int_enb2_s</a> {
<a name="l03042"></a>03042 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03043"></a>03043 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0eb971c4c6de160d29f1d29ae14cb3d6">reserved_34_63</a>               : 30;
<a name="l03044"></a>03044     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a9ea0d25fdbacba57a70475e424cec0d0">ill_rd</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[33] */</span>
<a name="l03045"></a>03045     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab1cffda80f9cae913e3a01d5472493f7">ill_wr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[32] */</span>
<a name="l03046"></a>03046     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a6ed4d5c07d4b48b3be2e355f050d5980">win_wr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[31] */</span>
<a name="l03047"></a>03047     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aafbd90800fa373c325d7bab1611df1d9">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[30] */</span>
<a name="l03048"></a>03048     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aaa03f79a5001e0d0ed7572dd0849ba38">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[29] */</span>
<a name="l03049"></a>03049     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab3194383ba324621b133d46af0b2447a">rdtime1</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[28] */</span>
<a name="l03050"></a>03050     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1dfc25084bb0bb7506c40ba2169ba49e">rdtime0</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[27] */</span>
<a name="l03051"></a>03051     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab3ed4c7682ff0ed77a53d34c5db711e0">rdcnt1</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[26] */</span>
<a name="l03052"></a>03052     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0c99071b521e2e1f9c2ae44ffe0d7138">rdcnt0</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[25] */</span>
<a name="l03053"></a>03053     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad083b39e3ac71eb72910738246424f86">rptime3</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[24] */</span>
<a name="l03054"></a>03054     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a82a69afe16544ae46145e5343ba5cc5b">rptime2</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[23] */</span>
<a name="l03055"></a>03055     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a15c4551338cb36ec466e1d5a2218cd0a">rptime1</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[22] */</span>
<a name="l03056"></a>03056     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a606a8b0d34748fbff483b938baac4f02">rptime0</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[21] */</span>
<a name="l03057"></a>03057     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1da5792c7fdc475b478450b5f3c1c538">rpcnt3</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[20] */</span>
<a name="l03058"></a>03058     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a41dd78d3ed9c4c2f088a30753a0854b4">rpcnt2</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[19] */</span>
<a name="l03059"></a>03059     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a3baa755b0573606bf60b5b6c65bad1b4">rpcnt1</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[18] */</span>
<a name="l03060"></a>03060     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aadb06e7f2ec6d2e1b474b5a882b902ab">rpcnt0</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[17] */</span>
<a name="l03061"></a>03061     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad3d70402bb2b76fdc663c543fe518c69">rrsl_int</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[16] */</span>
<a name="l03062"></a>03062     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a95f4ee93afb6aeb5eb580fb4e4673259">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[15] */</span>
<a name="l03063"></a>03063     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a37a82dc2086cada1396c24c32107bf6a">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[14] */</span>
<a name="l03064"></a>03064     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ae9c42cbc876b43756bba1092740ba7fd">rdperr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[13] */</span>
<a name="l03065"></a>03065     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#af66e732d1a2fed3785d5ff89ada00d47">raperr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[12] */</span>
<a name="l03066"></a>03066     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a2c7e9443a1628d9143b5f8275390e8e9">rserr</a>                        : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[11] */</span>
<a name="l03067"></a>03067     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a8701c3cfe97a91bec7976e3869c60f90">rtsr_abt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[10] */</span>
<a name="l03068"></a>03068     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ac50b1279f92b04146618e7d8d7437550">rmsc_msg</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[9] */</span>
<a name="l03069"></a>03069     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad2b3837fdfa80725babbee741ae2b609">rmsi_mabt</a>                    : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[8] */</span>
<a name="l03070"></a>03070     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aabd978ab6419f276432588ae21387546">rmsi_tabt</a>                    : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[7] */</span>
<a name="l03071"></a>03071     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#adde302209cd0d61e04e9f280977bf565">rmsi_per</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[6] */</span>
<a name="l03072"></a>03072     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1fd2cff0e0b301e47c273d9e6146c55a">rmr_tto</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[5] */</span>
<a name="l03073"></a>03073     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a13035179efbdf68cfc086f4043d11c19">rmr_abt</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[4] */</span>
<a name="l03074"></a>03074     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0b61f02382fd2ac825e8ea5ee2883554">rtr_abt</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[3] */</span>
<a name="l03075"></a>03075     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a8f3302436fb98cc8fef6dea310b7d07c">rmr_wtto</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[2] */</span>
<a name="l03076"></a>03076     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a90a87fd950c91bf7f77a9dffd1b20c7a">rmr_wabt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[1] */</span>
<a name="l03077"></a>03077     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a26dd6a8aff3ec9b131c9f204cfb0e3a4">rtr_wabt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[0] */</span>
<a name="l03078"></a>03078 <span class="preprocessor">#else</span>
<a name="l03079"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a26dd6a8aff3ec9b131c9f204cfb0e3a4">03079</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a26dd6a8aff3ec9b131c9f204cfb0e3a4">rtr_wabt</a>                     : 1;
<a name="l03080"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a90a87fd950c91bf7f77a9dffd1b20c7a">03080</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a90a87fd950c91bf7f77a9dffd1b20c7a">rmr_wabt</a>                     : 1;
<a name="l03081"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a8f3302436fb98cc8fef6dea310b7d07c">03081</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a8f3302436fb98cc8fef6dea310b7d07c">rmr_wtto</a>                     : 1;
<a name="l03082"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0b61f02382fd2ac825e8ea5ee2883554">03082</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0b61f02382fd2ac825e8ea5ee2883554">rtr_abt</a>                      : 1;
<a name="l03083"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a13035179efbdf68cfc086f4043d11c19">03083</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a13035179efbdf68cfc086f4043d11c19">rmr_abt</a>                      : 1;
<a name="l03084"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1fd2cff0e0b301e47c273d9e6146c55a">03084</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1fd2cff0e0b301e47c273d9e6146c55a">rmr_tto</a>                      : 1;
<a name="l03085"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#adde302209cd0d61e04e9f280977bf565">03085</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#adde302209cd0d61e04e9f280977bf565">rmsi_per</a>                     : 1;
<a name="l03086"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aabd978ab6419f276432588ae21387546">03086</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aabd978ab6419f276432588ae21387546">rmsi_tabt</a>                    : 1;
<a name="l03087"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad2b3837fdfa80725babbee741ae2b609">03087</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad2b3837fdfa80725babbee741ae2b609">rmsi_mabt</a>                    : 1;
<a name="l03088"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ac50b1279f92b04146618e7d8d7437550">03088</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ac50b1279f92b04146618e7d8d7437550">rmsc_msg</a>                     : 1;
<a name="l03089"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a8701c3cfe97a91bec7976e3869c60f90">03089</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a8701c3cfe97a91bec7976e3869c60f90">rtsr_abt</a>                     : 1;
<a name="l03090"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a2c7e9443a1628d9143b5f8275390e8e9">03090</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a2c7e9443a1628d9143b5f8275390e8e9">rserr</a>                        : 1;
<a name="l03091"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#af66e732d1a2fed3785d5ff89ada00d47">03091</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#af66e732d1a2fed3785d5ff89ada00d47">raperr</a>                       : 1;
<a name="l03092"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ae9c42cbc876b43756bba1092740ba7fd">03092</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ae9c42cbc876b43756bba1092740ba7fd">rdperr</a>                       : 1;
<a name="l03093"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a37a82dc2086cada1396c24c32107bf6a">03093</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a37a82dc2086cada1396c24c32107bf6a">ill_rwr</a>                      : 1;
<a name="l03094"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a95f4ee93afb6aeb5eb580fb4e4673259">03094</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a95f4ee93afb6aeb5eb580fb4e4673259">ill_rrd</a>                      : 1;
<a name="l03095"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad3d70402bb2b76fdc663c543fe518c69">03095</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad3d70402bb2b76fdc663c543fe518c69">rrsl_int</a>                     : 1;
<a name="l03096"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aadb06e7f2ec6d2e1b474b5a882b902ab">03096</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aadb06e7f2ec6d2e1b474b5a882b902ab">rpcnt0</a>                       : 1;
<a name="l03097"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a3baa755b0573606bf60b5b6c65bad1b4">03097</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a3baa755b0573606bf60b5b6c65bad1b4">rpcnt1</a>                       : 1;
<a name="l03098"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a41dd78d3ed9c4c2f088a30753a0854b4">03098</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a41dd78d3ed9c4c2f088a30753a0854b4">rpcnt2</a>                       : 1;
<a name="l03099"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1da5792c7fdc475b478450b5f3c1c538">03099</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1da5792c7fdc475b478450b5f3c1c538">rpcnt3</a>                       : 1;
<a name="l03100"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a606a8b0d34748fbff483b938baac4f02">03100</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a606a8b0d34748fbff483b938baac4f02">rptime0</a>                      : 1;
<a name="l03101"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a15c4551338cb36ec466e1d5a2218cd0a">03101</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a15c4551338cb36ec466e1d5a2218cd0a">rptime1</a>                      : 1;
<a name="l03102"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a82a69afe16544ae46145e5343ba5cc5b">03102</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a82a69afe16544ae46145e5343ba5cc5b">rptime2</a>                      : 1;
<a name="l03103"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad083b39e3ac71eb72910738246424f86">03103</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ad083b39e3ac71eb72910738246424f86">rptime3</a>                      : 1;
<a name="l03104"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0c99071b521e2e1f9c2ae44ffe0d7138">03104</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0c99071b521e2e1f9c2ae44ffe0d7138">rdcnt0</a>                       : 1;
<a name="l03105"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab3ed4c7682ff0ed77a53d34c5db711e0">03105</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab3ed4c7682ff0ed77a53d34c5db711e0">rdcnt1</a>                       : 1;
<a name="l03106"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1dfc25084bb0bb7506c40ba2169ba49e">03106</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a1dfc25084bb0bb7506c40ba2169ba49e">rdtime0</a>                      : 1;
<a name="l03107"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab3194383ba324621b133d46af0b2447a">03107</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab3194383ba324621b133d46af0b2447a">rdtime1</a>                      : 1;
<a name="l03108"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aaa03f79a5001e0d0ed7572dd0849ba38">03108</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aaa03f79a5001e0d0ed7572dd0849ba38">dma0_fi</a>                      : 1;
<a name="l03109"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aafbd90800fa373c325d7bab1611df1d9">03109</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#aafbd90800fa373c325d7bab1611df1d9">dma1_fi</a>                      : 1;
<a name="l03110"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a6ed4d5c07d4b48b3be2e355f050d5980">03110</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a6ed4d5c07d4b48b3be2e355f050d5980">win_wr</a>                       : 1;
<a name="l03111"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab1cffda80f9cae913e3a01d5472493f7">03111</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#ab1cffda80f9cae913e3a01d5472493f7">ill_wr</a>                       : 1;
<a name="l03112"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a9ea0d25fdbacba57a70475e424cec0d0">03112</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a9ea0d25fdbacba57a70475e424cec0d0">ill_rd</a>                       : 1;
<a name="l03113"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0eb971c4c6de160d29f1d29ae14cb3d6">03113</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html#a0eb971c4c6de160d29f1d29ae14cb3d6">reserved_34_63</a>               : 30;
<a name="l03114"></a>03114 <span class="preprocessor">#endif</span>
<a name="l03115"></a>03115 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__enb2.html#a351cfadb7f4d0d429bcc92e7ca7d7014">s</a>;
<a name="l03116"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html">03116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html">cvmx_pci_int_enb2_cn30xx</a> {
<a name="l03117"></a>03117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03118"></a>03118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aed5d6b1966d7ea6094dad9e71b5d0146">reserved_34_63</a>               : 30;
<a name="l03119"></a>03119     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a105649121ee37b3f0c0731fb1c90d736">ill_rd</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[33] */</span>
<a name="l03120"></a>03120     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a21a837d0efb5a99442bcfb24dca4a07f">ill_wr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[32] */</span>
<a name="l03121"></a>03121     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aeccc40ab640b3e023d9254b45e6334d9">win_wr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[31] */</span>
<a name="l03122"></a>03122     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aae4ba931e5b7bd3205b923eb1771840a">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[30] */</span>
<a name="l03123"></a>03123     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a85ec57cb2798254e14cd173bbb344790">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[29] */</span>
<a name="l03124"></a>03124     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#abe2516bb60e4bed57d010fe945423a26">rdtime1</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[28] */</span>
<a name="l03125"></a>03125     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a438ff5f0daa8f6b38d648d5cf12a186b">rdtime0</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[27] */</span>
<a name="l03126"></a>03126     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#ac4b112a00ac957e76f84b962c30abec6">rdcnt1</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[26] */</span>
<a name="l03127"></a>03127     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a44661f468b2b6138fda050c0a0a616a0">rdcnt0</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[25] */</span>
<a name="l03128"></a>03128     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a3afeba0c30aca3b2c89361f8b2d5e089">reserved_22_24</a>               : 3;
<a name="l03129"></a>03129     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#af622d4ae8117389e9ef7348ea5d42ff5">rptime0</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[21] */</span>
<a name="l03130"></a>03130     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a1252c230bf6518f56f7a65f287f5aa08">reserved_18_20</a>               : 3;
<a name="l03131"></a>03131     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a806a36b57b4d5ab0a21fb92af358d017">rpcnt0</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[17] */</span>
<a name="l03132"></a>03132     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a5fb9f3add62ce606eccec568be576e4b">rrsl_int</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[16] */</span>
<a name="l03133"></a>03133     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a38a8593e4f8d4308a87f28528c8d2341">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[15] */</span>
<a name="l03134"></a>03134     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a182d7cac3b2cd067fc1931d8fcb858bb">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[14] */</span>
<a name="l03135"></a>03135     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a968e444caf7d415e2cecffd961a454f2">rdperr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[13] */</span>
<a name="l03136"></a>03136     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#adf6edf06138d00fa050bc488a8de7904">raperr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[12] */</span>
<a name="l03137"></a>03137     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0ee75e1c5044e5bbc9730ddf8c1f7364">rserr</a>                        : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[11] */</span>
<a name="l03138"></a>03138     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0f8475e0c096e2b12e1b2ee51829197b">rtsr_abt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[10] */</span>
<a name="l03139"></a>03139     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a83434098588b628e0c60b4eb13c714fc">rmsc_msg</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[9] */</span>
<a name="l03140"></a>03140     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a7f03d2ecfc6087bd54c3f277f9fb92a3">rmsi_mabt</a>                    : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[8] */</span>
<a name="l03141"></a>03141     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a6e1511e9a724748661f7621c4de274dc">rmsi_tabt</a>                    : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[7] */</span>
<a name="l03142"></a>03142     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a7f11e5328708027a05e143a905f39f31">rmsi_per</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[6] */</span>
<a name="l03143"></a>03143     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aead67893ab9a53f91f5116c24f34e9e8">rmr_tto</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[5] */</span>
<a name="l03144"></a>03144     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aefb1fc12fa292f9e4282693c1b0bcaab">rmr_abt</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[4] */</span>
<a name="l03145"></a>03145     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a5d8a8fd0f95665a8f9dc0059a1b29aa0">rtr_abt</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[3] */</span>
<a name="l03146"></a>03146     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aeff522167ca5b1cb6806633e3a05a88e">rmr_wtto</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[2] */</span>
<a name="l03147"></a>03147     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a875f7acd7f50b5f727f10ccdd24dab33">rmr_wabt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[1] */</span>
<a name="l03148"></a>03148     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0d5bad32795a9316560376f2df9e4d36">rtr_wabt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[0] */</span>
<a name="l03149"></a>03149 <span class="preprocessor">#else</span>
<a name="l03150"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0d5bad32795a9316560376f2df9e4d36">03150</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0d5bad32795a9316560376f2df9e4d36">rtr_wabt</a>                     : 1;
<a name="l03151"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a875f7acd7f50b5f727f10ccdd24dab33">03151</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a875f7acd7f50b5f727f10ccdd24dab33">rmr_wabt</a>                     : 1;
<a name="l03152"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aeff522167ca5b1cb6806633e3a05a88e">03152</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aeff522167ca5b1cb6806633e3a05a88e">rmr_wtto</a>                     : 1;
<a name="l03153"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a5d8a8fd0f95665a8f9dc0059a1b29aa0">03153</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a5d8a8fd0f95665a8f9dc0059a1b29aa0">rtr_abt</a>                      : 1;
<a name="l03154"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aefb1fc12fa292f9e4282693c1b0bcaab">03154</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aefb1fc12fa292f9e4282693c1b0bcaab">rmr_abt</a>                      : 1;
<a name="l03155"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aead67893ab9a53f91f5116c24f34e9e8">03155</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aead67893ab9a53f91f5116c24f34e9e8">rmr_tto</a>                      : 1;
<a name="l03156"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a7f11e5328708027a05e143a905f39f31">03156</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a7f11e5328708027a05e143a905f39f31">rmsi_per</a>                     : 1;
<a name="l03157"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a6e1511e9a724748661f7621c4de274dc">03157</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a6e1511e9a724748661f7621c4de274dc">rmsi_tabt</a>                    : 1;
<a name="l03158"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a7f03d2ecfc6087bd54c3f277f9fb92a3">03158</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a7f03d2ecfc6087bd54c3f277f9fb92a3">rmsi_mabt</a>                    : 1;
<a name="l03159"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a83434098588b628e0c60b4eb13c714fc">03159</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a83434098588b628e0c60b4eb13c714fc">rmsc_msg</a>                     : 1;
<a name="l03160"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0f8475e0c096e2b12e1b2ee51829197b">03160</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0f8475e0c096e2b12e1b2ee51829197b">rtsr_abt</a>                     : 1;
<a name="l03161"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0ee75e1c5044e5bbc9730ddf8c1f7364">03161</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a0ee75e1c5044e5bbc9730ddf8c1f7364">rserr</a>                        : 1;
<a name="l03162"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#adf6edf06138d00fa050bc488a8de7904">03162</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#adf6edf06138d00fa050bc488a8de7904">raperr</a>                       : 1;
<a name="l03163"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a968e444caf7d415e2cecffd961a454f2">03163</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a968e444caf7d415e2cecffd961a454f2">rdperr</a>                       : 1;
<a name="l03164"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a182d7cac3b2cd067fc1931d8fcb858bb">03164</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a182d7cac3b2cd067fc1931d8fcb858bb">ill_rwr</a>                      : 1;
<a name="l03165"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a38a8593e4f8d4308a87f28528c8d2341">03165</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a38a8593e4f8d4308a87f28528c8d2341">ill_rrd</a>                      : 1;
<a name="l03166"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a5fb9f3add62ce606eccec568be576e4b">03166</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a5fb9f3add62ce606eccec568be576e4b">rrsl_int</a>                     : 1;
<a name="l03167"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a806a36b57b4d5ab0a21fb92af358d017">03167</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a806a36b57b4d5ab0a21fb92af358d017">rpcnt0</a>                       : 1;
<a name="l03168"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a1252c230bf6518f56f7a65f287f5aa08">03168</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a1252c230bf6518f56f7a65f287f5aa08">reserved_18_20</a>               : 3;
<a name="l03169"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#af622d4ae8117389e9ef7348ea5d42ff5">03169</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#af622d4ae8117389e9ef7348ea5d42ff5">rptime0</a>                      : 1;
<a name="l03170"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a3afeba0c30aca3b2c89361f8b2d5e089">03170</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a3afeba0c30aca3b2c89361f8b2d5e089">reserved_22_24</a>               : 3;
<a name="l03171"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a44661f468b2b6138fda050c0a0a616a0">03171</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a44661f468b2b6138fda050c0a0a616a0">rdcnt0</a>                       : 1;
<a name="l03172"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#ac4b112a00ac957e76f84b962c30abec6">03172</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#ac4b112a00ac957e76f84b962c30abec6">rdcnt1</a>                       : 1;
<a name="l03173"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a438ff5f0daa8f6b38d648d5cf12a186b">03173</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a438ff5f0daa8f6b38d648d5cf12a186b">rdtime0</a>                      : 1;
<a name="l03174"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#abe2516bb60e4bed57d010fe945423a26">03174</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#abe2516bb60e4bed57d010fe945423a26">rdtime1</a>                      : 1;
<a name="l03175"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a85ec57cb2798254e14cd173bbb344790">03175</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a85ec57cb2798254e14cd173bbb344790">dma0_fi</a>                      : 1;
<a name="l03176"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aae4ba931e5b7bd3205b923eb1771840a">03176</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aae4ba931e5b7bd3205b923eb1771840a">dma1_fi</a>                      : 1;
<a name="l03177"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aeccc40ab640b3e023d9254b45e6334d9">03177</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aeccc40ab640b3e023d9254b45e6334d9">win_wr</a>                       : 1;
<a name="l03178"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a21a837d0efb5a99442bcfb24dca4a07f">03178</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a21a837d0efb5a99442bcfb24dca4a07f">ill_wr</a>                       : 1;
<a name="l03179"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a105649121ee37b3f0c0731fb1c90d736">03179</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#a105649121ee37b3f0c0731fb1c90d736">ill_rd</a>                       : 1;
<a name="l03180"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aed5d6b1966d7ea6094dad9e71b5d0146">03180</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn30xx.html#aed5d6b1966d7ea6094dad9e71b5d0146">reserved_34_63</a>               : 30;
<a name="l03181"></a>03181 <span class="preprocessor">#endif</span>
<a name="l03182"></a>03182 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__enb2.html#af57e99484a1e77f1d5d91ff85b583e82">cn30xx</a>;
<a name="l03183"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html">03183</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html">cvmx_pci_int_enb2_cn31xx</a> {
<a name="l03184"></a>03184 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03185"></a>03185 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3519d90f6d39af8a8730b3460d418ec7">reserved_34_63</a>               : 30;
<a name="l03186"></a>03186     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a1513e32491243af2e431fe9b2da059c6">ill_rd</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[33] */</span>
<a name="l03187"></a>03187     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a04f4f662107d2209a3d1e8ee902cf2e3">ill_wr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[32] */</span>
<a name="l03188"></a>03188     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a7ee71a6b341a2248c05c330f3733e118">win_wr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[31] */</span>
<a name="l03189"></a>03189     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a48e0b97ea268c0c5b65acb616118142e">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[30] */</span>
<a name="l03190"></a>03190     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a15998f02f7f1eca965e701a0899da15d">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[29] */</span>
<a name="l03191"></a>03191     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a870ccfbaa80a66d057ffc65e3049e98e">rdtime1</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[28] */</span>
<a name="l03192"></a>03192     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a752ce711981c9b0526ce8331c82937ba">rdtime0</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[27] */</span>
<a name="l03193"></a>03193     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a74ee87b6bdbacfd5d3de85759b9f0c26">rdcnt1</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[26] */</span>
<a name="l03194"></a>03194     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3a398d816a11bb4063f800e22d3ee286">rdcnt0</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[25] */</span>
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a5ded63f96e0e9a028855ddf7e049f8b9">reserved_23_24</a>               : 2;
<a name="l03196"></a>03196     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a033c7f6d26077b704c16f9fd0f34ad5f">rptime1</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[22] */</span>
<a name="l03197"></a>03197     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ac8e626b282fa2e9d4ad27ead11bc257e">rptime0</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[21] */</span>
<a name="l03198"></a>03198     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#af7dab38ee8d9fb1a7f07be5c967a5e01">reserved_19_20</a>               : 2;
<a name="l03199"></a>03199     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a57fd1a7815ab0c9eafd684cf2f09aa40">rpcnt1</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[18] */</span>
<a name="l03200"></a>03200     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ac648c359c47030b69cbeb7de5392bb2d">rpcnt0</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[17] */</span>
<a name="l03201"></a>03201     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a79d66d4bd79e06c31fc04877053009ef">rrsl_int</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[16] */</span>
<a name="l03202"></a>03202     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a4316ad6fb001c5a18baa4ea01361101e">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[15] */</span>
<a name="l03203"></a>03203     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ad2bc588f9b9bfa4cc9bdf7c0010d8dd8">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[14] */</span>
<a name="l03204"></a>03204     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a2e962b5e11a02cb64534e9936a9e5bbb">rdperr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[13] */</span>
<a name="l03205"></a>03205     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a1f130cb0b5bb84fc1295ab40b0cfb3ee">raperr</a>                       : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[12] */</span>
<a name="l03206"></a>03206     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a23ba191a33e826c4839a9a9c3e46f330">rserr</a>                        : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[11] */</span>
<a name="l03207"></a>03207     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a6d4fa7ccd25caef18e83100375e1585d">rtsr_abt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[10] */</span>
<a name="l03208"></a>03208     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a7dfc1ed12f4f7297393ebbe1e804463e">rmsc_msg</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[9] */</span>
<a name="l03209"></a>03209     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a5c17fa42de8fcff15f378e2a697bebf6">rmsi_mabt</a>                    : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[8] */</span>
<a name="l03210"></a>03210     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a2ebe06826dd245b1ddda7a208e8f560d">rmsi_tabt</a>                    : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[7] */</span>
<a name="l03211"></a>03211     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#acd527d1ef80a357d0d583e66e928b95d">rmsi_per</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[6] */</span>
<a name="l03212"></a>03212     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a8ce3a592620ce91dd42803833fd5687a">rmr_tto</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[5] */</span>
<a name="l03213"></a>03213     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a39530892d28cb4761629042efa06e039">rmr_abt</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[4] */</span>
<a name="l03214"></a>03214     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3b093e349a29d8ec15d2240dc5a91bc2">rtr_abt</a>                      : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[3] */</span>
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ab9a5130d57cef3e266d53886b89ce46c">rmr_wtto</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[2] */</span>
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a95a64d041a1ef7779eaa4e6252ed74cd">rmr_wabt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[1] */</span>
<a name="l03217"></a>03217     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a6894c2fb815d0bf22150e8ced525f7a7">rtr_wabt</a>                     : 1;  <span class="comment">/**&lt; RSL Chain Interrupt Enable for PCI_INT_SUM2[0] */</span>
<a name="l03218"></a>03218 <span class="preprocessor">#else</span>
<a name="l03219"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a6894c2fb815d0bf22150e8ced525f7a7">03219</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a6894c2fb815d0bf22150e8ced525f7a7">rtr_wabt</a>                     : 1;
<a name="l03220"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a95a64d041a1ef7779eaa4e6252ed74cd">03220</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a95a64d041a1ef7779eaa4e6252ed74cd">rmr_wabt</a>                     : 1;
<a name="l03221"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ab9a5130d57cef3e266d53886b89ce46c">03221</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ab9a5130d57cef3e266d53886b89ce46c">rmr_wtto</a>                     : 1;
<a name="l03222"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3b093e349a29d8ec15d2240dc5a91bc2">03222</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3b093e349a29d8ec15d2240dc5a91bc2">rtr_abt</a>                      : 1;
<a name="l03223"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a39530892d28cb4761629042efa06e039">03223</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a39530892d28cb4761629042efa06e039">rmr_abt</a>                      : 1;
<a name="l03224"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a8ce3a592620ce91dd42803833fd5687a">03224</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a8ce3a592620ce91dd42803833fd5687a">rmr_tto</a>                      : 1;
<a name="l03225"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#acd527d1ef80a357d0d583e66e928b95d">03225</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#acd527d1ef80a357d0d583e66e928b95d">rmsi_per</a>                     : 1;
<a name="l03226"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a2ebe06826dd245b1ddda7a208e8f560d">03226</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a2ebe06826dd245b1ddda7a208e8f560d">rmsi_tabt</a>                    : 1;
<a name="l03227"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a5c17fa42de8fcff15f378e2a697bebf6">03227</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a5c17fa42de8fcff15f378e2a697bebf6">rmsi_mabt</a>                    : 1;
<a name="l03228"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a7dfc1ed12f4f7297393ebbe1e804463e">03228</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a7dfc1ed12f4f7297393ebbe1e804463e">rmsc_msg</a>                     : 1;
<a name="l03229"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a6d4fa7ccd25caef18e83100375e1585d">03229</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a6d4fa7ccd25caef18e83100375e1585d">rtsr_abt</a>                     : 1;
<a name="l03230"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a23ba191a33e826c4839a9a9c3e46f330">03230</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a23ba191a33e826c4839a9a9c3e46f330">rserr</a>                        : 1;
<a name="l03231"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a1f130cb0b5bb84fc1295ab40b0cfb3ee">03231</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a1f130cb0b5bb84fc1295ab40b0cfb3ee">raperr</a>                       : 1;
<a name="l03232"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a2e962b5e11a02cb64534e9936a9e5bbb">03232</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a2e962b5e11a02cb64534e9936a9e5bbb">rdperr</a>                       : 1;
<a name="l03233"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ad2bc588f9b9bfa4cc9bdf7c0010d8dd8">03233</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ad2bc588f9b9bfa4cc9bdf7c0010d8dd8">ill_rwr</a>                      : 1;
<a name="l03234"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a4316ad6fb001c5a18baa4ea01361101e">03234</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a4316ad6fb001c5a18baa4ea01361101e">ill_rrd</a>                      : 1;
<a name="l03235"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a79d66d4bd79e06c31fc04877053009ef">03235</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a79d66d4bd79e06c31fc04877053009ef">rrsl_int</a>                     : 1;
<a name="l03236"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ac648c359c47030b69cbeb7de5392bb2d">03236</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ac648c359c47030b69cbeb7de5392bb2d">rpcnt0</a>                       : 1;
<a name="l03237"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a57fd1a7815ab0c9eafd684cf2f09aa40">03237</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a57fd1a7815ab0c9eafd684cf2f09aa40">rpcnt1</a>                       : 1;
<a name="l03238"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#af7dab38ee8d9fb1a7f07be5c967a5e01">03238</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#af7dab38ee8d9fb1a7f07be5c967a5e01">reserved_19_20</a>               : 2;
<a name="l03239"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ac8e626b282fa2e9d4ad27ead11bc257e">03239</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#ac8e626b282fa2e9d4ad27ead11bc257e">rptime0</a>                      : 1;
<a name="l03240"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a033c7f6d26077b704c16f9fd0f34ad5f">03240</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a033c7f6d26077b704c16f9fd0f34ad5f">rptime1</a>                      : 1;
<a name="l03241"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a5ded63f96e0e9a028855ddf7e049f8b9">03241</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a5ded63f96e0e9a028855ddf7e049f8b9">reserved_23_24</a>               : 2;
<a name="l03242"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3a398d816a11bb4063f800e22d3ee286">03242</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3a398d816a11bb4063f800e22d3ee286">rdcnt0</a>                       : 1;
<a name="l03243"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a74ee87b6bdbacfd5d3de85759b9f0c26">03243</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a74ee87b6bdbacfd5d3de85759b9f0c26">rdcnt1</a>                       : 1;
<a name="l03244"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a752ce711981c9b0526ce8331c82937ba">03244</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a752ce711981c9b0526ce8331c82937ba">rdtime0</a>                      : 1;
<a name="l03245"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a870ccfbaa80a66d057ffc65e3049e98e">03245</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a870ccfbaa80a66d057ffc65e3049e98e">rdtime1</a>                      : 1;
<a name="l03246"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a15998f02f7f1eca965e701a0899da15d">03246</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a15998f02f7f1eca965e701a0899da15d">dma0_fi</a>                      : 1;
<a name="l03247"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a48e0b97ea268c0c5b65acb616118142e">03247</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a48e0b97ea268c0c5b65acb616118142e">dma1_fi</a>                      : 1;
<a name="l03248"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a7ee71a6b341a2248c05c330f3733e118">03248</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a7ee71a6b341a2248c05c330f3733e118">win_wr</a>                       : 1;
<a name="l03249"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a04f4f662107d2209a3d1e8ee902cf2e3">03249</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a04f4f662107d2209a3d1e8ee902cf2e3">ill_wr</a>                       : 1;
<a name="l03250"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a1513e32491243af2e431fe9b2da059c6">03250</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a1513e32491243af2e431fe9b2da059c6">ill_rd</a>                       : 1;
<a name="l03251"></a><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3519d90f6d39af8a8730b3460d418ec7">03251</a>     uint64_t <a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html#a3519d90f6d39af8a8730b3460d418ec7">reserved_34_63</a>               : 30;
<a name="l03252"></a>03252 <span class="preprocessor">#endif</span>
<a name="l03253"></a>03253 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__enb2.html#ab4fe74e72edc63b5e2d9fb8a2d73a151">cn31xx</a>;
<a name="l03254"></a><a class="code" href="unioncvmx__pci__int__enb2.html#ae6efcdef59e1e5cc432a28cb608c6987">03254</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html">cvmx_pci_int_enb2_s</a>            <a class="code" href="unioncvmx__pci__int__enb2.html#ae6efcdef59e1e5cc432a28cb608c6987">cn38xx</a>;
<a name="l03255"></a><a class="code" href="unioncvmx__pci__int__enb2.html#ae778fcf785a8e13aa8992fe3342d2f2e">03255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html">cvmx_pci_int_enb2_s</a>            <a class="code" href="unioncvmx__pci__int__enb2.html#ae778fcf785a8e13aa8992fe3342d2f2e">cn38xxp2</a>;
<a name="l03256"></a><a class="code" href="unioncvmx__pci__int__enb2.html#ab117442c2970a90435afb35ff79ebed5">03256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__cn31xx.html">cvmx_pci_int_enb2_cn31xx</a>       <a class="code" href="unioncvmx__pci__int__enb2.html#ab117442c2970a90435afb35ff79ebed5">cn50xx</a>;
<a name="l03257"></a><a class="code" href="unioncvmx__pci__int__enb2.html#ae3b89a60953b6c32ee6848953be3ffd2">03257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html">cvmx_pci_int_enb2_s</a>            <a class="code" href="unioncvmx__pci__int__enb2.html#ae3b89a60953b6c32ee6848953be3ffd2">cn58xx</a>;
<a name="l03258"></a><a class="code" href="unioncvmx__pci__int__enb2.html#a33afae4969096913d8ea54015da49951">03258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__enb2_1_1cvmx__pci__int__enb2__s.html">cvmx_pci_int_enb2_s</a>            <a class="code" href="unioncvmx__pci__int__enb2.html#a33afae4969096913d8ea54015da49951">cn58xxp1</a>;
<a name="l03259"></a>03259 };
<a name="l03260"></a><a class="code" href="cvmx-pci-defs_8h.html#a63e343aa2d11f496aeeab4aee03448b0">03260</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__enb2.html" title="cvmx_pci_int_enb2">cvmx_pci_int_enb2</a> <a class="code" href="unioncvmx__pci__int__enb2.html" title="cvmx_pci_int_enb2">cvmx_pci_int_enb2_t</a>;
<a name="l03261"></a>03261 <span class="comment"></span>
<a name="l03262"></a>03262 <span class="comment">/**</span>
<a name="l03263"></a>03263 <span class="comment"> * cvmx_pci_int_sum</span>
<a name="l03264"></a>03264 <span class="comment"> *</span>
<a name="l03265"></a>03265 <span class="comment"> * PCI_INT_SUM = PCI Interrupt Summary</span>
<a name="l03266"></a>03266 <span class="comment"> *</span>
<a name="l03267"></a>03267 <span class="comment"> * The PCI Interrupt Summary Register.</span>
<a name="l03268"></a>03268 <span class="comment"> */</span>
<a name="l03269"></a><a class="code" href="unioncvmx__pci__int__sum.html">03269</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__sum.html" title="cvmx_pci_int_sum">cvmx_pci_int_sum</a> {
<a name="l03270"></a><a class="code" href="unioncvmx__pci__int__sum.html#a3b828dbf7dd37f074b917d829ee10bbd">03270</a>     uint64_t <a class="code" href="unioncvmx__pci__int__sum.html#a3b828dbf7dd37f074b917d829ee10bbd">u64</a>;
<a name="l03271"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html">03271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html">cvmx_pci_int_sum_s</a> {
<a name="l03272"></a>03272 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03273"></a>03273 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a5ab1bb1171914e22a969d64c86537ee8">reserved_34_63</a>               : 30;
<a name="l03274"></a>03274     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a3b8862bc2020aad7dc5b161f46b80d68">ill_rd</a>                       : 1;  <span class="comment">/**&lt; A read to a disabled area of bar1 or bar2,</span>
<a name="l03275"></a>03275 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03276"></a>03276     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a258a71594666e4082c024a960fbadccd">ill_wr</a>                       : 1;  <span class="comment">/**&lt; A write to a disabled area of bar1 or bar2,</span>
<a name="l03277"></a>03277 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03278"></a>03278     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a60fa178f819c79bfdb3a2498eb6f1dbd">win_wr</a>                       : 1;  <span class="comment">/**&lt; A write to the disabled Window Write Data or</span>
<a name="l03279"></a>03279 <span class="comment">                                                         Read-Address Register took place. */</span>
<a name="l03280"></a>03280     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a7677b8dd6720ade0dd8f90740032ef35">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03281"></a>03281 <span class="comment">                                                         required to set the FORCE-INT bit for counter 1. */</span>
<a name="l03282"></a>03282     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a8b04f6bccd65228efc4dc9ccd4661f86">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03283"></a>03283 <span class="comment">                                                         required to set the FORCE-INT bit for counter 0. */</span>
<a name="l03284"></a>03284     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a369d1e8c8913c8ab49ed093b10bdd8bd">dtime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT1</span>
<a name="l03285"></a>03285 <span class="comment">                                                         register is not 0 the DMA_CNT1 timer counts.</span>
<a name="l03286"></a>03286 <span class="comment">                                                         When the DMA1_CNT timer has a value greater</span>
<a name="l03287"></a>03287 <span class="comment">                                                         than the PCI_DMA_TIME1 register this</span>
<a name="l03288"></a>03288 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03289"></a>03289 <span class="comment">                                                         written with a one. */</span>
<a name="l03290"></a>03290     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a0bcb87586cbc810f506319141d6b7f76">dtime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT0</span>
<a name="l03291"></a>03291 <span class="comment">                                                         register is not 0 the DMA_CNT0 timer counts.</span>
<a name="l03292"></a>03292 <span class="comment">                                                         When the DMA0_CNT timer has a value greater</span>
<a name="l03293"></a>03293 <span class="comment">                                                         than the PCI_DMA_TIME0 register this</span>
<a name="l03294"></a>03294 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03295"></a>03295 <span class="comment">                                                         written with a one. */</span>
<a name="l03296"></a>03296     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aca063e1bf1564813b5028cbcd571c3fd">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT1</span>
<a name="l03297"></a>03297 <span class="comment">                                                         value is greater than the value</span>
<a name="l03298"></a>03298 <span class="comment">                                                         in the PCI_DMA_INT_LEV1 register. */</span>
<a name="l03299"></a>03299     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aaa4e2eec083b1ce5222376a99602f09a">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT0</span>
<a name="l03300"></a>03300 <span class="comment">                                                         value is greater than the value</span>
<a name="l03301"></a>03301 <span class="comment">                                                         in the PCI_DMA_INT_LEV0 register. */</span>
<a name="l03302"></a>03302     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aa568ae8d6285f492cae86719b489f553">ptime3</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT3</span>
<a name="l03303"></a>03303 <span class="comment">                                                         register is not 0 the Sent-3 timer counts.</span>
<a name="l03304"></a>03304 <span class="comment">                                                         When the Sent-3 timer has a value greater</span>
<a name="l03305"></a>03305 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME3 register this</span>
<a name="l03306"></a>03306 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03307"></a>03307 <span class="comment">                                                         written with a one. */</span>
<a name="l03308"></a>03308     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a632aec4eb7caa0e86e189488eb348256">ptime2</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT2</span>
<a name="l03309"></a>03309 <span class="comment">                                                         register is not 0 the Sent-2 timer counts.</span>
<a name="l03310"></a>03310 <span class="comment">                                                         When the Sent-2 timer has a value greater</span>
<a name="l03311"></a>03311 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME2 register this</span>
<a name="l03312"></a>03312 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03313"></a>03313 <span class="comment">                                                         written with a one. */</span>
<a name="l03314"></a>03314     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a372135facffb7542689e1a4d888f1af5">ptime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT1</span>
<a name="l03315"></a>03315 <span class="comment">                                                         register is not 0 the Sent-1 timer counts.</span>
<a name="l03316"></a>03316 <span class="comment">                                                         When the Sent-1 timer has a value greater</span>
<a name="l03317"></a>03317 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME1 register this</span>
<a name="l03318"></a>03318 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03319"></a>03319 <span class="comment">                                                         written with a one. */</span>
<a name="l03320"></a>03320     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ad5eac9a4c2ca104488f84949d5163d23">ptime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT0</span>
<a name="l03321"></a>03321 <span class="comment">                                                         register is not 0 the Sent-0 timer counts.</span>
<a name="l03322"></a>03322 <span class="comment">                                                         When the Sent-0 timer has a value greater</span>
<a name="l03323"></a>03323 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME0 register this</span>
<a name="l03324"></a>03324 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03325"></a>03325 <span class="comment">                                                         written with a one. */</span>
<a name="l03326"></a>03326     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a00edba3403ddcbd5aae33bc07c76f938">pcnt3</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT3</span>
<a name="l03327"></a>03327 <span class="comment">                                                         value is greater than the value</span>
<a name="l03328"></a>03328 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV3 register. */</span>
<a name="l03329"></a>03329     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a35656eb6a69595717c0deb7be66a6b01">pcnt2</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT2</span>
<a name="l03330"></a>03330 <span class="comment">                                                         value is greater than the value</span>
<a name="l03331"></a>03331 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV2 register. */</span>
<a name="l03332"></a>03332     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a547580b329cc21a937efa6ec75010829">pcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT1</span>
<a name="l03333"></a>03333 <span class="comment">                                                         value is greater than the value</span>
<a name="l03334"></a>03334 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV1 register. */</span>
<a name="l03335"></a>03335     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a01b3a5adfed249e836692b66ca0f1293">pcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT0</span>
<a name="l03336"></a>03336 <span class="comment">                                                         value is greater than the value</span>
<a name="l03337"></a>03337 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV0 register. */</span>
<a name="l03338"></a>03338     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a32346968cf90d7f3823ffc923ae75643">rsl_int</a>                      : 1;  <span class="comment">/**&lt; This bit is set when the mio_pci_inta_dr wire</span>
<a name="l03339"></a>03339 <span class="comment">                                                         is asserted by the MIO. */</span>
<a name="l03340"></a>03340     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#adaf33c5f5acdfb48cc2c20c1e74152a1">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; A read  to the disabled PCI registers took place. */</span>
<a name="l03341"></a>03341     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a45bd8dbe528b472051e35c12b020c225">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; A write to the disabled PCI registers took place. */</span>
<a name="l03342"></a>03342     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#acd7f7b300c28a1b024287832854144f3">dperr</a>                        : 1;  <span class="comment">/**&lt; Data Parity Error detected by PCX Core */</span>
<a name="l03343"></a>03343     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a8d135016a306cb06b4c127cc4108183e">aperr</a>                        : 1;  <span class="comment">/**&lt; Address Parity Error detected by PCX Core */</span>
<a name="l03344"></a>03344     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae2ca8f8a05030fe458dee929538cf767">serr</a>                         : 1;  <span class="comment">/**&lt; SERR# detected by PCX Core */</span>
<a name="l03345"></a>03345     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a01a9ab76c4447b07806f3e2cd65234a3">tsr_abt</a>                      : 1;  <span class="comment">/**&lt; Target Split-Read Abort Detected</span>
<a name="l03346"></a>03346 <span class="comment">                                                         CN58XX (as completer), has encountered an error</span>
<a name="l03347"></a>03347 <span class="comment">                                                         which prevents the split transaction from</span>
<a name="l03348"></a>03348 <span class="comment">                                                         completing. In this event, the CN58XX (as completer),</span>
<a name="l03349"></a>03349 <span class="comment">                                                         sends a SCM (Split Completion Message) to the</span>
<a name="l03350"></a>03350 <span class="comment">                                                         initiator. See: PCIX Spec v1.0a Fig 2-40.</span>
<a name="l03351"></a>03351 <span class="comment">                                                            [31:28]: Message Class = 2(completer error)</span>
<a name="l03352"></a>03352 <span class="comment">                                                            [27:20]: Message Index = 0x80</span>
<a name="l03353"></a>03353 <span class="comment">                                                            [18:12]: Remaining Lower Address</span>
<a name="l03354"></a>03354 <span class="comment">                                                            [11:0]: Remaining Byte Count */</span>
<a name="l03355"></a>03355     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a74c16f5a4a03a7cbdb453b6a3f213ac8">msc_msg</a>                      : 1;  <span class="comment">/**&lt; Master Split Completion Message (SCM) Detected</span>
<a name="l03356"></a>03356 <span class="comment">                                                         for either a Split-Read/Write error case.</span>
<a name="l03357"></a>03357 <span class="comment">                                                         Set if:</span>
<a name="l03358"></a>03358 <span class="comment">                                                            a) A Split-Write SCM is detected with SCE=1.</span>
<a name="l03359"></a>03359 <span class="comment">                                                            b) A Split-Read SCM is detected (regardless</span>
<a name="l03360"></a>03360 <span class="comment">                                                               of SCE status).</span>
<a name="l03361"></a>03361 <span class="comment">                                                         The Split completion message(SCM)</span>
<a name="l03362"></a>03362 <span class="comment">                                                         is also latched into the PCI_SCM_REG[SCM] to</span>
<a name="l03363"></a>03363 <span class="comment">                                                         assist SW with error recovery. */</span>
<a name="l03364"></a>03364     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aeb7699d70d3f479b17f000a1d3722add">msi_mabt</a>                     : 1;  <span class="comment">/**&lt; PCI Master Abort on Master MSI */</span>
<a name="l03365"></a>03365     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae1ab55f78a8be04a54107ec53098eeac">msi_tabt</a>                     : 1;  <span class="comment">/**&lt; PCI Target-Abort on Master MSI */</span>
<a name="l03366"></a>03366     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a3c5f3679b4965d331d6ca35131b8a97e">msi_per</a>                      : 1;  <span class="comment">/**&lt; PCI Parity Error on Master MSI */</span>
<a name="l03367"></a>03367     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae508673746a37ff949fb66df9195c785">mr_tto</a>                       : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout On Master-Read */</span>
<a name="l03368"></a>03368     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a27d5e06b4625bb090bdba9cbfe48aa30">mr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Master Abort On Master-Read */</span>
<a name="l03369"></a>03369     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a7127ded82cf419a74466738d65bc6d16">tr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Target Abort On Master-Read */</span>
<a name="l03370"></a>03370     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a20ebeb4fceaf22ae6b406249ca2238ab">mr_wtto</a>                      : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout on Master-write */</span>
<a name="l03371"></a>03371     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a235a8615e3ac2b813981268db29f1560">mr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Master Abort detected on Master-write */</span>
<a name="l03372"></a>03372     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a631680773f4f74d78258704b426334e1">tr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Target Abort detected on Master-write */</span>
<a name="l03373"></a>03373 <span class="preprocessor">#else</span>
<a name="l03374"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a631680773f4f74d78258704b426334e1">03374</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a631680773f4f74d78258704b426334e1">tr_wabt</a>                      : 1;
<a name="l03375"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a235a8615e3ac2b813981268db29f1560">03375</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a235a8615e3ac2b813981268db29f1560">mr_wabt</a>                      : 1;
<a name="l03376"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a20ebeb4fceaf22ae6b406249ca2238ab">03376</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a20ebeb4fceaf22ae6b406249ca2238ab">mr_wtto</a>                      : 1;
<a name="l03377"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a7127ded82cf419a74466738d65bc6d16">03377</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a7127ded82cf419a74466738d65bc6d16">tr_abt</a>                       : 1;
<a name="l03378"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a27d5e06b4625bb090bdba9cbfe48aa30">03378</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a27d5e06b4625bb090bdba9cbfe48aa30">mr_abt</a>                       : 1;
<a name="l03379"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae508673746a37ff949fb66df9195c785">03379</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae508673746a37ff949fb66df9195c785">mr_tto</a>                       : 1;
<a name="l03380"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a3c5f3679b4965d331d6ca35131b8a97e">03380</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a3c5f3679b4965d331d6ca35131b8a97e">msi_per</a>                      : 1;
<a name="l03381"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae1ab55f78a8be04a54107ec53098eeac">03381</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae1ab55f78a8be04a54107ec53098eeac">msi_tabt</a>                     : 1;
<a name="l03382"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aeb7699d70d3f479b17f000a1d3722add">03382</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aeb7699d70d3f479b17f000a1d3722add">msi_mabt</a>                     : 1;
<a name="l03383"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a74c16f5a4a03a7cbdb453b6a3f213ac8">03383</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a74c16f5a4a03a7cbdb453b6a3f213ac8">msc_msg</a>                      : 1;
<a name="l03384"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a01a9ab76c4447b07806f3e2cd65234a3">03384</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a01a9ab76c4447b07806f3e2cd65234a3">tsr_abt</a>                      : 1;
<a name="l03385"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae2ca8f8a05030fe458dee929538cf767">03385</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ae2ca8f8a05030fe458dee929538cf767">serr</a>                         : 1;
<a name="l03386"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a8d135016a306cb06b4c127cc4108183e">03386</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a8d135016a306cb06b4c127cc4108183e">aperr</a>                        : 1;
<a name="l03387"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#acd7f7b300c28a1b024287832854144f3">03387</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#acd7f7b300c28a1b024287832854144f3">dperr</a>                        : 1;
<a name="l03388"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a45bd8dbe528b472051e35c12b020c225">03388</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a45bd8dbe528b472051e35c12b020c225">ill_rwr</a>                      : 1;
<a name="l03389"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#adaf33c5f5acdfb48cc2c20c1e74152a1">03389</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#adaf33c5f5acdfb48cc2c20c1e74152a1">ill_rrd</a>                      : 1;
<a name="l03390"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a32346968cf90d7f3823ffc923ae75643">03390</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a32346968cf90d7f3823ffc923ae75643">rsl_int</a>                      : 1;
<a name="l03391"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a01b3a5adfed249e836692b66ca0f1293">03391</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a01b3a5adfed249e836692b66ca0f1293">pcnt0</a>                        : 1;
<a name="l03392"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a547580b329cc21a937efa6ec75010829">03392</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a547580b329cc21a937efa6ec75010829">pcnt1</a>                        : 1;
<a name="l03393"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a35656eb6a69595717c0deb7be66a6b01">03393</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a35656eb6a69595717c0deb7be66a6b01">pcnt2</a>                        : 1;
<a name="l03394"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a00edba3403ddcbd5aae33bc07c76f938">03394</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a00edba3403ddcbd5aae33bc07c76f938">pcnt3</a>                        : 1;
<a name="l03395"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ad5eac9a4c2ca104488f84949d5163d23">03395</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#ad5eac9a4c2ca104488f84949d5163d23">ptime0</a>                       : 1;
<a name="l03396"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a372135facffb7542689e1a4d888f1af5">03396</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a372135facffb7542689e1a4d888f1af5">ptime1</a>                       : 1;
<a name="l03397"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a632aec4eb7caa0e86e189488eb348256">03397</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a632aec4eb7caa0e86e189488eb348256">ptime2</a>                       : 1;
<a name="l03398"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aa568ae8d6285f492cae86719b489f553">03398</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aa568ae8d6285f492cae86719b489f553">ptime3</a>                       : 1;
<a name="l03399"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aaa4e2eec083b1ce5222376a99602f09a">03399</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aaa4e2eec083b1ce5222376a99602f09a">dcnt0</a>                        : 1;
<a name="l03400"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aca063e1bf1564813b5028cbcd571c3fd">03400</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#aca063e1bf1564813b5028cbcd571c3fd">dcnt1</a>                        : 1;
<a name="l03401"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a0bcb87586cbc810f506319141d6b7f76">03401</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a0bcb87586cbc810f506319141d6b7f76">dtime0</a>                       : 1;
<a name="l03402"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a369d1e8c8913c8ab49ed093b10bdd8bd">03402</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a369d1e8c8913c8ab49ed093b10bdd8bd">dtime1</a>                       : 1;
<a name="l03403"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a8b04f6bccd65228efc4dc9ccd4661f86">03403</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a8b04f6bccd65228efc4dc9ccd4661f86">dma0_fi</a>                      : 1;
<a name="l03404"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a7677b8dd6720ade0dd8f90740032ef35">03404</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a7677b8dd6720ade0dd8f90740032ef35">dma1_fi</a>                      : 1;
<a name="l03405"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a60fa178f819c79bfdb3a2498eb6f1dbd">03405</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a60fa178f819c79bfdb3a2498eb6f1dbd">win_wr</a>                       : 1;
<a name="l03406"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a258a71594666e4082c024a960fbadccd">03406</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a258a71594666e4082c024a960fbadccd">ill_wr</a>                       : 1;
<a name="l03407"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a3b8862bc2020aad7dc5b161f46b80d68">03407</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a3b8862bc2020aad7dc5b161f46b80d68">ill_rd</a>                       : 1;
<a name="l03408"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a5ab1bb1171914e22a969d64c86537ee8">03408</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html#a5ab1bb1171914e22a969d64c86537ee8">reserved_34_63</a>               : 30;
<a name="l03409"></a>03409 <span class="preprocessor">#endif</span>
<a name="l03410"></a>03410 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__sum.html#a2efc799f178af35a7659e7b5ade7bce7">s</a>;
<a name="l03411"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html">03411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html">cvmx_pci_int_sum_cn30xx</a> {
<a name="l03412"></a>03412 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03413"></a>03413 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a53eaf0c95ff5fcaf927bf70e26e2cff7">reserved_34_63</a>               : 30;
<a name="l03414"></a>03414     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acdf26f62ad70fc4f14ce8f0ec59eae02">ill_rd</a>                       : 1;  <span class="comment">/**&lt; A read to a disabled area of bar1 or bar2,</span>
<a name="l03415"></a>03415 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03416"></a>03416     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a9e28aa400a823042bc7b8a43cd1b382d">ill_wr</a>                       : 1;  <span class="comment">/**&lt; A write to a disabled area of bar1 or bar2,</span>
<a name="l03417"></a>03417 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03418"></a>03418     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a01eef8f12f1ffd2a02cbafb50a6d4a01">win_wr</a>                       : 1;  <span class="comment">/**&lt; A write to the disabled Window Write Data or</span>
<a name="l03419"></a>03419 <span class="comment">                                                         Read-Address Register took place. */</span>
<a name="l03420"></a>03420     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2983ab6ab4348ac7499f044ee79429c0">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03421"></a>03421 <span class="comment">                                                         required to set the FORCE-INT bit for counter 1. */</span>
<a name="l03422"></a>03422     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a00d53f2aebae8e4a9f52d143df58585e">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03423"></a>03423 <span class="comment">                                                         required to set the FORCE-INT bit for counter 0. */</span>
<a name="l03424"></a>03424     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a60a9aeb7d4b909bb93e367a20cf89c36">dtime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT1</span>
<a name="l03425"></a>03425 <span class="comment">                                                         register is not 0 the DMA_CNT1 timer counts.</span>
<a name="l03426"></a>03426 <span class="comment">                                                         When the DMA1_CNT timer has a value greater</span>
<a name="l03427"></a>03427 <span class="comment">                                                         than the PCI_DMA_TIME1 register this</span>
<a name="l03428"></a>03428 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03429"></a>03429 <span class="comment">                                                         written with a one. */</span>
<a name="l03430"></a>03430     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a802ce2f713785bfa283f569b37184b88">dtime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT0</span>
<a name="l03431"></a>03431 <span class="comment">                                                         register is not 0 the DMA_CNT0 timer counts.</span>
<a name="l03432"></a>03432 <span class="comment">                                                         When the DMA0_CNT timer has a value greater</span>
<a name="l03433"></a>03433 <span class="comment">                                                         than the PCI_DMA_TIME0 register this</span>
<a name="l03434"></a>03434 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03435"></a>03435 <span class="comment">                                                         written with a one. */</span>
<a name="l03436"></a>03436     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acec91c9054c0566e175c4c8e5e718f42">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT1</span>
<a name="l03437"></a>03437 <span class="comment">                                                         value is greater than the value</span>
<a name="l03438"></a>03438 <span class="comment">                                                         in the PCI_DMA_INT_LEV1 register. */</span>
<a name="l03439"></a>03439     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a5f43f122ad7379e69d578c4d5c85a433">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT0</span>
<a name="l03440"></a>03440 <span class="comment">                                                         value is greater than the value</span>
<a name="l03441"></a>03441 <span class="comment">                                                         in the PCI_DMA_INT_LEV0 register. */</span>
<a name="l03442"></a>03442     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ab2b551ff587098be37e86a9dadf28961">reserved_22_24</a>               : 3;
<a name="l03443"></a>03443     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ad0633bbde570bd3669e7d5bf9abc09c8">ptime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT0</span>
<a name="l03444"></a>03444 <span class="comment">                                                         register is not 0 the Sent-0 timer counts.</span>
<a name="l03445"></a>03445 <span class="comment">                                                         When the Sent-0 timer has a value greater</span>
<a name="l03446"></a>03446 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME0 register this</span>
<a name="l03447"></a>03447 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03448"></a>03448 <span class="comment">                                                         written with a one. */</span>
<a name="l03449"></a>03449     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acc94e2992f8b00d5820fb887b2f123d5">reserved_18_20</a>               : 3;
<a name="l03450"></a>03450     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a6e9e3d24d53d321662cc6c86cd03f1ff">pcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT0</span>
<a name="l03451"></a>03451 <span class="comment">                                                         value is greater than the value</span>
<a name="l03452"></a>03452 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV0 register. */</span>
<a name="l03453"></a>03453     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af7cb97ccaeb01f147603c6f156adeb99">rsl_int</a>                      : 1;  <span class="comment">/**&lt; This bit is set when the mio_pci_inta_dr wire</span>
<a name="l03454"></a>03454 <span class="comment">                                                         is asserted by the MIO */</span>
<a name="l03455"></a>03455     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a294243b635e0289280066fbb0334628b">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; A read  to the disabled PCI registers took place. */</span>
<a name="l03456"></a>03456     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2293639f0e9fe36b07b8c3a8015da282">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; A write to the disabled PCI registers took place. */</span>
<a name="l03457"></a>03457     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ae6889b5f536876a15037abc4698ade58">dperr</a>                        : 1;  <span class="comment">/**&lt; Data Parity Error detected by PCX Core */</span>
<a name="l03458"></a>03458     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a83f6e15bf9c154ccd6e29136104d869c">aperr</a>                        : 1;  <span class="comment">/**&lt; Address Parity Error detected by PCX Core */</span>
<a name="l03459"></a>03459     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ad31f5496a6a85bc7f259eb7eb7ef9f3e">serr</a>                         : 1;  <span class="comment">/**&lt; SERR# detected by PCX Core */</span>
<a name="l03460"></a>03460     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a8012f53e9a78965b2f62ff059908f905">tsr_abt</a>                      : 1;  <span class="comment">/**&lt; Target Split-Read Abort Detected</span>
<a name="l03461"></a>03461 <span class="comment">                                                         N3K (as completer), has encountered an error</span>
<a name="l03462"></a>03462 <span class="comment">                                                         which prevents the split transaction from</span>
<a name="l03463"></a>03463 <span class="comment">                                                         completing. In this event, the N3K (as completer),</span>
<a name="l03464"></a>03464 <span class="comment">                                                         sends a SCM (Split Completion Message) to the</span>
<a name="l03465"></a>03465 <span class="comment">                                                         initiator. See: PCIX Spec v1.0a Fig 2-40.</span>
<a name="l03466"></a>03466 <span class="comment">                                                            [31:28]: Message Class = 2(completer error)</span>
<a name="l03467"></a>03467 <span class="comment">                                                            [27:20]: Message Index = 0x80</span>
<a name="l03468"></a>03468 <span class="comment">                                                            [18:12]: Remaining Lower Address</span>
<a name="l03469"></a>03469 <span class="comment">                                                            [11:0]: Remaining Byte Count */</span>
<a name="l03470"></a>03470     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2365244f6888ff3d47ea3bd8f89edf22">msc_msg</a>                      : 1;  <span class="comment">/**&lt; Master Split Completion Message (SCM) Detected</span>
<a name="l03471"></a>03471 <span class="comment">                                                         for either a Split-Read/Write error case.</span>
<a name="l03472"></a>03472 <span class="comment">                                                         Set if:</span>
<a name="l03473"></a>03473 <span class="comment">                                                            a) A Split-Write SCM is detected with SCE=1.</span>
<a name="l03474"></a>03474 <span class="comment">                                                            b) A Split-Read SCM is detected (regardless</span>
<a name="l03475"></a>03475 <span class="comment">                                                               of SCE status).</span>
<a name="l03476"></a>03476 <span class="comment">                                                         The Split completion message(SCM)</span>
<a name="l03477"></a>03477 <span class="comment">                                                         is also latched into the PCI_SCM_REG[SCM] to</span>
<a name="l03478"></a>03478 <span class="comment">                                                         assist SW with error recovery. */</span>
<a name="l03479"></a>03479     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a7402e8c99d1506a609af33d787a9ee68">msi_mabt</a>                     : 1;  <span class="comment">/**&lt; PCI Master Abort on Master MSI */</span>
<a name="l03480"></a>03480     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a972c02c607574769d6c5f831f3d802c0">msi_tabt</a>                     : 1;  <span class="comment">/**&lt; PCI Target-Abort on Master MSI */</span>
<a name="l03481"></a>03481     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2130f7fd8553cd4d731760f8c5009900">msi_per</a>                      : 1;  <span class="comment">/**&lt; PCI Parity Error on Master MSI */</span>
<a name="l03482"></a>03482     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2fbbdc5bdd718fdeff588d28083e54b7">mr_tto</a>                       : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout On Master-Read */</span>
<a name="l03483"></a>03483     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a31568b0525b71ea892131d79409dbd14">mr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Master Abort On Master-Read */</span>
<a name="l03484"></a>03484     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#aa22d4949c268ffec0658c638b9e4ba04">tr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Target Abort On Master-Read */</span>
<a name="l03485"></a>03485     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a3d670fa1df4e30312aaafe00253aa14b">mr_wtto</a>                      : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout on Master-write */</span>
<a name="l03486"></a>03486     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af4fbbc415aa527f3738131fde62e7575">mr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Master Abort detected on Master-write */</span>
<a name="l03487"></a>03487     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af3f02a9f0b7f641f20b10f1a8c4e100e">tr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Target Abort detected on Master-write */</span>
<a name="l03488"></a>03488 <span class="preprocessor">#else</span>
<a name="l03489"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af3f02a9f0b7f641f20b10f1a8c4e100e">03489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af3f02a9f0b7f641f20b10f1a8c4e100e">tr_wabt</a>                      : 1;
<a name="l03490"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af4fbbc415aa527f3738131fde62e7575">03490</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af4fbbc415aa527f3738131fde62e7575">mr_wabt</a>                      : 1;
<a name="l03491"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a3d670fa1df4e30312aaafe00253aa14b">03491</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a3d670fa1df4e30312aaafe00253aa14b">mr_wtto</a>                      : 1;
<a name="l03492"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#aa22d4949c268ffec0658c638b9e4ba04">03492</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#aa22d4949c268ffec0658c638b9e4ba04">tr_abt</a>                       : 1;
<a name="l03493"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a31568b0525b71ea892131d79409dbd14">03493</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a31568b0525b71ea892131d79409dbd14">mr_abt</a>                       : 1;
<a name="l03494"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2fbbdc5bdd718fdeff588d28083e54b7">03494</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2fbbdc5bdd718fdeff588d28083e54b7">mr_tto</a>                       : 1;
<a name="l03495"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2130f7fd8553cd4d731760f8c5009900">03495</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2130f7fd8553cd4d731760f8c5009900">msi_per</a>                      : 1;
<a name="l03496"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a972c02c607574769d6c5f831f3d802c0">03496</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a972c02c607574769d6c5f831f3d802c0">msi_tabt</a>                     : 1;
<a name="l03497"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a7402e8c99d1506a609af33d787a9ee68">03497</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a7402e8c99d1506a609af33d787a9ee68">msi_mabt</a>                     : 1;
<a name="l03498"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2365244f6888ff3d47ea3bd8f89edf22">03498</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2365244f6888ff3d47ea3bd8f89edf22">msc_msg</a>                      : 1;
<a name="l03499"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a8012f53e9a78965b2f62ff059908f905">03499</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a8012f53e9a78965b2f62ff059908f905">tsr_abt</a>                      : 1;
<a name="l03500"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ad31f5496a6a85bc7f259eb7eb7ef9f3e">03500</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ad31f5496a6a85bc7f259eb7eb7ef9f3e">serr</a>                         : 1;
<a name="l03501"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a83f6e15bf9c154ccd6e29136104d869c">03501</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a83f6e15bf9c154ccd6e29136104d869c">aperr</a>                        : 1;
<a name="l03502"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ae6889b5f536876a15037abc4698ade58">03502</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ae6889b5f536876a15037abc4698ade58">dperr</a>                        : 1;
<a name="l03503"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2293639f0e9fe36b07b8c3a8015da282">03503</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2293639f0e9fe36b07b8c3a8015da282">ill_rwr</a>                      : 1;
<a name="l03504"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a294243b635e0289280066fbb0334628b">03504</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a294243b635e0289280066fbb0334628b">ill_rrd</a>                      : 1;
<a name="l03505"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af7cb97ccaeb01f147603c6f156adeb99">03505</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#af7cb97ccaeb01f147603c6f156adeb99">rsl_int</a>                      : 1;
<a name="l03506"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a6e9e3d24d53d321662cc6c86cd03f1ff">03506</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a6e9e3d24d53d321662cc6c86cd03f1ff">pcnt0</a>                        : 1;
<a name="l03507"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acc94e2992f8b00d5820fb887b2f123d5">03507</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acc94e2992f8b00d5820fb887b2f123d5">reserved_18_20</a>               : 3;
<a name="l03508"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ad0633bbde570bd3669e7d5bf9abc09c8">03508</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ad0633bbde570bd3669e7d5bf9abc09c8">ptime0</a>                       : 1;
<a name="l03509"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ab2b551ff587098be37e86a9dadf28961">03509</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#ab2b551ff587098be37e86a9dadf28961">reserved_22_24</a>               : 3;
<a name="l03510"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a5f43f122ad7379e69d578c4d5c85a433">03510</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a5f43f122ad7379e69d578c4d5c85a433">dcnt0</a>                        : 1;
<a name="l03511"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acec91c9054c0566e175c4c8e5e718f42">03511</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acec91c9054c0566e175c4c8e5e718f42">dcnt1</a>                        : 1;
<a name="l03512"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a802ce2f713785bfa283f569b37184b88">03512</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a802ce2f713785bfa283f569b37184b88">dtime0</a>                       : 1;
<a name="l03513"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a60a9aeb7d4b909bb93e367a20cf89c36">03513</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a60a9aeb7d4b909bb93e367a20cf89c36">dtime1</a>                       : 1;
<a name="l03514"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a00d53f2aebae8e4a9f52d143df58585e">03514</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a00d53f2aebae8e4a9f52d143df58585e">dma0_fi</a>                      : 1;
<a name="l03515"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2983ab6ab4348ac7499f044ee79429c0">03515</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a2983ab6ab4348ac7499f044ee79429c0">dma1_fi</a>                      : 1;
<a name="l03516"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a01eef8f12f1ffd2a02cbafb50a6d4a01">03516</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a01eef8f12f1ffd2a02cbafb50a6d4a01">win_wr</a>                       : 1;
<a name="l03517"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a9e28aa400a823042bc7b8a43cd1b382d">03517</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a9e28aa400a823042bc7b8a43cd1b382d">ill_wr</a>                       : 1;
<a name="l03518"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acdf26f62ad70fc4f14ce8f0ec59eae02">03518</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#acdf26f62ad70fc4f14ce8f0ec59eae02">ill_rd</a>                       : 1;
<a name="l03519"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a53eaf0c95ff5fcaf927bf70e26e2cff7">03519</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn30xx.html#a53eaf0c95ff5fcaf927bf70e26e2cff7">reserved_34_63</a>               : 30;
<a name="l03520"></a>03520 <span class="preprocessor">#endif</span>
<a name="l03521"></a>03521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__sum.html#a9d40045c640af030b0e78bc28325b8c4">cn30xx</a>;
<a name="l03522"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html">03522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html">cvmx_pci_int_sum_cn31xx</a> {
<a name="l03523"></a>03523 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03524"></a>03524 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a081601caba750f9a3b25c8ba2d48afb8">reserved_34_63</a>               : 30;
<a name="l03525"></a>03525     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a73e228d79940afca97d49a1339e7a0e0">ill_rd</a>                       : 1;  <span class="comment">/**&lt; A read to a disabled area of bar1 or bar2,</span>
<a name="l03526"></a>03526 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03527"></a>03527     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a71e0ebacb1fa27cf00ced18d0c48ecb8">ill_wr</a>                       : 1;  <span class="comment">/**&lt; A write to a disabled area of bar1 or bar2,</span>
<a name="l03528"></a>03528 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03529"></a>03529     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a0fd578b4fbdf94b9c1e5b5199bc314d4">win_wr</a>                       : 1;  <span class="comment">/**&lt; A write to the disabled Window Write Data or</span>
<a name="l03530"></a>03530 <span class="comment">                                                         Read-Address Register took place. */</span>
<a name="l03531"></a>03531     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a190ca65e9cb0ff5e7dc26379468fc31c">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03532"></a>03532 <span class="comment">                                                         required to set the FORCE-INT bit for counter 1. */</span>
<a name="l03533"></a>03533     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aaee036d62d28559db95eb0126a598dbb">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03534"></a>03534 <span class="comment">                                                         required to set the FORCE-INT bit for counter 0. */</span>
<a name="l03535"></a>03535     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a92ee222fb2b8100ff2ca29812f4f2627">dtime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT1</span>
<a name="l03536"></a>03536 <span class="comment">                                                         register is not 0 the DMA_CNT1 timer counts.</span>
<a name="l03537"></a>03537 <span class="comment">                                                         When the DMA1_CNT timer has a value greater</span>
<a name="l03538"></a>03538 <span class="comment">                                                         than the PCI_DMA_TIME1 register this</span>
<a name="l03539"></a>03539 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03540"></a>03540 <span class="comment">                                                         written with a one. */</span>
<a name="l03541"></a>03541     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ab51210137a037b29fc7c7b5dee670167">dtime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT0</span>
<a name="l03542"></a>03542 <span class="comment">                                                         register is not 0 the DMA_CNT0 timer counts.</span>
<a name="l03543"></a>03543 <span class="comment">                                                         When the DMA0_CNT timer has a value greater</span>
<a name="l03544"></a>03544 <span class="comment">                                                         than the PCI_DMA_TIME0 register this</span>
<a name="l03545"></a>03545 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03546"></a>03546 <span class="comment">                                                         written with a one. */</span>
<a name="l03547"></a>03547     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a4af4f696658fe44a38ef392a8253b64f">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT1</span>
<a name="l03548"></a>03548 <span class="comment">                                                         value is greater than the value</span>
<a name="l03549"></a>03549 <span class="comment">                                                         in the PCI_DMA_INT_LEV1 register. */</span>
<a name="l03550"></a>03550     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a42265ab33250f8776fbece2f6f05c8bf">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT0</span>
<a name="l03551"></a>03551 <span class="comment">                                                         value is greater than the value</span>
<a name="l03552"></a>03552 <span class="comment">                                                         in the PCI_DMA_INT_LEV0 register. */</span>
<a name="l03553"></a>03553     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a7308a36b50718dbd3f82328bace4e6ab">reserved_23_24</a>               : 2;
<a name="l03554"></a>03554     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a54d03e0af14cbd9e5d0fdaf30f23f606">ptime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT1</span>
<a name="l03555"></a>03555 <span class="comment">                                                         register is not 0 the Sent-1 timer counts.</span>
<a name="l03556"></a>03556 <span class="comment">                                                         When the Sent-1 timer has a value greater</span>
<a name="l03557"></a>03557 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME1 register this</span>
<a name="l03558"></a>03558 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03559"></a>03559 <span class="comment">                                                         written with a one. */</span>
<a name="l03560"></a>03560     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a786d6dac10dccf926701be94bc5be592">ptime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT0</span>
<a name="l03561"></a>03561 <span class="comment">                                                         register is not 0 the Sent-0 timer counts.</span>
<a name="l03562"></a>03562 <span class="comment">                                                         When the Sent-0 timer has a value greater</span>
<a name="l03563"></a>03563 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME0 register this</span>
<a name="l03564"></a>03564 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03565"></a>03565 <span class="comment">                                                         written with a one. */</span>
<a name="l03566"></a>03566     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a1cd6f66368604d4e9e478b2f14503f7f">reserved_19_20</a>               : 2;
<a name="l03567"></a>03567     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aabc60b456c4f56c5f8def647e79ee85f">pcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT1</span>
<a name="l03568"></a>03568 <span class="comment">                                                         value is greater than the value</span>
<a name="l03569"></a>03569 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV1 register. */</span>
<a name="l03570"></a>03570     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aedfb78321b42490a6470a90d672e5dd1">pcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT0</span>
<a name="l03571"></a>03571 <span class="comment">                                                         value is greater than the value</span>
<a name="l03572"></a>03572 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV0 register. */</span>
<a name="l03573"></a>03573     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a4c0e539559c9d029084d7efa348198ec">rsl_int</a>                      : 1;  <span class="comment">/**&lt; This bit is set when the mio_pci_inta_dr wire</span>
<a name="l03574"></a>03574 <span class="comment">                                                         is asserted by the MIO */</span>
<a name="l03575"></a>03575     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a8e13a81cb4acf0008b10d7271bf96c89">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; A read  to the disabled PCI registers took place. */</span>
<a name="l03576"></a>03576     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a74314eb52f8202968a36704223b12bc4">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; A write to the disabled PCI registers took place. */</span>
<a name="l03577"></a>03577     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a62d579f500ab455df8d84d53f52b6465">dperr</a>                        : 1;  <span class="comment">/**&lt; Data Parity Error detected by PCX Core */</span>
<a name="l03578"></a>03578     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a08831ec8aa1e7a4594cb320ca3c90651">aperr</a>                        : 1;  <span class="comment">/**&lt; Address Parity Error detected by PCX Core */</span>
<a name="l03579"></a>03579     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a253a901ee8d3c953f3e29ff1ad9912d6">serr</a>                         : 1;  <span class="comment">/**&lt; SERR# detected by PCX Core */</span>
<a name="l03580"></a>03580     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a98f878e0937250b0b9b875052ea42cff">tsr_abt</a>                      : 1;  <span class="comment">/**&lt; Target Split-Read Abort Detected</span>
<a name="l03581"></a>03581 <span class="comment">                                                         N3K (as completer), has encountered an error</span>
<a name="l03582"></a>03582 <span class="comment">                                                         which prevents the split transaction from</span>
<a name="l03583"></a>03583 <span class="comment">                                                         completing. In this event, the N3K (as completer),</span>
<a name="l03584"></a>03584 <span class="comment">                                                         sends a SCM (Split Completion Message) to the</span>
<a name="l03585"></a>03585 <span class="comment">                                                         initiator. See: PCIX Spec v1.0a Fig 2-40.</span>
<a name="l03586"></a>03586 <span class="comment">                                                            [31:28]: Message Class = 2(completer error)</span>
<a name="l03587"></a>03587 <span class="comment">                                                            [27:20]: Message Index = 0x80</span>
<a name="l03588"></a>03588 <span class="comment">                                                            [18:12]: Remaining Lower Address</span>
<a name="l03589"></a>03589 <span class="comment">                                                            [11:0]: Remaining Byte Count */</span>
<a name="l03590"></a>03590     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a275d85d193ca75b6c4257070f3a2333d">msc_msg</a>                      : 1;  <span class="comment">/**&lt; Master Split Completion Message (SCM) Detected</span>
<a name="l03591"></a>03591 <span class="comment">                                                         for either a Split-Read/Write error case.</span>
<a name="l03592"></a>03592 <span class="comment">                                                         Set if:</span>
<a name="l03593"></a>03593 <span class="comment">                                                            a) A Split-Write SCM is detected with SCE=1.</span>
<a name="l03594"></a>03594 <span class="comment">                                                            b) A Split-Read SCM is detected (regardless</span>
<a name="l03595"></a>03595 <span class="comment">                                                               of SCE status).</span>
<a name="l03596"></a>03596 <span class="comment">                                                         The Split completion message(SCM)</span>
<a name="l03597"></a>03597 <span class="comment">                                                         is also latched into the PCI_SCM_REG[SCM] to</span>
<a name="l03598"></a>03598 <span class="comment">                                                         assist SW with error recovery. */</span>
<a name="l03599"></a>03599     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ad1a81506b0ee7309f0c4db35fbaafc42">msi_mabt</a>                     : 1;  <span class="comment">/**&lt; PCI Master Abort on Master MSI */</span>
<a name="l03600"></a>03600     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ae110ba43d2b233aeb8acf0ea775585f8">msi_tabt</a>                     : 1;  <span class="comment">/**&lt; PCI Target-Abort on Master MSI */</span>
<a name="l03601"></a>03601     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af68a0ba004ed677011b01bd61ca1e1e0">msi_per</a>                      : 1;  <span class="comment">/**&lt; PCI Parity Error on Master MSI */</span>
<a name="l03602"></a>03602     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af2282730c62f6d4c59d5c880be04bf83">mr_tto</a>                       : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout On Master-Read */</span>
<a name="l03603"></a>03603     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ac49447ec2fe93985ecf2341447bcc22b">mr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Master Abort On Master-Read */</span>
<a name="l03604"></a>03604     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af2fe2ba4ccc6440a8152c65af6b8a87b">tr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Target Abort On Master-Read */</span>
<a name="l03605"></a>03605     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a27e083d29dcf7ff25ce87c5822f8c254">mr_wtto</a>                      : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout on Master-write */</span>
<a name="l03606"></a>03606     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ae43baf36a82a11f133ef9766ee4f065d">mr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Master Abort detected on Master-write */</span>
<a name="l03607"></a>03607     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a0e29b4fdc516387f69b8a0134141dd0a">tr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Target Abort detected on Master-write */</span>
<a name="l03608"></a>03608 <span class="preprocessor">#else</span>
<a name="l03609"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a0e29b4fdc516387f69b8a0134141dd0a">03609</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a0e29b4fdc516387f69b8a0134141dd0a">tr_wabt</a>                      : 1;
<a name="l03610"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ae43baf36a82a11f133ef9766ee4f065d">03610</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ae43baf36a82a11f133ef9766ee4f065d">mr_wabt</a>                      : 1;
<a name="l03611"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a27e083d29dcf7ff25ce87c5822f8c254">03611</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a27e083d29dcf7ff25ce87c5822f8c254">mr_wtto</a>                      : 1;
<a name="l03612"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af2fe2ba4ccc6440a8152c65af6b8a87b">03612</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af2fe2ba4ccc6440a8152c65af6b8a87b">tr_abt</a>                       : 1;
<a name="l03613"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ac49447ec2fe93985ecf2341447bcc22b">03613</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ac49447ec2fe93985ecf2341447bcc22b">mr_abt</a>                       : 1;
<a name="l03614"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af2282730c62f6d4c59d5c880be04bf83">03614</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af2282730c62f6d4c59d5c880be04bf83">mr_tto</a>                       : 1;
<a name="l03615"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af68a0ba004ed677011b01bd61ca1e1e0">03615</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#af68a0ba004ed677011b01bd61ca1e1e0">msi_per</a>                      : 1;
<a name="l03616"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ae110ba43d2b233aeb8acf0ea775585f8">03616</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ae110ba43d2b233aeb8acf0ea775585f8">msi_tabt</a>                     : 1;
<a name="l03617"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ad1a81506b0ee7309f0c4db35fbaafc42">03617</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ad1a81506b0ee7309f0c4db35fbaafc42">msi_mabt</a>                     : 1;
<a name="l03618"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a275d85d193ca75b6c4257070f3a2333d">03618</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a275d85d193ca75b6c4257070f3a2333d">msc_msg</a>                      : 1;
<a name="l03619"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a98f878e0937250b0b9b875052ea42cff">03619</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a98f878e0937250b0b9b875052ea42cff">tsr_abt</a>                      : 1;
<a name="l03620"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a253a901ee8d3c953f3e29ff1ad9912d6">03620</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a253a901ee8d3c953f3e29ff1ad9912d6">serr</a>                         : 1;
<a name="l03621"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a08831ec8aa1e7a4594cb320ca3c90651">03621</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a08831ec8aa1e7a4594cb320ca3c90651">aperr</a>                        : 1;
<a name="l03622"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a62d579f500ab455df8d84d53f52b6465">03622</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a62d579f500ab455df8d84d53f52b6465">dperr</a>                        : 1;
<a name="l03623"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a74314eb52f8202968a36704223b12bc4">03623</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a74314eb52f8202968a36704223b12bc4">ill_rwr</a>                      : 1;
<a name="l03624"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a8e13a81cb4acf0008b10d7271bf96c89">03624</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a8e13a81cb4acf0008b10d7271bf96c89">ill_rrd</a>                      : 1;
<a name="l03625"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a4c0e539559c9d029084d7efa348198ec">03625</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a4c0e539559c9d029084d7efa348198ec">rsl_int</a>                      : 1;
<a name="l03626"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aedfb78321b42490a6470a90d672e5dd1">03626</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aedfb78321b42490a6470a90d672e5dd1">pcnt0</a>                        : 1;
<a name="l03627"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aabc60b456c4f56c5f8def647e79ee85f">03627</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aabc60b456c4f56c5f8def647e79ee85f">pcnt1</a>                        : 1;
<a name="l03628"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a1cd6f66368604d4e9e478b2f14503f7f">03628</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a1cd6f66368604d4e9e478b2f14503f7f">reserved_19_20</a>               : 2;
<a name="l03629"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a786d6dac10dccf926701be94bc5be592">03629</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a786d6dac10dccf926701be94bc5be592">ptime0</a>                       : 1;
<a name="l03630"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a54d03e0af14cbd9e5d0fdaf30f23f606">03630</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a54d03e0af14cbd9e5d0fdaf30f23f606">ptime1</a>                       : 1;
<a name="l03631"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a7308a36b50718dbd3f82328bace4e6ab">03631</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a7308a36b50718dbd3f82328bace4e6ab">reserved_23_24</a>               : 2;
<a name="l03632"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a42265ab33250f8776fbece2f6f05c8bf">03632</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a42265ab33250f8776fbece2f6f05c8bf">dcnt0</a>                        : 1;
<a name="l03633"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a4af4f696658fe44a38ef392a8253b64f">03633</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a4af4f696658fe44a38ef392a8253b64f">dcnt1</a>                        : 1;
<a name="l03634"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ab51210137a037b29fc7c7b5dee670167">03634</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#ab51210137a037b29fc7c7b5dee670167">dtime0</a>                       : 1;
<a name="l03635"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a92ee222fb2b8100ff2ca29812f4f2627">03635</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a92ee222fb2b8100ff2ca29812f4f2627">dtime1</a>                       : 1;
<a name="l03636"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aaee036d62d28559db95eb0126a598dbb">03636</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#aaee036d62d28559db95eb0126a598dbb">dma0_fi</a>                      : 1;
<a name="l03637"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a190ca65e9cb0ff5e7dc26379468fc31c">03637</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a190ca65e9cb0ff5e7dc26379468fc31c">dma1_fi</a>                      : 1;
<a name="l03638"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a0fd578b4fbdf94b9c1e5b5199bc314d4">03638</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a0fd578b4fbdf94b9c1e5b5199bc314d4">win_wr</a>                       : 1;
<a name="l03639"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a71e0ebacb1fa27cf00ced18d0c48ecb8">03639</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a71e0ebacb1fa27cf00ced18d0c48ecb8">ill_wr</a>                       : 1;
<a name="l03640"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a73e228d79940afca97d49a1339e7a0e0">03640</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a73e228d79940afca97d49a1339e7a0e0">ill_rd</a>                       : 1;
<a name="l03641"></a><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a081601caba750f9a3b25c8ba2d48afb8">03641</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html#a081601caba750f9a3b25c8ba2d48afb8">reserved_34_63</a>               : 30;
<a name="l03642"></a>03642 <span class="preprocessor">#endif</span>
<a name="l03643"></a>03643 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__sum.html#a18d889fb9516871414babf65f49df75f">cn31xx</a>;
<a name="l03644"></a><a class="code" href="unioncvmx__pci__int__sum.html#acc99529ccff769df9cf3cbc3be6fe9e7">03644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html">cvmx_pci_int_sum_s</a>             <a class="code" href="unioncvmx__pci__int__sum.html#acc99529ccff769df9cf3cbc3be6fe9e7">cn38xx</a>;
<a name="l03645"></a><a class="code" href="unioncvmx__pci__int__sum.html#a2c9a772c50ea6a5241ad5a913a0a52c5">03645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html">cvmx_pci_int_sum_s</a>             <a class="code" href="unioncvmx__pci__int__sum.html#a2c9a772c50ea6a5241ad5a913a0a52c5">cn38xxp2</a>;
<a name="l03646"></a><a class="code" href="unioncvmx__pci__int__sum.html#a68d9c7054f1b6501b3c5678b55d39e4f">03646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__cn31xx.html">cvmx_pci_int_sum_cn31xx</a>        <a class="code" href="unioncvmx__pci__int__sum.html#a68d9c7054f1b6501b3c5678b55d39e4f">cn50xx</a>;
<a name="l03647"></a><a class="code" href="unioncvmx__pci__int__sum.html#a8d5546c5f3ecf9c17c1f883b36113e0e">03647</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html">cvmx_pci_int_sum_s</a>             <a class="code" href="unioncvmx__pci__int__sum.html#a8d5546c5f3ecf9c17c1f883b36113e0e">cn58xx</a>;
<a name="l03648"></a><a class="code" href="unioncvmx__pci__int__sum.html#a9b995bc63e261f2fa78451876dc8b11d">03648</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum_1_1cvmx__pci__int__sum__s.html">cvmx_pci_int_sum_s</a>             <a class="code" href="unioncvmx__pci__int__sum.html#a9b995bc63e261f2fa78451876dc8b11d">cn58xxp1</a>;
<a name="l03649"></a>03649 };
<a name="l03650"></a><a class="code" href="cvmx-pci-defs_8h.html#ae3f03c519d1c9495f96e76b17db9b9b8">03650</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__sum.html" title="cvmx_pci_int_sum">cvmx_pci_int_sum</a> <a class="code" href="unioncvmx__pci__int__sum.html" title="cvmx_pci_int_sum">cvmx_pci_int_sum_t</a>;
<a name="l03651"></a>03651 <span class="comment"></span>
<a name="l03652"></a>03652 <span class="comment">/**</span>
<a name="l03653"></a>03653 <span class="comment"> * cvmx_pci_int_sum2</span>
<a name="l03654"></a>03654 <span class="comment"> *</span>
<a name="l03655"></a>03655 <span class="comment"> * PCI_INT_SUM2 = PCI Interrupt Summary2 Register</span>
<a name="l03656"></a>03656 <span class="comment"> *</span>
<a name="l03657"></a>03657 <span class="comment"> * The PCI Interrupt Summary2 Register copy used for RSL interrupts.</span>
<a name="l03658"></a>03658 <span class="comment"> */</span>
<a name="l03659"></a><a class="code" href="unioncvmx__pci__int__sum2.html">03659</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__sum2.html" title="cvmx_pci_int_sum2">cvmx_pci_int_sum2</a> {
<a name="l03660"></a><a class="code" href="unioncvmx__pci__int__sum2.html#abc9e260ff6ff200a2fb6bbc4273b6b68">03660</a>     uint64_t <a class="code" href="unioncvmx__pci__int__sum2.html#abc9e260ff6ff200a2fb6bbc4273b6b68">u64</a>;
<a name="l03661"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html">03661</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html">cvmx_pci_int_sum2_s</a> {
<a name="l03662"></a>03662 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03663"></a>03663 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a51566ae4d9682a2ed98df6aee3aa3c59">reserved_34_63</a>               : 30;
<a name="l03664"></a>03664     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a3dda26c864e2199f6c20adb218d020b4">ill_rd</a>                       : 1;  <span class="comment">/**&lt; A read to a disabled area of bar1 or bar2,</span>
<a name="l03665"></a>03665 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03666"></a>03666     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab74119bd8361c472f94d30d77eecb2a6">ill_wr</a>                       : 1;  <span class="comment">/**&lt; A write to a disabled area of bar1 or bar2,</span>
<a name="l03667"></a>03667 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03668"></a>03668     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a9525bd64eed5f9e789c61b4a58c4d068">win_wr</a>                       : 1;  <span class="comment">/**&lt; A write to the disabled Window Write Data or</span>
<a name="l03669"></a>03669 <span class="comment">                                                         Read-Address Register took place. */</span>
<a name="l03670"></a>03670     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a1b14414e5a0ddacf82b6b39d7600be8c">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03671"></a>03671 <span class="comment">                                                         required to set the FORCE-INT bit for counter 1. */</span>
<a name="l03672"></a>03672     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad657d9794531c79750ba65cdc1395827">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03673"></a>03673 <span class="comment">                                                         required to set the FORCE-INT bit for counter 0. */</span>
<a name="l03674"></a>03674     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aaae58d210d11ab91b9ab432d87d90946">dtime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT1</span>
<a name="l03675"></a>03675 <span class="comment">                                                         register is not 0 the DMA_CNT1 timer counts.</span>
<a name="l03676"></a>03676 <span class="comment">                                                         When the DMA1_CNT timer has a value greater</span>
<a name="l03677"></a>03677 <span class="comment">                                                         than the PCI_DMA_TIME1 register this</span>
<a name="l03678"></a>03678 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03679"></a>03679 <span class="comment">                                                         written with a one. */</span>
<a name="l03680"></a>03680     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a976bf823383c624027e553a811bce7ba">dtime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT0</span>
<a name="l03681"></a>03681 <span class="comment">                                                         register is not 0 the DMA_CNT0 timer counts.</span>
<a name="l03682"></a>03682 <span class="comment">                                                         When the DMA0_CNT timer has a value greater</span>
<a name="l03683"></a>03683 <span class="comment">                                                         than the PCI_DMA_TIME0 register this</span>
<a name="l03684"></a>03684 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03685"></a>03685 <span class="comment">                                                         written with a one. */</span>
<a name="l03686"></a>03686     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a7a2657356c4f53f012a430ece753ece0">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT1</span>
<a name="l03687"></a>03687 <span class="comment">                                                         value is greater than the value</span>
<a name="l03688"></a>03688 <span class="comment">                                                         in the PCI_DMA_INT_LEV1 register. */</span>
<a name="l03689"></a>03689     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a894e82edf873197f5e4fe11ba6358779">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT0</span>
<a name="l03690"></a>03690 <span class="comment">                                                         value is greater than the value</span>
<a name="l03691"></a>03691 <span class="comment">                                                         in the PCI_DMA_INT_LEV0 register. */</span>
<a name="l03692"></a>03692     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a035c05d285e2780d66e2916c7c5377e6">ptime3</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT3</span>
<a name="l03693"></a>03693 <span class="comment">                                                         register is not 0 the Sent-3 timer counts.</span>
<a name="l03694"></a>03694 <span class="comment">                                                         When the Sent-3 timer has a value greater</span>
<a name="l03695"></a>03695 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME3 register this</span>
<a name="l03696"></a>03696 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03697"></a>03697 <span class="comment">                                                         written with a one. */</span>
<a name="l03698"></a>03698     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aed1454aaba9434084a10131b6e008fcf">ptime2</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT2</span>
<a name="l03699"></a>03699 <span class="comment">                                                         register is not 0 the Sent-2 timer counts.</span>
<a name="l03700"></a>03700 <span class="comment">                                                         When the Sent-2 timer has a value greater</span>
<a name="l03701"></a>03701 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME2 register this</span>
<a name="l03702"></a>03702 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03703"></a>03703 <span class="comment">                                                         written with a one. */</span>
<a name="l03704"></a>03704     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a6e7f28a67028bde2fa970cefcf5e501f">ptime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT1</span>
<a name="l03705"></a>03705 <span class="comment">                                                         register is not 0 the Sent-1 timer counts.</span>
<a name="l03706"></a>03706 <span class="comment">                                                         When the Sent-1 timer has a value greater</span>
<a name="l03707"></a>03707 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME1 register this</span>
<a name="l03708"></a>03708 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03709"></a>03709 <span class="comment">                                                         written with a one. */</span>
<a name="l03710"></a>03710     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a183630a7df78bb33fd04433a49c2073a">ptime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT0</span>
<a name="l03711"></a>03711 <span class="comment">                                                         register is not 0 the Sent-0 timer counts.</span>
<a name="l03712"></a>03712 <span class="comment">                                                         When the Sent-0 timer has a value greater</span>
<a name="l03713"></a>03713 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME0 register this</span>
<a name="l03714"></a>03714 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03715"></a>03715 <span class="comment">                                                         written with a one. */</span>
<a name="l03716"></a>03716     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad970a1979b6f84dafc7d11ecebfb66b6">pcnt3</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT3</span>
<a name="l03717"></a>03717 <span class="comment">                                                         value is greater than the value</span>
<a name="l03718"></a>03718 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV3 register. */</span>
<a name="l03719"></a>03719     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aab16d39e9fa23790a5c7a7a706c28256">pcnt2</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT2</span>
<a name="l03720"></a>03720 <span class="comment">                                                         value is greater than the value</span>
<a name="l03721"></a>03721 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV2 register. */</span>
<a name="l03722"></a>03722     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a558c7eeead86186d148519c992a8cf5f">pcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT1</span>
<a name="l03723"></a>03723 <span class="comment">                                                         value is greater than the value</span>
<a name="l03724"></a>03724 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV1 register. */</span>
<a name="l03725"></a>03725     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a64dbd1f5dc43aee810b03b6fad4f5a8f">pcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT0</span>
<a name="l03726"></a>03726 <span class="comment">                                                         value is greater than the value</span>
<a name="l03727"></a>03727 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV0 register. */</span>
<a name="l03728"></a>03728     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a0cd45bd6b7dac967f8f7c4fc8367a049">rsl_int</a>                      : 1;  <span class="comment">/**&lt; This bit is set when the RSL Chain has</span>
<a name="l03729"></a>03729 <span class="comment">                                                         generated an interrupt. */</span>
<a name="l03730"></a>03730     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ae68fda7a1d7dbf83668e466e4f19a50f">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; A read  to the disabled PCI registers took place. */</span>
<a name="l03731"></a>03731     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a8771071bf0d0e73c0e9911e6532c26e6">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; A write to the disabled PCI registers took place. */</span>
<a name="l03732"></a>03732     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#adb9a9905cd1d51e1f61467deceebd3ff">dperr</a>                        : 1;  <span class="comment">/**&lt; Data Parity Error detected by PCX Core */</span>
<a name="l03733"></a>03733     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#afb0cf722965b89dabf00fb4167d64c79">aperr</a>                        : 1;  <span class="comment">/**&lt; Address Parity Error detected by PCX Core */</span>
<a name="l03734"></a>03734     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a9210dad9c057b11ac6bbe8bf489ad55b">serr</a>                         : 1;  <span class="comment">/**&lt; SERR# detected by PCX Core */</span>
<a name="l03735"></a>03735     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aa6693720b1d92983a98b7cc86598dd91">tsr_abt</a>                      : 1;  <span class="comment">/**&lt; Target Split-Read Abort Detected */</span>
<a name="l03736"></a>03736     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab272f1860ae1ba7e3fb2c13f633fac78">msc_msg</a>                      : 1;  <span class="comment">/**&lt; Master Split Completion Message Detected */</span>
<a name="l03737"></a>03737     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab01add296862d1403739e46bc8d6c6b4">msi_mabt</a>                     : 1;  <span class="comment">/**&lt; PCI MSI Master Abort. */</span>
<a name="l03738"></a>03738     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a0a9c37d914dbfafde348138634843989">msi_tabt</a>                     : 1;  <span class="comment">/**&lt; PCI MSI Target Abort. */</span>
<a name="l03739"></a>03739     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad6333e1fe841f4e07968e779a7b2dd9e">msi_per</a>                      : 1;  <span class="comment">/**&lt; PCI MSI Parity Error. */</span>
<a name="l03740"></a>03740     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ac8cb248d6dc622fb1835b2e56d1b565a">mr_tto</a>                       : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout On Read. */</span>
<a name="l03741"></a>03741     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a18ba129844abd604278a6efd2e1ea6a6">mr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Master Abort On Read. */</span>
<a name="l03742"></a>03742     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a7ee91505e2b04fe8d5aa51cf94d142e7">tr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Target Abort On Read. */</span>
<a name="l03743"></a>03743     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#adce692efd7426bf137a71f9ec3191da1">mr_wtto</a>                      : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout on write. */</span>
<a name="l03744"></a>03744     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#acabd3faa7b06d3bb9e37efcfea1e67e5">mr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Master Abort detected on write. */</span>
<a name="l03745"></a>03745     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a336b5810459ab74d17f285fdd83c5025">tr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Target Abort detected on write. */</span>
<a name="l03746"></a>03746 <span class="preprocessor">#else</span>
<a name="l03747"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a336b5810459ab74d17f285fdd83c5025">03747</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a336b5810459ab74d17f285fdd83c5025">tr_wabt</a>                      : 1;
<a name="l03748"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#acabd3faa7b06d3bb9e37efcfea1e67e5">03748</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#acabd3faa7b06d3bb9e37efcfea1e67e5">mr_wabt</a>                      : 1;
<a name="l03749"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#adce692efd7426bf137a71f9ec3191da1">03749</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#adce692efd7426bf137a71f9ec3191da1">mr_wtto</a>                      : 1;
<a name="l03750"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a7ee91505e2b04fe8d5aa51cf94d142e7">03750</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a7ee91505e2b04fe8d5aa51cf94d142e7">tr_abt</a>                       : 1;
<a name="l03751"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a18ba129844abd604278a6efd2e1ea6a6">03751</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a18ba129844abd604278a6efd2e1ea6a6">mr_abt</a>                       : 1;
<a name="l03752"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ac8cb248d6dc622fb1835b2e56d1b565a">03752</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ac8cb248d6dc622fb1835b2e56d1b565a">mr_tto</a>                       : 1;
<a name="l03753"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad6333e1fe841f4e07968e779a7b2dd9e">03753</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad6333e1fe841f4e07968e779a7b2dd9e">msi_per</a>                      : 1;
<a name="l03754"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a0a9c37d914dbfafde348138634843989">03754</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a0a9c37d914dbfafde348138634843989">msi_tabt</a>                     : 1;
<a name="l03755"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab01add296862d1403739e46bc8d6c6b4">03755</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab01add296862d1403739e46bc8d6c6b4">msi_mabt</a>                     : 1;
<a name="l03756"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab272f1860ae1ba7e3fb2c13f633fac78">03756</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab272f1860ae1ba7e3fb2c13f633fac78">msc_msg</a>                      : 1;
<a name="l03757"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aa6693720b1d92983a98b7cc86598dd91">03757</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aa6693720b1d92983a98b7cc86598dd91">tsr_abt</a>                      : 1;
<a name="l03758"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a9210dad9c057b11ac6bbe8bf489ad55b">03758</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a9210dad9c057b11ac6bbe8bf489ad55b">serr</a>                         : 1;
<a name="l03759"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#afb0cf722965b89dabf00fb4167d64c79">03759</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#afb0cf722965b89dabf00fb4167d64c79">aperr</a>                        : 1;
<a name="l03760"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#adb9a9905cd1d51e1f61467deceebd3ff">03760</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#adb9a9905cd1d51e1f61467deceebd3ff">dperr</a>                        : 1;
<a name="l03761"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a8771071bf0d0e73c0e9911e6532c26e6">03761</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a8771071bf0d0e73c0e9911e6532c26e6">ill_rwr</a>                      : 1;
<a name="l03762"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ae68fda7a1d7dbf83668e466e4f19a50f">03762</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ae68fda7a1d7dbf83668e466e4f19a50f">ill_rrd</a>                      : 1;
<a name="l03763"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a0cd45bd6b7dac967f8f7c4fc8367a049">03763</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a0cd45bd6b7dac967f8f7c4fc8367a049">rsl_int</a>                      : 1;
<a name="l03764"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a64dbd1f5dc43aee810b03b6fad4f5a8f">03764</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a64dbd1f5dc43aee810b03b6fad4f5a8f">pcnt0</a>                        : 1;
<a name="l03765"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a558c7eeead86186d148519c992a8cf5f">03765</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a558c7eeead86186d148519c992a8cf5f">pcnt1</a>                        : 1;
<a name="l03766"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aab16d39e9fa23790a5c7a7a706c28256">03766</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aab16d39e9fa23790a5c7a7a706c28256">pcnt2</a>                        : 1;
<a name="l03767"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad970a1979b6f84dafc7d11ecebfb66b6">03767</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad970a1979b6f84dafc7d11ecebfb66b6">pcnt3</a>                        : 1;
<a name="l03768"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a183630a7df78bb33fd04433a49c2073a">03768</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a183630a7df78bb33fd04433a49c2073a">ptime0</a>                       : 1;
<a name="l03769"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a6e7f28a67028bde2fa970cefcf5e501f">03769</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a6e7f28a67028bde2fa970cefcf5e501f">ptime1</a>                       : 1;
<a name="l03770"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aed1454aaba9434084a10131b6e008fcf">03770</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aed1454aaba9434084a10131b6e008fcf">ptime2</a>                       : 1;
<a name="l03771"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a035c05d285e2780d66e2916c7c5377e6">03771</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a035c05d285e2780d66e2916c7c5377e6">ptime3</a>                       : 1;
<a name="l03772"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a894e82edf873197f5e4fe11ba6358779">03772</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a894e82edf873197f5e4fe11ba6358779">dcnt0</a>                        : 1;
<a name="l03773"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a7a2657356c4f53f012a430ece753ece0">03773</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a7a2657356c4f53f012a430ece753ece0">dcnt1</a>                        : 1;
<a name="l03774"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a976bf823383c624027e553a811bce7ba">03774</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a976bf823383c624027e553a811bce7ba">dtime0</a>                       : 1;
<a name="l03775"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aaae58d210d11ab91b9ab432d87d90946">03775</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#aaae58d210d11ab91b9ab432d87d90946">dtime1</a>                       : 1;
<a name="l03776"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad657d9794531c79750ba65cdc1395827">03776</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ad657d9794531c79750ba65cdc1395827">dma0_fi</a>                      : 1;
<a name="l03777"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a1b14414e5a0ddacf82b6b39d7600be8c">03777</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a1b14414e5a0ddacf82b6b39d7600be8c">dma1_fi</a>                      : 1;
<a name="l03778"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a9525bd64eed5f9e789c61b4a58c4d068">03778</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a9525bd64eed5f9e789c61b4a58c4d068">win_wr</a>                       : 1;
<a name="l03779"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab74119bd8361c472f94d30d77eecb2a6">03779</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#ab74119bd8361c472f94d30d77eecb2a6">ill_wr</a>                       : 1;
<a name="l03780"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a3dda26c864e2199f6c20adb218d020b4">03780</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a3dda26c864e2199f6c20adb218d020b4">ill_rd</a>                       : 1;
<a name="l03781"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a51566ae4d9682a2ed98df6aee3aa3c59">03781</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html#a51566ae4d9682a2ed98df6aee3aa3c59">reserved_34_63</a>               : 30;
<a name="l03782"></a>03782 <span class="preprocessor">#endif</span>
<a name="l03783"></a>03783 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__sum2.html#ad247e141447e81a2cef0b4b4ca2dba56">s</a>;
<a name="l03784"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html">03784</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html">cvmx_pci_int_sum2_cn30xx</a> {
<a name="l03785"></a>03785 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03786"></a>03786 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a2a6686dc2bb193b9b5f914098a30a402">reserved_34_63</a>               : 30;
<a name="l03787"></a>03787     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5a1f6cfcc30d4dda85f8c31db31d3fb2">ill_rd</a>                       : 1;  <span class="comment">/**&lt; A read to a disabled area of bar1 or bar2,</span>
<a name="l03788"></a>03788 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03789"></a>03789     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#abc63441cfde4b49d5c1948190530376c">ill_wr</a>                       : 1;  <span class="comment">/**&lt; A write to a disabled area of bar1 or bar2,</span>
<a name="l03790"></a>03790 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03791"></a>03791     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa6063cc4d1b5ef676d9d38c90df3916c">win_wr</a>                       : 1;  <span class="comment">/**&lt; A write to the disabled Window Write Data or</span>
<a name="l03792"></a>03792 <span class="comment">                                                         Read-Address Register took place. */</span>
<a name="l03793"></a>03793     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a3064da129787f31691905a69e5ddea7e">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03794"></a>03794 <span class="comment">                                                         required to set the FORCE-INT bit for counter 1. */</span>
<a name="l03795"></a>03795     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a6e663cd0e4ca99e7184f82f87d51d018">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03796"></a>03796 <span class="comment">                                                         required to set the FORCE-INT bit for counter 0. */</span>
<a name="l03797"></a>03797     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a9e19f8b6121774a0b5445c2122d85083">dtime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT1</span>
<a name="l03798"></a>03798 <span class="comment">                                                         register is not 0 the DMA_CNT1 timer counts.</span>
<a name="l03799"></a>03799 <span class="comment">                                                         When the DMA1_CNT timer has a value greater</span>
<a name="l03800"></a>03800 <span class="comment">                                                         than the PCI_DMA_TIME1 register this</span>
<a name="l03801"></a>03801 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03802"></a>03802 <span class="comment">                                                         written with a one. */</span>
<a name="l03803"></a>03803     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a713c26f4cb6dd565e9c42199d30225d5">dtime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT0</span>
<a name="l03804"></a>03804 <span class="comment">                                                         register is not 0 the DMA_CNT0 timer counts.</span>
<a name="l03805"></a>03805 <span class="comment">                                                         When the DMA0_CNT timer has a value greater</span>
<a name="l03806"></a>03806 <span class="comment">                                                         than the PCI_DMA_TIME0 register this</span>
<a name="l03807"></a>03807 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03808"></a>03808 <span class="comment">                                                         written with a one. */</span>
<a name="l03809"></a>03809     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a9c9c685a001fddcc2cb748c1c020bd6a">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT1</span>
<a name="l03810"></a>03810 <span class="comment">                                                         value is greater than the value</span>
<a name="l03811"></a>03811 <span class="comment">                                                         in the PCI_DMA_INT_LEV1 register. */</span>
<a name="l03812"></a>03812     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a6d1c4ba6c3514964097842a1ad12ae39">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT0</span>
<a name="l03813"></a>03813 <span class="comment">                                                         value is greater than the value</span>
<a name="l03814"></a>03814 <span class="comment">                                                         in the PCI_DMA_INT_LEV0 register. */</span>
<a name="l03815"></a>03815     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a79fbee43e6223abe17a648b658737696">reserved_22_24</a>               : 3;
<a name="l03816"></a>03816     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5028723343285ba6a8670d913f081bb2">ptime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT0</span>
<a name="l03817"></a>03817 <span class="comment">                                                         register is not 0 the Sent-0 timer counts.</span>
<a name="l03818"></a>03818 <span class="comment">                                                         When the Sent-0 timer has a value greater</span>
<a name="l03819"></a>03819 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME0 register this</span>
<a name="l03820"></a>03820 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03821"></a>03821 <span class="comment">                                                         written with a one. */</span>
<a name="l03822"></a>03822     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a67c0b5acab15e7b07bf1331a529a6b16">reserved_18_20</a>               : 3;
<a name="l03823"></a>03823     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#abd951756fd8034c962bb3fd38603b0da">pcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT0</span>
<a name="l03824"></a>03824 <span class="comment">                                                         value is greater than the value</span>
<a name="l03825"></a>03825 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV0 register. */</span>
<a name="l03826"></a>03826     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a2322b68ebb9550f6046c1e52663a9fe7">rsl_int</a>                      : 1;  <span class="comment">/**&lt; This bit is set when the RSL Chain has</span>
<a name="l03827"></a>03827 <span class="comment">                                                         generated an interrupt. */</span>
<a name="l03828"></a>03828     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ab3c3da35a6e5db97cda9d8e6d0e16653">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; A read  to the disabled PCI registers took place. */</span>
<a name="l03829"></a>03829     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a51aaa1cad36eeec097319e5518a435f7">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; A write to the disabled PCI registers took place. */</span>
<a name="l03830"></a>03830     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a304c633773e1f9829ec3afc46f05378c">dperr</a>                        : 1;  <span class="comment">/**&lt; Data Parity Error detected by PCX Core */</span>
<a name="l03831"></a>03831     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ab9f484017e8c9a9c358cc3fcc8ab70c5">aperr</a>                        : 1;  <span class="comment">/**&lt; Address Parity Error detected by PCX Core */</span>
<a name="l03832"></a>03832     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa2e89ef85536f2ee0b67d3b3231a815f">serr</a>                         : 1;  <span class="comment">/**&lt; SERR# detected by PCX Core */</span>
<a name="l03833"></a>03833     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a28f7c2940d0c2910933bd26a9adbcdc2">tsr_abt</a>                      : 1;  <span class="comment">/**&lt; Target Split-Read Abort Detected */</span>
<a name="l03834"></a>03834     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a8dd53cf8647f1bb81a2ccc7eae37182e">msc_msg</a>                      : 1;  <span class="comment">/**&lt; Master Split Completion Message Detected */</span>
<a name="l03835"></a>03835     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aef69fc94412741752e4ec334602d74d4">msi_mabt</a>                     : 1;  <span class="comment">/**&lt; PCI MSI Master Abort. */</span>
<a name="l03836"></a>03836     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5069bebc8bddb7c7a975ee3b1d095236">msi_tabt</a>                     : 1;  <span class="comment">/**&lt; PCI MSI Target Abort. */</span>
<a name="l03837"></a>03837     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a52d318e6c2b180e6cb15ded84d3ede2f">msi_per</a>                      : 1;  <span class="comment">/**&lt; PCI MSI Parity Error. */</span>
<a name="l03838"></a>03838     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a1a771c6acafe684c4d690830267f7d4e">mr_tto</a>                       : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout On Read. */</span>
<a name="l03839"></a>03839     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa2916455512abd583f9b4e7f31611451">mr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Master Abort On Read. */</span>
<a name="l03840"></a>03840     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ad32315ec25f726daa2876cc1a7b3fde3">tr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Target Abort On Read. */</span>
<a name="l03841"></a>03841     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aaaadc1955432241b600643c36a98fcc4">mr_wtto</a>                      : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout on write. */</span>
<a name="l03842"></a>03842     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a1de090a3da001d650bd20a03b0766ff0">mr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Master Abort detected on write. */</span>
<a name="l03843"></a>03843     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a536c2890388f39c37bfc927672b7cca7">tr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Target Abort detected on write. */</span>
<a name="l03844"></a>03844 <span class="preprocessor">#else</span>
<a name="l03845"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a536c2890388f39c37bfc927672b7cca7">03845</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a536c2890388f39c37bfc927672b7cca7">tr_wabt</a>                      : 1;
<a name="l03846"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a1de090a3da001d650bd20a03b0766ff0">03846</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a1de090a3da001d650bd20a03b0766ff0">mr_wabt</a>                      : 1;
<a name="l03847"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aaaadc1955432241b600643c36a98fcc4">03847</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aaaadc1955432241b600643c36a98fcc4">mr_wtto</a>                      : 1;
<a name="l03848"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ad32315ec25f726daa2876cc1a7b3fde3">03848</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ad32315ec25f726daa2876cc1a7b3fde3">tr_abt</a>                       : 1;
<a name="l03849"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa2916455512abd583f9b4e7f31611451">03849</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa2916455512abd583f9b4e7f31611451">mr_abt</a>                       : 1;
<a name="l03850"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a1a771c6acafe684c4d690830267f7d4e">03850</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a1a771c6acafe684c4d690830267f7d4e">mr_tto</a>                       : 1;
<a name="l03851"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a52d318e6c2b180e6cb15ded84d3ede2f">03851</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a52d318e6c2b180e6cb15ded84d3ede2f">msi_per</a>                      : 1;
<a name="l03852"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5069bebc8bddb7c7a975ee3b1d095236">03852</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5069bebc8bddb7c7a975ee3b1d095236">msi_tabt</a>                     : 1;
<a name="l03853"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aef69fc94412741752e4ec334602d74d4">03853</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aef69fc94412741752e4ec334602d74d4">msi_mabt</a>                     : 1;
<a name="l03854"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a8dd53cf8647f1bb81a2ccc7eae37182e">03854</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a8dd53cf8647f1bb81a2ccc7eae37182e">msc_msg</a>                      : 1;
<a name="l03855"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a28f7c2940d0c2910933bd26a9adbcdc2">03855</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a28f7c2940d0c2910933bd26a9adbcdc2">tsr_abt</a>                      : 1;
<a name="l03856"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa2e89ef85536f2ee0b67d3b3231a815f">03856</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa2e89ef85536f2ee0b67d3b3231a815f">serr</a>                         : 1;
<a name="l03857"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ab9f484017e8c9a9c358cc3fcc8ab70c5">03857</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ab9f484017e8c9a9c358cc3fcc8ab70c5">aperr</a>                        : 1;
<a name="l03858"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a304c633773e1f9829ec3afc46f05378c">03858</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a304c633773e1f9829ec3afc46f05378c">dperr</a>                        : 1;
<a name="l03859"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a51aaa1cad36eeec097319e5518a435f7">03859</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a51aaa1cad36eeec097319e5518a435f7">ill_rwr</a>                      : 1;
<a name="l03860"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ab3c3da35a6e5db97cda9d8e6d0e16653">03860</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#ab3c3da35a6e5db97cda9d8e6d0e16653">ill_rrd</a>                      : 1;
<a name="l03861"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a2322b68ebb9550f6046c1e52663a9fe7">03861</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a2322b68ebb9550f6046c1e52663a9fe7">rsl_int</a>                      : 1;
<a name="l03862"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#abd951756fd8034c962bb3fd38603b0da">03862</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#abd951756fd8034c962bb3fd38603b0da">pcnt0</a>                        : 1;
<a name="l03863"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a67c0b5acab15e7b07bf1331a529a6b16">03863</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a67c0b5acab15e7b07bf1331a529a6b16">reserved_18_20</a>               : 3;
<a name="l03864"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5028723343285ba6a8670d913f081bb2">03864</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5028723343285ba6a8670d913f081bb2">ptime0</a>                       : 1;
<a name="l03865"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a79fbee43e6223abe17a648b658737696">03865</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a79fbee43e6223abe17a648b658737696">reserved_22_24</a>               : 3;
<a name="l03866"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a6d1c4ba6c3514964097842a1ad12ae39">03866</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a6d1c4ba6c3514964097842a1ad12ae39">dcnt0</a>                        : 1;
<a name="l03867"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a9c9c685a001fddcc2cb748c1c020bd6a">03867</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a9c9c685a001fddcc2cb748c1c020bd6a">dcnt1</a>                        : 1;
<a name="l03868"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a713c26f4cb6dd565e9c42199d30225d5">03868</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a713c26f4cb6dd565e9c42199d30225d5">dtime0</a>                       : 1;
<a name="l03869"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a9e19f8b6121774a0b5445c2122d85083">03869</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a9e19f8b6121774a0b5445c2122d85083">dtime1</a>                       : 1;
<a name="l03870"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a6e663cd0e4ca99e7184f82f87d51d018">03870</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a6e663cd0e4ca99e7184f82f87d51d018">dma0_fi</a>                      : 1;
<a name="l03871"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a3064da129787f31691905a69e5ddea7e">03871</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a3064da129787f31691905a69e5ddea7e">dma1_fi</a>                      : 1;
<a name="l03872"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa6063cc4d1b5ef676d9d38c90df3916c">03872</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#aa6063cc4d1b5ef676d9d38c90df3916c">win_wr</a>                       : 1;
<a name="l03873"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#abc63441cfde4b49d5c1948190530376c">03873</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#abc63441cfde4b49d5c1948190530376c">ill_wr</a>                       : 1;
<a name="l03874"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5a1f6cfcc30d4dda85f8c31db31d3fb2">03874</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a5a1f6cfcc30d4dda85f8c31db31d3fb2">ill_rd</a>                       : 1;
<a name="l03875"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a2a6686dc2bb193b9b5f914098a30a402">03875</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn30xx.html#a2a6686dc2bb193b9b5f914098a30a402">reserved_34_63</a>               : 30;
<a name="l03876"></a>03876 <span class="preprocessor">#endif</span>
<a name="l03877"></a>03877 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__sum2.html#aa4cc94e3dc4a87bb412ad384274aecba">cn30xx</a>;
<a name="l03878"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html">03878</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html">cvmx_pci_int_sum2_cn31xx</a> {
<a name="l03879"></a>03879 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03880"></a>03880 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a16eb6d8501e3293006469a78e39461cc">reserved_34_63</a>               : 30;
<a name="l03881"></a>03881     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a533ea31860cc36fbbd582c8f8b32ec6c">ill_rd</a>                       : 1;  <span class="comment">/**&lt; A read to a disabled area of bar1 or bar2,</span>
<a name="l03882"></a>03882 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03883"></a>03883     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aa7d7fd3118ecf52656ef3b4a932a8772">ill_wr</a>                       : 1;  <span class="comment">/**&lt; A write to a disabled area of bar1 or bar2,</span>
<a name="l03884"></a>03884 <span class="comment">                                                         when the mem area is disabled. */</span>
<a name="l03885"></a>03885     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a9184635f549607c960d9ab909df26b87">win_wr</a>                       : 1;  <span class="comment">/**&lt; A write to the disabled Window Write Data or</span>
<a name="l03886"></a>03886 <span class="comment">                                                         Read-Address Register took place. */</span>
<a name="l03887"></a>03887     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ac3375361664e7e7669b53ac0140c86e3">dma1_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03888"></a>03888 <span class="comment">                                                         required to set the FORCE-INT bit for counter 1. */</span>
<a name="l03889"></a>03889     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#af26e6a6f65d87e8354d2ad0f2639e26c">dma0_fi</a>                      : 1;  <span class="comment">/**&lt; A DMA operation operation finished that was</span>
<a name="l03890"></a>03890 <span class="comment">                                                         required to set the FORCE-INT bit for counter 0. */</span>
<a name="l03891"></a>03891     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aece4aafe0fa3e773a3f15608e566f4f9">dtime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT1</span>
<a name="l03892"></a>03892 <span class="comment">                                                         register is not 0 the DMA_CNT1 timer counts.</span>
<a name="l03893"></a>03893 <span class="comment">                                                         When the DMA1_CNT timer has a value greater</span>
<a name="l03894"></a>03894 <span class="comment">                                                         than the PCI_DMA_TIME1 register this</span>
<a name="l03895"></a>03895 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03896"></a>03896 <span class="comment">                                                         written with a one. */</span>
<a name="l03897"></a>03897     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a0420f9ea92f71ec1c9fafe7f4d2f1d1e">dtime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_DMA_CNT0</span>
<a name="l03898"></a>03898 <span class="comment">                                                         register is not 0 the DMA_CNT0 timer counts.</span>
<a name="l03899"></a>03899 <span class="comment">                                                         When the DMA0_CNT timer has a value greater</span>
<a name="l03900"></a>03900 <span class="comment">                                                         than the PCI_DMA_TIME0 register this</span>
<a name="l03901"></a>03901 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03902"></a>03902 <span class="comment">                                                         written with a one. */</span>
<a name="l03903"></a>03903     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a335ec6a856c86dca1e0b76deea5f2526">dcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT1</span>
<a name="l03904"></a>03904 <span class="comment">                                                         value is greater than the value</span>
<a name="l03905"></a>03905 <span class="comment">                                                         in the PCI_DMA_INT_LEV1 register. */</span>
<a name="l03906"></a>03906     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#acb24520abc058ce3e04ee4bbc78e792d">dcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_DMA_CNT0</span>
<a name="l03907"></a>03907 <span class="comment">                                                         value is greater than the value</span>
<a name="l03908"></a>03908 <span class="comment">                                                         in the PCI_DMA_INT_LEV0 register. */</span>
<a name="l03909"></a>03909     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a38d9231dc61dac3747d09ba1db118d42">reserved_23_24</a>               : 2;
<a name="l03910"></a>03910     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a6abaabc20027d06ea9b69a0c1d3092a4">ptime1</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT1</span>
<a name="l03911"></a>03911 <span class="comment">                                                         register is not 0 the Sent-1 timer counts.</span>
<a name="l03912"></a>03912 <span class="comment">                                                         When the Sent-1 timer has a value greater</span>
<a name="l03913"></a>03913 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME1 register this</span>
<a name="l03914"></a>03914 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03915"></a>03915 <span class="comment">                                                         written with a one. */</span>
<a name="l03916"></a>03916     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a234257602d856a48d1c49855ec53e164">ptime0</a>                       : 1;  <span class="comment">/**&lt; When the value in the PCI_PKTS_SENT0</span>
<a name="l03917"></a>03917 <span class="comment">                                                         register is not 0 the Sent-0 timer counts.</span>
<a name="l03918"></a>03918 <span class="comment">                                                         When the Sent-0 timer has a value greater</span>
<a name="l03919"></a>03919 <span class="comment">                                                         than the PCI_PKTS_SENT_TIME0 register this</span>
<a name="l03920"></a>03920 <span class="comment">                                                         bit is set. The timer is reset when bit is</span>
<a name="l03921"></a>03921 <span class="comment">                                                         written with a one. */</span>
<a name="l03922"></a>03922     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a1c5ba284267bb99ddd42bcc66f78b87b">reserved_19_20</a>               : 2;
<a name="l03923"></a>03923     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4554b9c33f2330ab17c08c53652f27e9">pcnt1</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT1</span>
<a name="l03924"></a>03924 <span class="comment">                                                         value is greater than the value</span>
<a name="l03925"></a>03925 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV1 register. */</span>
<a name="l03926"></a>03926     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a8a34ad8651a90912abc0ca5bc6dd3721">pcnt0</a>                        : 1;  <span class="comment">/**&lt; This bit indicates that PCI_PKTS_SENT0</span>
<a name="l03927"></a>03927 <span class="comment">                                                         value is greater than the value</span>
<a name="l03928"></a>03928 <span class="comment">                                                         in the PCI_PKTS_SENT_INT_LEV0 register. */</span>
<a name="l03929"></a>03929     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#af18f3b0f0a51f9dcce8d6a4395f316a2">rsl_int</a>                      : 1;  <span class="comment">/**&lt; This bit is set when the RSL Chain has</span>
<a name="l03930"></a>03930 <span class="comment">                                                         generated an interrupt. */</span>
<a name="l03931"></a>03931     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ad7c6bd5eb50b067aa117075899548ca7">ill_rrd</a>                      : 1;  <span class="comment">/**&lt; A read  to the disabled PCI registers took place. */</span>
<a name="l03932"></a>03932     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4f238a1e0248b6b8d3baac5523b21a72">ill_rwr</a>                      : 1;  <span class="comment">/**&lt; A write to the disabled PCI registers took place. */</span>
<a name="l03933"></a>03933     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a64b5119d188e96419e2c808cac62c5be">dperr</a>                        : 1;  <span class="comment">/**&lt; Data Parity Error detected by PCX Core */</span>
<a name="l03934"></a>03934     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae43d03886f37478a50d508d6094b2de1">aperr</a>                        : 1;  <span class="comment">/**&lt; Address Parity Error detected by PCX Core */</span>
<a name="l03935"></a>03935     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae347815500481ac361e9d21812600cd7">serr</a>                         : 1;  <span class="comment">/**&lt; SERR# detected by PCX Core */</span>
<a name="l03936"></a>03936     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a313bf1331e6f4c8cd4b046ceb68129eb">tsr_abt</a>                      : 1;  <span class="comment">/**&lt; Target Split-Read Abort Detected */</span>
<a name="l03937"></a>03937     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a6222de83b7c4b19587d71ef116c04b60">msc_msg</a>                      : 1;  <span class="comment">/**&lt; Master Split Completion Message Detected */</span>
<a name="l03938"></a>03938     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ab0259092bd5148dc420b1509e209486a">msi_mabt</a>                     : 1;  <span class="comment">/**&lt; PCI MSI Master Abort. */</span>
<a name="l03939"></a>03939     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a8dce90c9ef33feda7c4a6b045f898179">msi_tabt</a>                     : 1;  <span class="comment">/**&lt; PCI MSI Target Abort. */</span>
<a name="l03940"></a>03940     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a44a3f9eac14607c5112724d1015af50f">msi_per</a>                      : 1;  <span class="comment">/**&lt; PCI MSI Parity Error. */</span>
<a name="l03941"></a>03941     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4b9dfbba22a04c6fb6ea7f6d6b7240f1">mr_tto</a>                       : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout On Read. */</span>
<a name="l03942"></a>03942     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a2b146b3fd8e4fe35df0fa48e9372e667">mr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Master Abort On Read. */</span>
<a name="l03943"></a>03943     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aab21732fbf41fb346cf8e3e05d54389f">tr_abt</a>                       : 1;  <span class="comment">/**&lt; PCI Target Abort On Read. */</span>
<a name="l03944"></a>03944     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#adb0176dc8cd2e5600ece926db7f9c866">mr_wtto</a>                      : 1;  <span class="comment">/**&lt; PCI Master Retry Timeout on write. */</span>
<a name="l03945"></a>03945     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a85c2087aaab178766c11779f001a4274">mr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Master Abort detected on write. */</span>
<a name="l03946"></a>03946     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae34e8e285f81694095747576b2266c89">tr_wabt</a>                      : 1;  <span class="comment">/**&lt; PCI Target Abort detected on write. */</span>
<a name="l03947"></a>03947 <span class="preprocessor">#else</span>
<a name="l03948"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae34e8e285f81694095747576b2266c89">03948</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae34e8e285f81694095747576b2266c89">tr_wabt</a>                      : 1;
<a name="l03949"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a85c2087aaab178766c11779f001a4274">03949</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a85c2087aaab178766c11779f001a4274">mr_wabt</a>                      : 1;
<a name="l03950"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#adb0176dc8cd2e5600ece926db7f9c866">03950</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#adb0176dc8cd2e5600ece926db7f9c866">mr_wtto</a>                      : 1;
<a name="l03951"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aab21732fbf41fb346cf8e3e05d54389f">03951</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aab21732fbf41fb346cf8e3e05d54389f">tr_abt</a>                       : 1;
<a name="l03952"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a2b146b3fd8e4fe35df0fa48e9372e667">03952</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a2b146b3fd8e4fe35df0fa48e9372e667">mr_abt</a>                       : 1;
<a name="l03953"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4b9dfbba22a04c6fb6ea7f6d6b7240f1">03953</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4b9dfbba22a04c6fb6ea7f6d6b7240f1">mr_tto</a>                       : 1;
<a name="l03954"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a44a3f9eac14607c5112724d1015af50f">03954</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a44a3f9eac14607c5112724d1015af50f">msi_per</a>                      : 1;
<a name="l03955"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a8dce90c9ef33feda7c4a6b045f898179">03955</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a8dce90c9ef33feda7c4a6b045f898179">msi_tabt</a>                     : 1;
<a name="l03956"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ab0259092bd5148dc420b1509e209486a">03956</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ab0259092bd5148dc420b1509e209486a">msi_mabt</a>                     : 1;
<a name="l03957"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a6222de83b7c4b19587d71ef116c04b60">03957</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a6222de83b7c4b19587d71ef116c04b60">msc_msg</a>                      : 1;
<a name="l03958"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a313bf1331e6f4c8cd4b046ceb68129eb">03958</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a313bf1331e6f4c8cd4b046ceb68129eb">tsr_abt</a>                      : 1;
<a name="l03959"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae347815500481ac361e9d21812600cd7">03959</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae347815500481ac361e9d21812600cd7">serr</a>                         : 1;
<a name="l03960"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae43d03886f37478a50d508d6094b2de1">03960</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ae43d03886f37478a50d508d6094b2de1">aperr</a>                        : 1;
<a name="l03961"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a64b5119d188e96419e2c808cac62c5be">03961</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a64b5119d188e96419e2c808cac62c5be">dperr</a>                        : 1;
<a name="l03962"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4f238a1e0248b6b8d3baac5523b21a72">03962</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4f238a1e0248b6b8d3baac5523b21a72">ill_rwr</a>                      : 1;
<a name="l03963"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ad7c6bd5eb50b067aa117075899548ca7">03963</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ad7c6bd5eb50b067aa117075899548ca7">ill_rrd</a>                      : 1;
<a name="l03964"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#af18f3b0f0a51f9dcce8d6a4395f316a2">03964</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#af18f3b0f0a51f9dcce8d6a4395f316a2">rsl_int</a>                      : 1;
<a name="l03965"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a8a34ad8651a90912abc0ca5bc6dd3721">03965</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a8a34ad8651a90912abc0ca5bc6dd3721">pcnt0</a>                        : 1;
<a name="l03966"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4554b9c33f2330ab17c08c53652f27e9">03966</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a4554b9c33f2330ab17c08c53652f27e9">pcnt1</a>                        : 1;
<a name="l03967"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a1c5ba284267bb99ddd42bcc66f78b87b">03967</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a1c5ba284267bb99ddd42bcc66f78b87b">reserved_19_20</a>               : 2;
<a name="l03968"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a234257602d856a48d1c49855ec53e164">03968</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a234257602d856a48d1c49855ec53e164">ptime0</a>                       : 1;
<a name="l03969"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a6abaabc20027d06ea9b69a0c1d3092a4">03969</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a6abaabc20027d06ea9b69a0c1d3092a4">ptime1</a>                       : 1;
<a name="l03970"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a38d9231dc61dac3747d09ba1db118d42">03970</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a38d9231dc61dac3747d09ba1db118d42">reserved_23_24</a>               : 2;
<a name="l03971"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#acb24520abc058ce3e04ee4bbc78e792d">03971</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#acb24520abc058ce3e04ee4bbc78e792d">dcnt0</a>                        : 1;
<a name="l03972"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a335ec6a856c86dca1e0b76deea5f2526">03972</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a335ec6a856c86dca1e0b76deea5f2526">dcnt1</a>                        : 1;
<a name="l03973"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a0420f9ea92f71ec1c9fafe7f4d2f1d1e">03973</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a0420f9ea92f71ec1c9fafe7f4d2f1d1e">dtime0</a>                       : 1;
<a name="l03974"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aece4aafe0fa3e773a3f15608e566f4f9">03974</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aece4aafe0fa3e773a3f15608e566f4f9">dtime1</a>                       : 1;
<a name="l03975"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#af26e6a6f65d87e8354d2ad0f2639e26c">03975</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#af26e6a6f65d87e8354d2ad0f2639e26c">dma0_fi</a>                      : 1;
<a name="l03976"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ac3375361664e7e7669b53ac0140c86e3">03976</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#ac3375361664e7e7669b53ac0140c86e3">dma1_fi</a>                      : 1;
<a name="l03977"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a9184635f549607c960d9ab909df26b87">03977</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a9184635f549607c960d9ab909df26b87">win_wr</a>                       : 1;
<a name="l03978"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aa7d7fd3118ecf52656ef3b4a932a8772">03978</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#aa7d7fd3118ecf52656ef3b4a932a8772">ill_wr</a>                       : 1;
<a name="l03979"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a533ea31860cc36fbbd582c8f8b32ec6c">03979</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a533ea31860cc36fbbd582c8f8b32ec6c">ill_rd</a>                       : 1;
<a name="l03980"></a><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a16eb6d8501e3293006469a78e39461cc">03980</a>     uint64_t <a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html#a16eb6d8501e3293006469a78e39461cc">reserved_34_63</a>               : 30;
<a name="l03981"></a>03981 <span class="preprocessor">#endif</span>
<a name="l03982"></a>03982 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__int__sum2.html#ababef9f116bf6b21d66031dd3555c305">cn31xx</a>;
<a name="l03983"></a><a class="code" href="unioncvmx__pci__int__sum2.html#ab2429cf8b0e1bba43043bfa7b8763388">03983</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html">cvmx_pci_int_sum2_s</a>            <a class="code" href="unioncvmx__pci__int__sum2.html#ab2429cf8b0e1bba43043bfa7b8763388">cn38xx</a>;
<a name="l03984"></a><a class="code" href="unioncvmx__pci__int__sum2.html#a816730cfc1dc04df397b64bda661da3b">03984</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html">cvmx_pci_int_sum2_s</a>            <a class="code" href="unioncvmx__pci__int__sum2.html#a816730cfc1dc04df397b64bda661da3b">cn38xxp2</a>;
<a name="l03985"></a><a class="code" href="unioncvmx__pci__int__sum2.html#ac0b2488423c738da626426bfb440b577">03985</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__cn31xx.html">cvmx_pci_int_sum2_cn31xx</a>       <a class="code" href="unioncvmx__pci__int__sum2.html#ac0b2488423c738da626426bfb440b577">cn50xx</a>;
<a name="l03986"></a><a class="code" href="unioncvmx__pci__int__sum2.html#a3480d61662621f1a3939e78df10a4c5a">03986</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html">cvmx_pci_int_sum2_s</a>            <a class="code" href="unioncvmx__pci__int__sum2.html#a3480d61662621f1a3939e78df10a4c5a">cn58xx</a>;
<a name="l03987"></a><a class="code" href="unioncvmx__pci__int__sum2.html#ad9ff93fc411d8001485284049d7ac78c">03987</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__int__sum2_1_1cvmx__pci__int__sum2__s.html">cvmx_pci_int_sum2_s</a>            <a class="code" href="unioncvmx__pci__int__sum2.html#ad9ff93fc411d8001485284049d7ac78c">cn58xxp1</a>;
<a name="l03988"></a>03988 };
<a name="l03989"></a><a class="code" href="cvmx-pci-defs_8h.html#a94c0b3b9a6feee1ccd5ac75ba181f380">03989</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__int__sum2.html" title="cvmx_pci_int_sum2">cvmx_pci_int_sum2</a> <a class="code" href="unioncvmx__pci__int__sum2.html" title="cvmx_pci_int_sum2">cvmx_pci_int_sum2_t</a>;
<a name="l03990"></a>03990 <span class="comment"></span>
<a name="l03991"></a>03991 <span class="comment">/**</span>
<a name="l03992"></a>03992 <span class="comment"> * cvmx_pci_msi_rcv</span>
<a name="l03993"></a>03993 <span class="comment"> *</span>
<a name="l03994"></a>03994 <span class="comment"> * PCI_MSI_RCV = PCI&apos;s MSI Received Vector Register</span>
<a name="l03995"></a>03995 <span class="comment"> *</span>
<a name="l03996"></a>03996 <span class="comment"> * A bit is set in this register relative to the vector received during a MSI. The value in this</span>
<a name="l03997"></a>03997 <span class="comment"> * register is acted upon when the least-significant-byte of this register is written.</span>
<a name="l03998"></a>03998 <span class="comment"> */</span>
<a name="l03999"></a><a class="code" href="unioncvmx__pci__msi__rcv.html">03999</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__msi__rcv.html" title="cvmx_pci_msi_rcv">cvmx_pci_msi_rcv</a> {
<a name="l04000"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#aa01bd7cc4c63e2d9e55885f3804abb42">04000</a>     uint32_t <a class="code" href="unioncvmx__pci__msi__rcv.html#aa01bd7cc4c63e2d9e55885f3804abb42">u32</a>;
<a name="l04001"></a><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">04001</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a> {
<a name="l04002"></a>04002 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04003"></a>04003 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html#af332081868038f0c36b0adad63175c2f">reserved_6_31</a>                : 26;
<a name="l04004"></a>04004     uint32_t <a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html#ac0f30692f9f7865a6c16e300023c00d5">intr</a>                         : 6;  <span class="comment">/**&lt; When an MSI is received on the PCI the bit selected</span>
<a name="l04005"></a>04005 <span class="comment">                                                         by data [5:0] will be set in this register. To</span>
<a name="l04006"></a>04006 <span class="comment">                                                         clear this bit a write must take place to the</span>
<a name="l04007"></a>04007 <span class="comment">                                                         NPI_MSI_RCV register where any bit set to 1 is</span>
<a name="l04008"></a>04008 <span class="comment">                                                         cleared. Reading this address will return an</span>
<a name="l04009"></a>04009 <span class="comment">                                                         unpredicatable value. */</span>
<a name="l04010"></a>04010 <span class="preprocessor">#else</span>
<a name="l04011"></a><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html#ac0f30692f9f7865a6c16e300023c00d5">04011</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html#ac0f30692f9f7865a6c16e300023c00d5">intr</a>                         : 6;
<a name="l04012"></a><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html#af332081868038f0c36b0adad63175c2f">04012</a>     uint32_t <a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html#af332081868038f0c36b0adad63175c2f">reserved_6_31</a>                : 26;
<a name="l04013"></a>04013 <span class="preprocessor">#endif</span>
<a name="l04014"></a>04014 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__msi__rcv.html#a2b0759505cae68bbd0a44b04fbcd0a38">s</a>;
<a name="l04015"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#af3ed6078e6f5b607ff5abd0c9461e82a">04015</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a>             <a class="code" href="unioncvmx__pci__msi__rcv.html#af3ed6078e6f5b607ff5abd0c9461e82a">cn30xx</a>;
<a name="l04016"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#a8462e465047cc74ef3a83496494bb5ea">04016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a>             <a class="code" href="unioncvmx__pci__msi__rcv.html#a8462e465047cc74ef3a83496494bb5ea">cn31xx</a>;
<a name="l04017"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#addfc82fa6d01c4a7fae7664fec26115f">04017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a>             <a class="code" href="unioncvmx__pci__msi__rcv.html#addfc82fa6d01c4a7fae7664fec26115f">cn38xx</a>;
<a name="l04018"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#aaae01f1c09c95a64cb951fc132f87a6c">04018</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a>             <a class="code" href="unioncvmx__pci__msi__rcv.html#aaae01f1c09c95a64cb951fc132f87a6c">cn38xxp2</a>;
<a name="l04019"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#a918da2b4ea8a569513942b12fbadde93">04019</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a>             <a class="code" href="unioncvmx__pci__msi__rcv.html#a918da2b4ea8a569513942b12fbadde93">cn50xx</a>;
<a name="l04020"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#a059b2bac0b0340ca276d2c716839e2e2">04020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a>             <a class="code" href="unioncvmx__pci__msi__rcv.html#a059b2bac0b0340ca276d2c716839e2e2">cn58xx</a>;
<a name="l04021"></a><a class="code" href="unioncvmx__pci__msi__rcv.html#ad0935c6537bb9d9a615845580ccd0ee8">04021</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__msi__rcv_1_1cvmx__pci__msi__rcv__s.html">cvmx_pci_msi_rcv_s</a>             <a class="code" href="unioncvmx__pci__msi__rcv.html#ad0935c6537bb9d9a615845580ccd0ee8">cn58xxp1</a>;
<a name="l04022"></a>04022 };
<a name="l04023"></a><a class="code" href="cvmx-pci-defs_8h.html#a379d40f18bf1b77e7f203a2776e2352d">04023</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__msi__rcv.html" title="cvmx_pci_msi_rcv">cvmx_pci_msi_rcv</a> <a class="code" href="unioncvmx__pci__msi__rcv.html" title="cvmx_pci_msi_rcv">cvmx_pci_msi_rcv_t</a>;
<a name="l04024"></a>04024 <span class="comment"></span>
<a name="l04025"></a>04025 <span class="comment">/**</span>
<a name="l04026"></a>04026 <span class="comment"> * cvmx_pci_pkt_credits#</span>
<a name="l04027"></a>04027 <span class="comment"> *</span>
<a name="l04028"></a>04028 <span class="comment"> * PCI_PKT_CREDITS0 = PCI Packet Credits For Output 0</span>
<a name="l04029"></a>04029 <span class="comment"> *</span>
<a name="l04030"></a>04030 <span class="comment"> * Used to decrease the number of packets to be processed by the host from Output-0 and return</span>
<a name="l04031"></a>04031 <span class="comment"> * buffer/info pointer pairs to OCTEON Output-0. The value in this register is acted upon when the</span>
<a name="l04032"></a>04032 <span class="comment"> * least-significant-byte of this register is written.</span>
<a name="l04033"></a>04033 <span class="comment"> */</span>
<a name="l04034"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html">04034</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkt__creditsx.html" title="cvmx_pci_pkt_credits#">cvmx_pci_pkt_creditsx</a> {
<a name="l04035"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#afdcf60c514b4045d0a466864031cebf4">04035</a>     uint32_t <a class="code" href="unioncvmx__pci__pkt__creditsx.html#afdcf60c514b4045d0a466864031cebf4">u32</a>;
<a name="l04036"></a><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">04036</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a> {
<a name="l04037"></a>04037 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04038"></a>04038 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html#abb127a42e8c07f9c16ee41990773c294">pkt_cnt</a>                      : 16; <span class="comment">/**&lt; The value written to this field will be</span>
<a name="l04039"></a>04039 <span class="comment">                                                         subtracted from PCI_PKTS_SENT0[PKT_CNT]. */</span>
<a name="l04040"></a>04040     uint32_t <a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html#a6d8d6a66f94ed98cec546e6cfcca07e9">ptr_cnt</a>                      : 16; <span class="comment">/**&lt; This field value is added to the</span>
<a name="l04041"></a>04041 <span class="comment">                                                         NPI&apos;s internal Buffer/Info Pointer Pair count. */</span>
<a name="l04042"></a>04042 <span class="preprocessor">#else</span>
<a name="l04043"></a><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html#a6d8d6a66f94ed98cec546e6cfcca07e9">04043</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html#a6d8d6a66f94ed98cec546e6cfcca07e9">ptr_cnt</a>                      : 16;
<a name="l04044"></a><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html#abb127a42e8c07f9c16ee41990773c294">04044</a>     uint32_t <a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html#abb127a42e8c07f9c16ee41990773c294">pkt_cnt</a>                      : 16;
<a name="l04045"></a>04045 <span class="preprocessor">#endif</span>
<a name="l04046"></a>04046 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__pkt__creditsx.html#a7d7d451e6e219adca52e214dd3c44979">s</a>;
<a name="l04047"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#aa849618580c8ffd553dfc202961a39f7">04047</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a>        <a class="code" href="unioncvmx__pci__pkt__creditsx.html#aa849618580c8ffd553dfc202961a39f7">cn30xx</a>;
<a name="l04048"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#a2f53d2d7e8930730851589e65759d293">04048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a>        <a class="code" href="unioncvmx__pci__pkt__creditsx.html#a2f53d2d7e8930730851589e65759d293">cn31xx</a>;
<a name="l04049"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#aec9bb056713ad828be8c3e5b3552abea">04049</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a>        <a class="code" href="unioncvmx__pci__pkt__creditsx.html#aec9bb056713ad828be8c3e5b3552abea">cn38xx</a>;
<a name="l04050"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#a9c183f8b8bc7fecb402a9d768e24844c">04050</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a>        <a class="code" href="unioncvmx__pci__pkt__creditsx.html#a9c183f8b8bc7fecb402a9d768e24844c">cn38xxp2</a>;
<a name="l04051"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#a00a0a71f7a7a6df3b5e7de600944a994">04051</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a>        <a class="code" href="unioncvmx__pci__pkt__creditsx.html#a00a0a71f7a7a6df3b5e7de600944a994">cn50xx</a>;
<a name="l04052"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#abc46bcb8fe322dd0592093baef03c6d0">04052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a>        <a class="code" href="unioncvmx__pci__pkt__creditsx.html#abc46bcb8fe322dd0592093baef03c6d0">cn58xx</a>;
<a name="l04053"></a><a class="code" href="unioncvmx__pci__pkt__creditsx.html#a1274bf3a311be21e7b61f2cf6104b6dc">04053</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkt__creditsx_1_1cvmx__pci__pkt__creditsx__s.html">cvmx_pci_pkt_creditsx_s</a>        <a class="code" href="unioncvmx__pci__pkt__creditsx.html#a1274bf3a311be21e7b61f2cf6104b6dc">cn58xxp1</a>;
<a name="l04054"></a>04054 };
<a name="l04055"></a><a class="code" href="cvmx-pci-defs_8h.html#a905ae08f53ae256802a4fc3166c60f82">04055</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkt__creditsx.html" title="cvmx_pci_pkt_credits#">cvmx_pci_pkt_creditsx</a> <a class="code" href="unioncvmx__pci__pkt__creditsx.html" title="cvmx_pci_pkt_credits#">cvmx_pci_pkt_creditsx_t</a>;
<a name="l04056"></a>04056 <span class="comment"></span>
<a name="l04057"></a>04057 <span class="comment">/**</span>
<a name="l04058"></a>04058 <span class="comment"> * cvmx_pci_pkts_sent#</span>
<a name="l04059"></a>04059 <span class="comment"> *</span>
<a name="l04060"></a>04060 <span class="comment"> * PCI_PKTS_SENT0 = PCI Packets Sent 0</span>
<a name="l04061"></a>04061 <span class="comment"> *</span>
<a name="l04062"></a>04062 <span class="comment"> * Number of packets sent to the host memory from PCI Output 0</span>
<a name="l04063"></a>04063 <span class="comment"> */</span>
<a name="l04064"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html">04064</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkts__sentx.html" title="cvmx_pci_pkts_sent#">cvmx_pci_pkts_sentx</a> {
<a name="l04065"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#af97934007324aa81727cc530708a882f">04065</a>     uint32_t <a class="code" href="unioncvmx__pci__pkts__sentx.html#af97934007324aa81727cc530708a882f">u32</a>;
<a name="l04066"></a><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">04066</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a> {
<a name="l04067"></a>04067 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04068"></a>04068 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html#a134432f6429c02441c71ead33ca4eb74">pkt_cnt</a>                      : 32; <span class="comment">/**&lt; Each time a packet is written to the memory via</span>
<a name="l04069"></a>04069 <span class="comment">                                                         PCI from PCI Output 0,  this counter is</span>
<a name="l04070"></a>04070 <span class="comment">                                                         incremented by 1 or the byte count of the packet</span>
<a name="l04071"></a>04071 <span class="comment">                                                         as set in NPI_OUTPUT_CONTROL[P0_BMODE]. */</span>
<a name="l04072"></a>04072 <span class="preprocessor">#else</span>
<a name="l04073"></a><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html#a134432f6429c02441c71ead33ca4eb74">04073</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html#a134432f6429c02441c71ead33ca4eb74">pkt_cnt</a>                      : 32;
<a name="l04074"></a>04074 <span class="preprocessor">#endif</span>
<a name="l04075"></a>04075 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__pkts__sentx.html#a9cd8b21293d58d12435464173db49206">s</a>;
<a name="l04076"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#a3d74b7c2eb3cc356d94848f76592bc82">04076</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a>          <a class="code" href="unioncvmx__pci__pkts__sentx.html#a3d74b7c2eb3cc356d94848f76592bc82">cn30xx</a>;
<a name="l04077"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#abd9885ee1ef4597aa0d043e33e104df0">04077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a>          <a class="code" href="unioncvmx__pci__pkts__sentx.html#abd9885ee1ef4597aa0d043e33e104df0">cn31xx</a>;
<a name="l04078"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#a736faeaaef67d2f5859a33a016dc03eb">04078</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a>          <a class="code" href="unioncvmx__pci__pkts__sentx.html#a736faeaaef67d2f5859a33a016dc03eb">cn38xx</a>;
<a name="l04079"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#aa777a5fcc29789b142629a20961cfb6a">04079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a>          <a class="code" href="unioncvmx__pci__pkts__sentx.html#aa777a5fcc29789b142629a20961cfb6a">cn38xxp2</a>;
<a name="l04080"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#a93de5d38b366caad3c498a921013b960">04080</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a>          <a class="code" href="unioncvmx__pci__pkts__sentx.html#a93de5d38b366caad3c498a921013b960">cn50xx</a>;
<a name="l04081"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#aa55a96e1fc9b346cb3a1befdc1ee085a">04081</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a>          <a class="code" href="unioncvmx__pci__pkts__sentx.html#aa55a96e1fc9b346cb3a1befdc1ee085a">cn58xx</a>;
<a name="l04082"></a><a class="code" href="unioncvmx__pci__pkts__sentx.html#a7d25695d85a0186e5c79251ccd6adf56">04082</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sentx_1_1cvmx__pci__pkts__sentx__s.html">cvmx_pci_pkts_sentx_s</a>          <a class="code" href="unioncvmx__pci__pkts__sentx.html#a7d25695d85a0186e5c79251ccd6adf56">cn58xxp1</a>;
<a name="l04083"></a>04083 };
<a name="l04084"></a><a class="code" href="cvmx-pci-defs_8h.html#ae243a26f8344ee2a6739e7bd3738a69a">04084</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkts__sentx.html" title="cvmx_pci_pkts_sent#">cvmx_pci_pkts_sentx</a> <a class="code" href="unioncvmx__pci__pkts__sentx.html" title="cvmx_pci_pkts_sent#">cvmx_pci_pkts_sentx_t</a>;
<a name="l04085"></a>04085 <span class="comment"></span>
<a name="l04086"></a>04086 <span class="comment">/**</span>
<a name="l04087"></a>04087 <span class="comment"> * cvmx_pci_pkts_sent_int_lev#</span>
<a name="l04088"></a>04088 <span class="comment"> *</span>
<a name="l04089"></a>04089 <span class="comment"> * PCI_PKTS_SENT_INT_LEV0 = PCI Packets Sent Interrupt Level For Output 0</span>
<a name="l04090"></a>04090 <span class="comment"> *</span>
<a name="l04091"></a>04091 <span class="comment"> * Interrupt when number of packets sent is equal to or greater than the register value.</span>
<a name="l04092"></a>04092 <span class="comment"> */</span>
<a name="l04093"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html">04093</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html" title="cvmx_pci_pkts_sent_int_lev#">cvmx_pci_pkts_sent_int_levx</a> {
<a name="l04094"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#ae51616529ff3f3f02495a169a0fb1393">04094</a>     uint32_t <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#ae51616529ff3f3f02495a169a0fb1393">u32</a>;
<a name="l04095"></a><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">04095</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a> {
<a name="l04096"></a>04096 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04097"></a>04097 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html#a5b2ca4469c4fddda27429992b70e7ccf">pkt_cnt</a>                      : 32; <span class="comment">/**&lt; When corresponding port&apos;s PCI_PKTS_SENT0 value</span>
<a name="l04098"></a>04098 <span class="comment">                                                         exceeds the value in this register, PCNT0 of the</span>
<a name="l04099"></a>04099 <span class="comment">                                                         PCI_INT_SUM and PCI_INT_SUM2 will be set. */</span>
<a name="l04100"></a>04100 <span class="preprocessor">#else</span>
<a name="l04101"></a><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html#a5b2ca4469c4fddda27429992b70e7ccf">04101</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html#a5b2ca4469c4fddda27429992b70e7ccf">pkt_cnt</a>                      : 32;
<a name="l04102"></a>04102 <span class="preprocessor">#endif</span>
<a name="l04103"></a>04103 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a5743c9c12b03808f750c4ebb19de4cb8">s</a>;
<a name="l04104"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a626fb7bd2dac3f32069082257755218f">04104</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a>  <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a626fb7bd2dac3f32069082257755218f">cn30xx</a>;
<a name="l04105"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a0ae89fbcea045c9b43857d1d22122358">04105</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a>  <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a0ae89fbcea045c9b43857d1d22122358">cn31xx</a>;
<a name="l04106"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#ab54ccd9afd6555eb3c892ccecbc24711">04106</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a>  <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#ab54ccd9afd6555eb3c892ccecbc24711">cn38xx</a>;
<a name="l04107"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a432788c2882e71800da405d86ec1ce7b">04107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a>  <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a432788c2882e71800da405d86ec1ce7b">cn38xxp2</a>;
<a name="l04108"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a4bead5e77048970080d3187ec3be957a">04108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a>  <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a4bead5e77048970080d3187ec3be957a">cn50xx</a>;
<a name="l04109"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a37a7fec092d10ac24ed16177db29424d">04109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a>  <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a37a7fec092d10ac24ed16177db29424d">cn58xx</a>;
<a name="l04110"></a><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a5d60d1bbc5063c7ff8c569a2580be8cb">04110</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__int__levx_1_1cvmx__pci__pkts__sent__int__levx__s.html">cvmx_pci_pkts_sent_int_levx_s</a>  <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html#a5d60d1bbc5063c7ff8c569a2580be8cb">cn58xxp1</a>;
<a name="l04111"></a>04111 };
<a name="l04112"></a><a class="code" href="cvmx-pci-defs_8h.html#a3b71550129bc1a3afa51f95702869658">04112</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html" title="cvmx_pci_pkts_sent_int_lev#">cvmx_pci_pkts_sent_int_levx</a> <a class="code" href="unioncvmx__pci__pkts__sent__int__levx.html" title="cvmx_pci_pkts_sent_int_lev#">cvmx_pci_pkts_sent_int_levx_t</a>;
<a name="l04113"></a>04113 <span class="comment"></span>
<a name="l04114"></a>04114 <span class="comment">/**</span>
<a name="l04115"></a>04115 <span class="comment"> * cvmx_pci_pkts_sent_time#</span>
<a name="l04116"></a>04116 <span class="comment"> *</span>
<a name="l04117"></a>04117 <span class="comment"> * PCI_PKTS_SENT_TIME0 = PCI Packets Sent Timer For Output-0</span>
<a name="l04118"></a>04118 <span class="comment"> *</span>
<a name="l04119"></a>04119 <span class="comment"> * Time to wait from packet being sent to host from Output-0 before issuing an interrupt.</span>
<a name="l04120"></a>04120 <span class="comment"> */</span>
<a name="l04121"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html">04121</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkts__sent__timex.html" title="cvmx_pci_pkts_sent_time#">cvmx_pci_pkts_sent_timex</a> {
<a name="l04122"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a76b844253c24ec078a9c559fd5837f53">04122</a>     uint32_t <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a76b844253c24ec078a9c559fd5837f53">u32</a>;
<a name="l04123"></a><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">04123</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a> {
<a name="l04124"></a>04124 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04125"></a>04125 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html#afb78ec282a5cf7ef906d134ac877a874">pkt_time</a>                     : 32; <span class="comment">/**&lt; Number of PCI clock cycle to wait before</span>
<a name="l04126"></a>04126 <span class="comment">                                                         issuing an interrupt to the host when a</span>
<a name="l04127"></a>04127 <span class="comment">                                                         packet from this port has been sent to the</span>
<a name="l04128"></a>04128 <span class="comment">                                                         host.  The timer is reset when the</span>
<a name="l04129"></a>04129 <span class="comment">                                                         PCI_INT_SUM[21] register is cleared. */</span>
<a name="l04130"></a>04130 <span class="preprocessor">#else</span>
<a name="l04131"></a><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html#afb78ec282a5cf7ef906d134ac877a874">04131</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html#afb78ec282a5cf7ef906d134ac877a874">pkt_time</a>                     : 32;
<a name="l04132"></a>04132 <span class="preprocessor">#endif</span>
<a name="l04133"></a>04133 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a054431941df9c50aedc5459a3564cfd4">s</a>;
<a name="l04134"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a5b8b4a9ea03f3c50aef03bb38f74b3f6">04134</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a>     <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a5b8b4a9ea03f3c50aef03bb38f74b3f6">cn30xx</a>;
<a name="l04135"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#aaceae01ede600f3ceeb92f4cc236aef0">04135</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a>     <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#aaceae01ede600f3ceeb92f4cc236aef0">cn31xx</a>;
<a name="l04136"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a79125229c667b5f45b1523414a587685">04136</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a>     <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a79125229c667b5f45b1523414a587685">cn38xx</a>;
<a name="l04137"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a768806751774265e44736f5c35d59bb7">04137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a>     <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a768806751774265e44736f5c35d59bb7">cn38xxp2</a>;
<a name="l04138"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#add37d88da4af9e14b62bf1f1ce16c321">04138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a>     <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#add37d88da4af9e14b62bf1f1ce16c321">cn50xx</a>;
<a name="l04139"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a38c2a9b3a09c133a632c0afbd6b74d9b">04139</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a>     <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#a38c2a9b3a09c133a632c0afbd6b74d9b">cn58xx</a>;
<a name="l04140"></a><a class="code" href="unioncvmx__pci__pkts__sent__timex.html#acca191b05a251ee27e9f7d703111b79d">04140</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__pkts__sent__timex_1_1cvmx__pci__pkts__sent__timex__s.html">cvmx_pci_pkts_sent_timex_s</a>     <a class="code" href="unioncvmx__pci__pkts__sent__timex.html#acca191b05a251ee27e9f7d703111b79d">cn58xxp1</a>;
<a name="l04141"></a>04141 };
<a name="l04142"></a><a class="code" href="cvmx-pci-defs_8h.html#aba5b1d38534ee8edadb3dff46df69ccd">04142</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__pkts__sent__timex.html" title="cvmx_pci_pkts_sent_time#">cvmx_pci_pkts_sent_timex</a> <a class="code" href="unioncvmx__pci__pkts__sent__timex.html" title="cvmx_pci_pkts_sent_time#">cvmx_pci_pkts_sent_timex_t</a>;
<a name="l04143"></a>04143 <span class="comment"></span>
<a name="l04144"></a>04144 <span class="comment">/**</span>
<a name="l04145"></a>04145 <span class="comment"> * cvmx_pci_read_cmd_6</span>
<a name="l04146"></a>04146 <span class="comment"> *</span>
<a name="l04147"></a>04147 <span class="comment"> * PCI_READ_CMD_6 = PCI Read Command 6 Register</span>
<a name="l04148"></a>04148 <span class="comment"> *</span>
<a name="l04149"></a>04149 <span class="comment"> * Contains control inforamtion related to a received PCI Command 6.</span>
<a name="l04150"></a>04150 <span class="comment"> */</span>
<a name="l04151"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html">04151</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__cmd__6.html" title="cvmx_pci_read_cmd_6">cvmx_pci_read_cmd_6</a> {
<a name="l04152"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#a1b42d8e11012c9634271de39ac713726">04152</a>     uint32_t <a class="code" href="unioncvmx__pci__read__cmd__6.html#a1b42d8e11012c9634271de39ac713726">u32</a>;
<a name="l04153"></a><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">04153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a> {
<a name="l04154"></a>04154 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#a6f64bb3fc7562b10e2ff4b44a7808cda">reserved_9_31</a>                : 23;
<a name="l04156"></a>04156     uint32_t <a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#ab282b2b70dbdffdd536781bcbc52aa74">min_data</a>                     : 6;  <span class="comment">/**&lt; The number of words to have buffered in the PNI</span>
<a name="l04157"></a>04157 <span class="comment">                                                         before informing the PCIX-Core that we have</span>
<a name="l04158"></a>04158 <span class="comment">                                                         read data available for the outstanding Delayed</span>
<a name="l04159"></a>04159 <span class="comment">                                                         read. 0 is treated as a 64.</span>
<a name="l04160"></a>04160 <span class="comment">                                                         For reads to the expansion this value is not used. */</span>
<a name="l04161"></a>04161     uint32_t <a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#a4ac4ef53b12840fc9748178ff24f84c9">prefetch</a>                     : 3;  <span class="comment">/**&lt; Control the amount of data to be preteched when</span>
<a name="l04162"></a>04162 <span class="comment">                                                         this type of bhmstREAD command is received.</span>
<a name="l04163"></a>04163 <span class="comment">                                                         0 = 1 32/64 bit word.</span>
<a name="l04164"></a>04164 <span class="comment">                                                         1 = From address to end of 128B block.</span>
<a name="l04165"></a>04165 <span class="comment">                                                         2 = From address to end of 128B block plus 128B.</span>
<a name="l04166"></a>04166 <span class="comment">                                                         3 = From address to end of 128B block plus 256B.</span>
<a name="l04167"></a>04167 <span class="comment">                                                         4 = From address to end of 128B block plus 384B.</span>
<a name="l04168"></a>04168 <span class="comment">                                                         For reads to the expansion this value is not used. */</span>
<a name="l04169"></a>04169 <span class="preprocessor">#else</span>
<a name="l04170"></a><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#a4ac4ef53b12840fc9748178ff24f84c9">04170</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#a4ac4ef53b12840fc9748178ff24f84c9">prefetch</a>                     : 3;
<a name="l04171"></a><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#ab282b2b70dbdffdd536781bcbc52aa74">04171</a>     uint32_t <a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#ab282b2b70dbdffdd536781bcbc52aa74">min_data</a>                     : 6;
<a name="l04172"></a><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#a6f64bb3fc7562b10e2ff4b44a7808cda">04172</a>     uint32_t <a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html#a6f64bb3fc7562b10e2ff4b44a7808cda">reserved_9_31</a>                : 23;
<a name="l04173"></a>04173 <span class="preprocessor">#endif</span>
<a name="l04174"></a>04174 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__read__cmd__6.html#a62805c9e810b8a134b829dd54e83b3f9">s</a>;
<a name="l04175"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#ae55ca1e79767ad7a3930c86a60147a07">04175</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__6.html#ae55ca1e79767ad7a3930c86a60147a07">cn30xx</a>;
<a name="l04176"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#ab32f624724fcb639f354088c3f536b0d">04176</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__6.html#ab32f624724fcb639f354088c3f536b0d">cn31xx</a>;
<a name="l04177"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#a354d601b5e8b0e1aab8bd18371cd0bb7">04177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__6.html#a354d601b5e8b0e1aab8bd18371cd0bb7">cn38xx</a>;
<a name="l04178"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#a35f7cdb93223a7327ed62266c61d25b2">04178</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__6.html#a35f7cdb93223a7327ed62266c61d25b2">cn38xxp2</a>;
<a name="l04179"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#ab89ce54ad1484bff25c911a200793739">04179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__6.html#ab89ce54ad1484bff25c911a200793739">cn50xx</a>;
<a name="l04180"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#a937e264ebbffdca32aeba7bc28ee72e5">04180</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__6.html#a937e264ebbffdca32aeba7bc28ee72e5">cn58xx</a>;
<a name="l04181"></a><a class="code" href="unioncvmx__pci__read__cmd__6.html#a28055b3e6cde36e20799c56186196031">04181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__6_1_1cvmx__pci__read__cmd__6__s.html">cvmx_pci_read_cmd_6_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__6.html#a28055b3e6cde36e20799c56186196031">cn58xxp1</a>;
<a name="l04182"></a>04182 };
<a name="l04183"></a><a class="code" href="cvmx-pci-defs_8h.html#ab9d2b042cd43c555b6b3707b316775a0">04183</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__cmd__6.html" title="cvmx_pci_read_cmd_6">cvmx_pci_read_cmd_6</a> <a class="code" href="unioncvmx__pci__read__cmd__6.html" title="cvmx_pci_read_cmd_6">cvmx_pci_read_cmd_6_t</a>;
<a name="l04184"></a>04184 <span class="comment"></span>
<a name="l04185"></a>04185 <span class="comment">/**</span>
<a name="l04186"></a>04186 <span class="comment"> * cvmx_pci_read_cmd_c</span>
<a name="l04187"></a>04187 <span class="comment"> *</span>
<a name="l04188"></a>04188 <span class="comment"> * PCI_READ_CMD_C = PCI Read Command C Register</span>
<a name="l04189"></a>04189 <span class="comment"> *</span>
<a name="l04190"></a>04190 <span class="comment"> * Contains control inforamtion related to a received PCI Command C.</span>
<a name="l04191"></a>04191 <span class="comment"> */</span>
<a name="l04192"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html">04192</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__cmd__c.html" title="cvmx_pci_read_cmd_c">cvmx_pci_read_cmd_c</a> {
<a name="l04193"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#af8d7598c3dc80df548c93db5a8c9fcee">04193</a>     uint32_t <a class="code" href="unioncvmx__pci__read__cmd__c.html#af8d7598c3dc80df548c93db5a8c9fcee">u32</a>;
<a name="l04194"></a><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">04194</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a> {
<a name="l04195"></a>04195 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04196"></a>04196 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#ad5a8753dea7932a04ea49b5fac5c8ce7">reserved_9_31</a>                : 23;
<a name="l04197"></a>04197     uint32_t <a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#a2a7043b233a65b5aea20f95c8354d3c2">min_data</a>                     : 6;  <span class="comment">/**&lt; The number of words to have buffered in the PNI</span>
<a name="l04198"></a>04198 <span class="comment">                                                         before informing the PCIX-Core that we have</span>
<a name="l04199"></a>04199 <span class="comment">                                                         read data available for the outstanding Delayed</span>
<a name="l04200"></a>04200 <span class="comment">                                                         read. 0 is treated as a 64.</span>
<a name="l04201"></a>04201 <span class="comment">                                                         For reads to the expansion this value is not used. */</span>
<a name="l04202"></a>04202     uint32_t <a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#a8da53c034bfa16ace983319c94aab9d7">prefetch</a>                     : 3;  <span class="comment">/**&lt; Control the amount of data to be preteched when</span>
<a name="l04203"></a>04203 <span class="comment">                                                         this type of READ command is received.</span>
<a name="l04204"></a>04204 <span class="comment">                                                         0 = 1 32/64 bit word.</span>
<a name="l04205"></a>04205 <span class="comment">                                                         1 = From address to end of 128B block.</span>
<a name="l04206"></a>04206 <span class="comment">                                                         2 = From address to end of 128B block plus 128B.</span>
<a name="l04207"></a>04207 <span class="comment">                                                         3 = From address to end of 128B block plus 256B.</span>
<a name="l04208"></a>04208 <span class="comment">                                                         4 = From address to end of 128B block plus 384B.</span>
<a name="l04209"></a>04209 <span class="comment">                                                         For reads to the expansion this value is not used. */</span>
<a name="l04210"></a>04210 <span class="preprocessor">#else</span>
<a name="l04211"></a><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#a8da53c034bfa16ace983319c94aab9d7">04211</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#a8da53c034bfa16ace983319c94aab9d7">prefetch</a>                     : 3;
<a name="l04212"></a><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#a2a7043b233a65b5aea20f95c8354d3c2">04212</a>     uint32_t <a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#a2a7043b233a65b5aea20f95c8354d3c2">min_data</a>                     : 6;
<a name="l04213"></a><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#ad5a8753dea7932a04ea49b5fac5c8ce7">04213</a>     uint32_t <a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html#ad5a8753dea7932a04ea49b5fac5c8ce7">reserved_9_31</a>                : 23;
<a name="l04214"></a>04214 <span class="preprocessor">#endif</span>
<a name="l04215"></a>04215 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__read__cmd__c.html#a82a12f43abdd14040a22b2dea2ad294d">s</a>;
<a name="l04216"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#ab4858c82aa416c7e8c9ab3fd98a067c3">04216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__c.html#ab4858c82aa416c7e8c9ab3fd98a067c3">cn30xx</a>;
<a name="l04217"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#ae03b5970668c6ea82b687b44f0b16356">04217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__c.html#ae03b5970668c6ea82b687b44f0b16356">cn31xx</a>;
<a name="l04218"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#ab9edb737ce0594e97b0032373599ca10">04218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__c.html#ab9edb737ce0594e97b0032373599ca10">cn38xx</a>;
<a name="l04219"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#a01294b9991b25747bbf6540bf3e0dbde">04219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__c.html#a01294b9991b25747bbf6540bf3e0dbde">cn38xxp2</a>;
<a name="l04220"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#a4d829f630ae5e5f5421b676b006fafe2">04220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__c.html#a4d829f630ae5e5f5421b676b006fafe2">cn50xx</a>;
<a name="l04221"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#ad0ada51eb66080408490d97a3384417a">04221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__c.html#ad0ada51eb66080408490d97a3384417a">cn58xx</a>;
<a name="l04222"></a><a class="code" href="unioncvmx__pci__read__cmd__c.html#a71aebf6cd66a79c01239ba99ead168d6">04222</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__c_1_1cvmx__pci__read__cmd__c__s.html">cvmx_pci_read_cmd_c_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__c.html#a71aebf6cd66a79c01239ba99ead168d6">cn58xxp1</a>;
<a name="l04223"></a>04223 };
<a name="l04224"></a><a class="code" href="cvmx-pci-defs_8h.html#adab0863b613da445800f230636480524">04224</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__cmd__c.html" title="cvmx_pci_read_cmd_c">cvmx_pci_read_cmd_c</a> <a class="code" href="unioncvmx__pci__read__cmd__c.html" title="cvmx_pci_read_cmd_c">cvmx_pci_read_cmd_c_t</a>;
<a name="l04225"></a>04225 <span class="comment"></span>
<a name="l04226"></a>04226 <span class="comment">/**</span>
<a name="l04227"></a>04227 <span class="comment"> * cvmx_pci_read_cmd_e</span>
<a name="l04228"></a>04228 <span class="comment"> *</span>
<a name="l04229"></a>04229 <span class="comment"> * PCI_READ_CMD_E = PCI Read Command E Register</span>
<a name="l04230"></a>04230 <span class="comment"> *</span>
<a name="l04231"></a>04231 <span class="comment"> * Contains control inforamtion related to a received PCI Command 6.</span>
<a name="l04232"></a>04232 <span class="comment"> */</span>
<a name="l04233"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html">04233</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__cmd__e.html" title="cvmx_pci_read_cmd_e">cvmx_pci_read_cmd_e</a> {
<a name="l04234"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#af8ad9ec7a4294cedec16a4118ef2db4f">04234</a>     uint32_t <a class="code" href="unioncvmx__pci__read__cmd__e.html#af8ad9ec7a4294cedec16a4118ef2db4f">u32</a>;
<a name="l04235"></a><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">04235</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a> {
<a name="l04236"></a>04236 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04237"></a>04237 <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#aaddeabe6672baa2ed2b6ef78d92e88f2">reserved_9_31</a>                : 23;
<a name="l04238"></a>04238     uint32_t <a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#a4663d62fd82bddc7f924c801efdb6bab">min_data</a>                     : 6;  <span class="comment">/**&lt; The number of words to have buffered in the PNI</span>
<a name="l04239"></a>04239 <span class="comment">                                                         before informaing the PCIX-Core that we have</span>
<a name="l04240"></a>04240 <span class="comment">                                                         read data available for the outstanding Delayed</span>
<a name="l04241"></a>04241 <span class="comment">                                                         read. 0 is treated as a 64.</span>
<a name="l04242"></a>04242 <span class="comment">                                                         For reads to the expansion this value is not used. */</span>
<a name="l04243"></a>04243     uint32_t <a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#a488b0672b71eebde92b601383747e1aa">prefetch</a>                     : 3;  <span class="comment">/**&lt; Control the amount of data to be preteched when</span>
<a name="l04244"></a>04244 <span class="comment">                                                         this type of READ command is received.</span>
<a name="l04245"></a>04245 <span class="comment">                                                         0 = 1 32/64 bit word.</span>
<a name="l04246"></a>04246 <span class="comment">                                                         1 = From address to end of 128B block.</span>
<a name="l04247"></a>04247 <span class="comment">                                                         2 = From address to end of 128B block plus 128B.</span>
<a name="l04248"></a>04248 <span class="comment">                                                         3 = From address to end of 128B block plus 256B.</span>
<a name="l04249"></a>04249 <span class="comment">                                                         4 = From address to end of 128B block plus 384B.</span>
<a name="l04250"></a>04250 <span class="comment">                                                         For reads to the expansion this value is not used. */</span>
<a name="l04251"></a>04251 <span class="preprocessor">#else</span>
<a name="l04252"></a><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#a488b0672b71eebde92b601383747e1aa">04252</a> <span class="preprocessor"></span>    uint32_t <a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#a488b0672b71eebde92b601383747e1aa">prefetch</a>                     : 3;
<a name="l04253"></a><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#a4663d62fd82bddc7f924c801efdb6bab">04253</a>     uint32_t <a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#a4663d62fd82bddc7f924c801efdb6bab">min_data</a>                     : 6;
<a name="l04254"></a><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#aaddeabe6672baa2ed2b6ef78d92e88f2">04254</a>     uint32_t <a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html#aaddeabe6672baa2ed2b6ef78d92e88f2">reserved_9_31</a>                : 23;
<a name="l04255"></a>04255 <span class="preprocessor">#endif</span>
<a name="l04256"></a>04256 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__read__cmd__e.html#af6763c82b34b8f33cb265d9f3444bc69">s</a>;
<a name="l04257"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#aef9157f0a9fa1e7353c32ed06da90bbd">04257</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__e.html#aef9157f0a9fa1e7353c32ed06da90bbd">cn30xx</a>;
<a name="l04258"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#a2ee7071396eaa772aa833433f2313913">04258</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__e.html#a2ee7071396eaa772aa833433f2313913">cn31xx</a>;
<a name="l04259"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#a2f19a4ee49ddf2cb531ac4439f097993">04259</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__e.html#a2f19a4ee49ddf2cb531ac4439f097993">cn38xx</a>;
<a name="l04260"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#a98a34074a8b5de4d253e885e9c4efdc2">04260</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__e.html#a98a34074a8b5de4d253e885e9c4efdc2">cn38xxp2</a>;
<a name="l04261"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#a65816ba2a008541b9ca378b310572245">04261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__e.html#a65816ba2a008541b9ca378b310572245">cn50xx</a>;
<a name="l04262"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#aa400197959048fe16be2d33d7aa18674">04262</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__e.html#aa400197959048fe16be2d33d7aa18674">cn58xx</a>;
<a name="l04263"></a><a class="code" href="unioncvmx__pci__read__cmd__e.html#a686ed704cf939e8d55b7389a25cc55ea">04263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__cmd__e_1_1cvmx__pci__read__cmd__e__s.html">cvmx_pci_read_cmd_e_s</a>          <a class="code" href="unioncvmx__pci__read__cmd__e.html#a686ed704cf939e8d55b7389a25cc55ea">cn58xxp1</a>;
<a name="l04264"></a>04264 };
<a name="l04265"></a><a class="code" href="cvmx-pci-defs_8h.html#a3249cdc17ac907e225bbaafc88f9fd8b">04265</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__cmd__e.html" title="cvmx_pci_read_cmd_e">cvmx_pci_read_cmd_e</a> <a class="code" href="unioncvmx__pci__read__cmd__e.html" title="cvmx_pci_read_cmd_e">cvmx_pci_read_cmd_e_t</a>;
<a name="l04266"></a>04266 <span class="comment"></span>
<a name="l04267"></a>04267 <span class="comment">/**</span>
<a name="l04268"></a>04268 <span class="comment"> * cvmx_pci_read_timeout</span>
<a name="l04269"></a>04269 <span class="comment"> *</span>
<a name="l04270"></a>04270 <span class="comment"> * PCI_READ_TIMEOUT = PCI Read Timeour Register</span>
<a name="l04271"></a>04271 <span class="comment"> *</span>
<a name="l04272"></a>04272 <span class="comment"> * The address to start reading Instructions from for Input-3.</span>
<a name="l04273"></a>04273 <span class="comment"> */</span>
<a name="l04274"></a><a class="code" href="unioncvmx__pci__read__timeout.html">04274</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__timeout.html" title="cvmx_pci_read_timeout">cvmx_pci_read_timeout</a> {
<a name="l04275"></a><a class="code" href="unioncvmx__pci__read__timeout.html#ae0b1436c84613f675e802b9e0873ea79">04275</a>     uint64_t <a class="code" href="unioncvmx__pci__read__timeout.html#ae0b1436c84613f675e802b9e0873ea79">u64</a>;
<a name="l04276"></a><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">04276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a> {
<a name="l04277"></a>04277 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04278"></a>04278 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#acd589b1ebce3b597bee3c170e06c4648">reserved_32_63</a>               : 32;
<a name="l04279"></a>04279     uint64_t <a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#ab385a9c28a4e0529ac528879119d9e22">enb</a>                          : 1;  <span class="comment">/**&lt; Enable the use of the Timeout function. */</span>
<a name="l04280"></a>04280     uint64_t <a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#a5e1413c133a5c0995ed3886c7b5f3ade">cnt</a>                          : 31; <span class="comment">/**&lt; The number of eclk cycles to wait after issuing</span>
<a name="l04281"></a>04281 <span class="comment">                                                         a read request to the PNI before setting a</span>
<a name="l04282"></a>04282 <span class="comment">                                                         timeout and not expecting the data to return.</span>
<a name="l04283"></a>04283 <span class="comment">                                                         This is considered a fatal condition by the NPI. */</span>
<a name="l04284"></a>04284 <span class="preprocessor">#else</span>
<a name="l04285"></a><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#a5e1413c133a5c0995ed3886c7b5f3ade">04285</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#a5e1413c133a5c0995ed3886c7b5f3ade">cnt</a>                          : 31;
<a name="l04286"></a><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#ab385a9c28a4e0529ac528879119d9e22">04286</a>     uint64_t <a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#ab385a9c28a4e0529ac528879119d9e22">enb</a>                          : 1;
<a name="l04287"></a><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#acd589b1ebce3b597bee3c170e06c4648">04287</a>     uint64_t <a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html#acd589b1ebce3b597bee3c170e06c4648">reserved_32_63</a>               : 32;
<a name="l04288"></a>04288 <span class="preprocessor">#endif</span>
<a name="l04289"></a>04289 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__read__timeout.html#aa22220484936db4638eae16335819f54">s</a>;
<a name="l04290"></a><a class="code" href="unioncvmx__pci__read__timeout.html#a8ea2de9b7e7f8fa2fe37ade7afdbd345">04290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a>        <a class="code" href="unioncvmx__pci__read__timeout.html#a8ea2de9b7e7f8fa2fe37ade7afdbd345">cn30xx</a>;
<a name="l04291"></a><a class="code" href="unioncvmx__pci__read__timeout.html#a8a7b74e208e623ee44c5e96a80866f79">04291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a>        <a class="code" href="unioncvmx__pci__read__timeout.html#a8a7b74e208e623ee44c5e96a80866f79">cn31xx</a>;
<a name="l04292"></a><a class="code" href="unioncvmx__pci__read__timeout.html#ad5a7fbb405038126b810030325fd7068">04292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a>        <a class="code" href="unioncvmx__pci__read__timeout.html#ad5a7fbb405038126b810030325fd7068">cn38xx</a>;
<a name="l04293"></a><a class="code" href="unioncvmx__pci__read__timeout.html#a0aa2878db540176af712adcb4eb67a20">04293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a>        <a class="code" href="unioncvmx__pci__read__timeout.html#a0aa2878db540176af712adcb4eb67a20">cn38xxp2</a>;
<a name="l04294"></a><a class="code" href="unioncvmx__pci__read__timeout.html#ac4809c2a33cee36d6a021f98194a14e6">04294</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a>        <a class="code" href="unioncvmx__pci__read__timeout.html#ac4809c2a33cee36d6a021f98194a14e6">cn50xx</a>;
<a name="l04295"></a><a class="code" href="unioncvmx__pci__read__timeout.html#a24b2c9e56da05a04573331ab555d9d71">04295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a>        <a class="code" href="unioncvmx__pci__read__timeout.html#a24b2c9e56da05a04573331ab555d9d71">cn58xx</a>;
<a name="l04296"></a><a class="code" href="unioncvmx__pci__read__timeout.html#aa5a6cd445bef133696da9c2b964004e2">04296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__read__timeout_1_1cvmx__pci__read__timeout__s.html">cvmx_pci_read_timeout_s</a>        <a class="code" href="unioncvmx__pci__read__timeout.html#aa5a6cd445bef133696da9c2b964004e2">cn58xxp1</a>;
<a name="l04297"></a>04297 };
<a name="l04298"></a><a class="code" href="cvmx-pci-defs_8h.html#ab7ec1765643f9cc2fd1d38babe9fab08">04298</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__read__timeout.html" title="cvmx_pci_read_timeout">cvmx_pci_read_timeout</a> <a class="code" href="unioncvmx__pci__read__timeout.html" title="cvmx_pci_read_timeout">cvmx_pci_read_timeout_t</a>;
<a name="l04299"></a>04299 <span class="comment"></span>
<a name="l04300"></a>04300 <span class="comment">/**</span>
<a name="l04301"></a>04301 <span class="comment"> * cvmx_pci_scm_reg</span>
<a name="l04302"></a>04302 <span class="comment"> *</span>
<a name="l04303"></a>04303 <span class="comment"> * PCI_SCM_REG = PCI Master Split Completion Message Register</span>
<a name="l04304"></a>04304 <span class="comment"> *</span>
<a name="l04305"></a>04305 <span class="comment"> * This register contains the Master Split Completion Message(SCM) generated when a master split</span>
<a name="l04306"></a>04306 <span class="comment"> * transaction is aborted.</span>
<a name="l04307"></a>04307 <span class="comment"> */</span>
<a name="l04308"></a><a class="code" href="unioncvmx__pci__scm__reg.html">04308</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__scm__reg.html" title="cvmx_pci_scm_reg">cvmx_pci_scm_reg</a> {
<a name="l04309"></a><a class="code" href="unioncvmx__pci__scm__reg.html#a2b01f3f3943255faaf727ba3910a5e4c">04309</a>     uint64_t <a class="code" href="unioncvmx__pci__scm__reg.html#a2b01f3f3943255faaf727ba3910a5e4c">u64</a>;
<a name="l04310"></a><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">04310</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a> {
<a name="l04311"></a>04311 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04312"></a>04312 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html#a9bec73dc300c6dd1668b67af5df351c6">reserved_32_63</a>               : 32;
<a name="l04313"></a>04313     uint64_t <a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html#a982d5bd98d2028da2d23650226abcf87">scm</a>                          : 32; <span class="comment">/**&lt; Contains the Split Completion Message (SCM)</span>
<a name="l04314"></a>04314 <span class="comment">                                                         driven when a master-split transaction is aborted.</span>
<a name="l04315"></a>04315 <span class="comment">                                                            [31:28]: Message Class</span>
<a name="l04316"></a>04316 <span class="comment">                                                            [27:20]: Message Index</span>
<a name="l04317"></a>04317 <span class="comment">                                                            [19]:    Reserved</span>
<a name="l04318"></a>04318 <span class="comment">                                                            [18:12]: Remaining Lower Address</span>
<a name="l04319"></a>04319 <span class="comment">                                                            [11:8]:  Upper Remaining Byte Count</span>
<a name="l04320"></a>04320 <span class="comment">                                                            [7:0]:   Lower Remaining Byte Count</span>
<a name="l04321"></a>04321 <span class="comment">                                                         Refer to the PCIX1.0a specification, Fig 2-40</span>
<a name="l04322"></a>04322 <span class="comment">                                                         for additional details for the split completion</span>
<a name="l04323"></a>04323 <span class="comment">                                                         message format. */</span>
<a name="l04324"></a>04324 <span class="preprocessor">#else</span>
<a name="l04325"></a><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html#a982d5bd98d2028da2d23650226abcf87">04325</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html#a982d5bd98d2028da2d23650226abcf87">scm</a>                          : 32;
<a name="l04326"></a><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html#a9bec73dc300c6dd1668b67af5df351c6">04326</a>     uint64_t <a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html#a9bec73dc300c6dd1668b67af5df351c6">reserved_32_63</a>               : 32;
<a name="l04327"></a>04327 <span class="preprocessor">#endif</span>
<a name="l04328"></a>04328 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__scm__reg.html#a869cd1a3c8ec21e38454af606fb2b275">s</a>;
<a name="l04329"></a><a class="code" href="unioncvmx__pci__scm__reg.html#a26d8b1d9bbdf27931b3336198fe9a5ee">04329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a>             <a class="code" href="unioncvmx__pci__scm__reg.html#a26d8b1d9bbdf27931b3336198fe9a5ee">cn30xx</a>;
<a name="l04330"></a><a class="code" href="unioncvmx__pci__scm__reg.html#a5259510c1d3964de06febb993cd57a71">04330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a>             <a class="code" href="unioncvmx__pci__scm__reg.html#a5259510c1d3964de06febb993cd57a71">cn31xx</a>;
<a name="l04331"></a><a class="code" href="unioncvmx__pci__scm__reg.html#a0b7cc2f16f1aa4e8106698eedb4e05c5">04331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a>             <a class="code" href="unioncvmx__pci__scm__reg.html#a0b7cc2f16f1aa4e8106698eedb4e05c5">cn38xx</a>;
<a name="l04332"></a><a class="code" href="unioncvmx__pci__scm__reg.html#a56cabcb22158f8bb8a6f2b1d1980781c">04332</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a>             <a class="code" href="unioncvmx__pci__scm__reg.html#a56cabcb22158f8bb8a6f2b1d1980781c">cn38xxp2</a>;
<a name="l04333"></a><a class="code" href="unioncvmx__pci__scm__reg.html#a2f6d2fef241380ee78894eeb2f16991e">04333</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a>             <a class="code" href="unioncvmx__pci__scm__reg.html#a2f6d2fef241380ee78894eeb2f16991e">cn50xx</a>;
<a name="l04334"></a><a class="code" href="unioncvmx__pci__scm__reg.html#a0e6420592182dc847ec51a7e7deb5687">04334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a>             <a class="code" href="unioncvmx__pci__scm__reg.html#a0e6420592182dc847ec51a7e7deb5687">cn58xx</a>;
<a name="l04335"></a><a class="code" href="unioncvmx__pci__scm__reg.html#aebbf689bf91997df9c122dcb2fc251bc">04335</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__scm__reg_1_1cvmx__pci__scm__reg__s.html">cvmx_pci_scm_reg_s</a>             <a class="code" href="unioncvmx__pci__scm__reg.html#aebbf689bf91997df9c122dcb2fc251bc">cn58xxp1</a>;
<a name="l04336"></a>04336 };
<a name="l04337"></a><a class="code" href="cvmx-pci-defs_8h.html#a9ea57bc6d353ace81d416c2a17c37505">04337</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__scm__reg.html" title="cvmx_pci_scm_reg">cvmx_pci_scm_reg</a> <a class="code" href="unioncvmx__pci__scm__reg.html" title="cvmx_pci_scm_reg">cvmx_pci_scm_reg_t</a>;
<a name="l04338"></a>04338 <span class="comment"></span>
<a name="l04339"></a>04339 <span class="comment">/**</span>
<a name="l04340"></a>04340 <span class="comment"> * cvmx_pci_tsr_reg</span>
<a name="l04341"></a>04341 <span class="comment"> *</span>
<a name="l04342"></a>04342 <span class="comment"> * PCI_TSR_REG = PCI Target Split Attribute Register</span>
<a name="l04343"></a>04343 <span class="comment"> *</span>
<a name="l04344"></a>04344 <span class="comment"> * This register contains the Attribute field Master Split Completion Message(SCM) generated when a master split</span>
<a name="l04345"></a>04345 <span class="comment"> * transaction is aborted.</span>
<a name="l04346"></a>04346 <span class="comment"> */</span>
<a name="l04347"></a><a class="code" href="unioncvmx__pci__tsr__reg.html">04347</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__tsr__reg.html" title="cvmx_pci_tsr_reg">cvmx_pci_tsr_reg</a> {
<a name="l04348"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#ad7f43129fa3bf52b12c3f70a739938eb">04348</a>     uint64_t <a class="code" href="unioncvmx__pci__tsr__reg.html#ad7f43129fa3bf52b12c3f70a739938eb">u64</a>;
<a name="l04349"></a><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">04349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a> {
<a name="l04350"></a>04350 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04351"></a>04351 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html#aaa0cfffa5094b98f9c5ea77881c9689a">reserved_36_63</a>               : 28;
<a name="l04352"></a>04352     uint64_t <a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html#a8486ef2984930f30a1f91404e1b24329">tsr</a>                          : 36; <span class="comment">/**&lt; Contains the Target Split Attribute field when a</span>
<a name="l04353"></a>04353 <span class="comment">                                                         target-split transaction is aborted.</span>
<a name="l04354"></a>04354 <span class="comment">                                                           [35:32]: Upper Byte Count</span>
<a name="l04355"></a>04355 <span class="comment">                                                           [31]:    BCM=Byte Count Modified</span>
<a name="l04356"></a>04356 <span class="comment">                                                           [30]:    SCE=Split Completion Error</span>
<a name="l04357"></a>04357 <span class="comment">                                                           [29]:    SCM=Split Completion Message</span>
<a name="l04358"></a>04358 <span class="comment">                                                           [28:24]: RESERVED</span>
<a name="l04359"></a>04359 <span class="comment">                                                           [23:16]: Completer Bus Number</span>
<a name="l04360"></a>04360 <span class="comment">                                                           [15:11]: Completer Device Number</span>
<a name="l04361"></a>04361 <span class="comment">                                                           [10:8]:  Completer Function Number</span>
<a name="l04362"></a>04362 <span class="comment">                                                           [7:0]:   Lower Byte Count</span>
<a name="l04363"></a>04363 <span class="comment">                                                         Refer to the PCIX1.0a specification, Fig 2-39</span>
<a name="l04364"></a>04364 <span class="comment">                                                         for additional details on the completer attribute</span>
<a name="l04365"></a>04365 <span class="comment">                                                         bit assignments. */</span>
<a name="l04366"></a>04366 <span class="preprocessor">#else</span>
<a name="l04367"></a><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html#a8486ef2984930f30a1f91404e1b24329">04367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html#a8486ef2984930f30a1f91404e1b24329">tsr</a>                          : 36;
<a name="l04368"></a><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html#aaa0cfffa5094b98f9c5ea77881c9689a">04368</a>     uint64_t <a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html#aaa0cfffa5094b98f9c5ea77881c9689a">reserved_36_63</a>               : 28;
<a name="l04369"></a>04369 <span class="preprocessor">#endif</span>
<a name="l04370"></a>04370 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__tsr__reg.html#a40abe6cecc235238f9c232687c142dfa">s</a>;
<a name="l04371"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#afb4ad582bc50cf8082cf282856bf153b">04371</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a>             <a class="code" href="unioncvmx__pci__tsr__reg.html#afb4ad582bc50cf8082cf282856bf153b">cn30xx</a>;
<a name="l04372"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#a9100f47792f770fbb128dee47f5af744">04372</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a>             <a class="code" href="unioncvmx__pci__tsr__reg.html#a9100f47792f770fbb128dee47f5af744">cn31xx</a>;
<a name="l04373"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#a8355393020ad265ec7590c522908701c">04373</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a>             <a class="code" href="unioncvmx__pci__tsr__reg.html#a8355393020ad265ec7590c522908701c">cn38xx</a>;
<a name="l04374"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#ae7f19ef6f3fc5732652007129a12dcda">04374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a>             <a class="code" href="unioncvmx__pci__tsr__reg.html#ae7f19ef6f3fc5732652007129a12dcda">cn38xxp2</a>;
<a name="l04375"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#a4c0db16b04301e56b6ae6ce5ffe6bd85">04375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a>             <a class="code" href="unioncvmx__pci__tsr__reg.html#a4c0db16b04301e56b6ae6ce5ffe6bd85">cn50xx</a>;
<a name="l04376"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#ac3dc37c9828cd6d11bc5c491ca53cd69">04376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a>             <a class="code" href="unioncvmx__pci__tsr__reg.html#ac3dc37c9828cd6d11bc5c491ca53cd69">cn58xx</a>;
<a name="l04377"></a><a class="code" href="unioncvmx__pci__tsr__reg.html#a309a7de5ad67ba6d5d84fda4ccb82f7b">04377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__tsr__reg_1_1cvmx__pci__tsr__reg__s.html">cvmx_pci_tsr_reg_s</a>             <a class="code" href="unioncvmx__pci__tsr__reg.html#a309a7de5ad67ba6d5d84fda4ccb82f7b">cn58xxp1</a>;
<a name="l04378"></a>04378 };
<a name="l04379"></a><a class="code" href="cvmx-pci-defs_8h.html#a994aa84d7de30c52f574d7295d76fa74">04379</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__tsr__reg.html" title="cvmx_pci_tsr_reg">cvmx_pci_tsr_reg</a> <a class="code" href="unioncvmx__pci__tsr__reg.html" title="cvmx_pci_tsr_reg">cvmx_pci_tsr_reg_t</a>;
<a name="l04380"></a>04380 <span class="comment"></span>
<a name="l04381"></a>04381 <span class="comment">/**</span>
<a name="l04382"></a>04382 <span class="comment"> * cvmx_pci_win_rd_addr</span>
<a name="l04383"></a>04383 <span class="comment"> *</span>
<a name="l04384"></a>04384 <span class="comment"> * PCI_WIN_RD_ADDR = PCI Window Read Address Register</span>
<a name="l04385"></a>04385 <span class="comment"> *</span>
<a name="l04386"></a>04386 <span class="comment"> * Writing the least-significant-byte of this register will cause a read operation to take place,</span>
<a name="l04387"></a>04387 <span class="comment"> * UNLESS, a read operation is already taking place. A read is consider to end when the PCI_WIN_RD_DATA</span>
<a name="l04388"></a>04388 <span class="comment"> * register is read.</span>
<a name="l04389"></a>04389 <span class="comment"> */</span>
<a name="l04390"></a><a class="code" href="unioncvmx__pci__win__rd__addr.html">04390</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__rd__addr.html" title="cvmx_pci_win_rd_addr">cvmx_pci_win_rd_addr</a> {
<a name="l04391"></a><a class="code" href="unioncvmx__pci__win__rd__addr.html#a9e88c7f6b2dffedf0ff4cb5b6496c305">04391</a>     uint64_t <a class="code" href="unioncvmx__pci__win__rd__addr.html#a9e88c7f6b2dffedf0ff4cb5b6496c305">u64</a>;
<a name="l04392"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html">04392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html">cvmx_pci_win_rd_addr_s</a> {
<a name="l04393"></a>04393 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04394"></a>04394 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#ab5f7801f5e2107b625cb8abd3e121119">reserved_49_63</a>               : 15;
<a name="l04395"></a>04395     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#aab0c71192bc8b7d6bfb7e24bcebaf33f">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here but this will always</span>
<a name="l04396"></a>04396 <span class="comment">                                                         read as &apos;0&apos;. */</span>
<a name="l04397"></a>04397     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#af6ae030bf4e7e4439422cb4a1a57dd62">reserved_0_47</a>                : 48;
<a name="l04398"></a>04398 <span class="preprocessor">#else</span>
<a name="l04399"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#af6ae030bf4e7e4439422cb4a1a57dd62">04399</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#af6ae030bf4e7e4439422cb4a1a57dd62">reserved_0_47</a>                : 48;
<a name="l04400"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#aab0c71192bc8b7d6bfb7e24bcebaf33f">04400</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#aab0c71192bc8b7d6bfb7e24bcebaf33f">iobit</a>                        : 1;
<a name="l04401"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#ab5f7801f5e2107b625cb8abd3e121119">04401</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__s.html#ab5f7801f5e2107b625cb8abd3e121119">reserved_49_63</a>               : 15;
<a name="l04402"></a>04402 <span class="preprocessor">#endif</span>
<a name="l04403"></a>04403 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__win__rd__addr.html#a42985a55b4f27a183bec3bc22c343b12">s</a>;
<a name="l04404"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html">04404</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html">cvmx_pci_win_rd_addr_cn30xx</a> {
<a name="l04405"></a>04405 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04406"></a>04406 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#acfa50635013a52ac783d87b8c82a15d5">reserved_49_63</a>               : 15;
<a name="l04407"></a>04407     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#a8516d54ceb5f03fc5970f9d43c37a3b3">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here but this will always</span>
<a name="l04408"></a>04408 <span class="comment">                                                         read as &apos;0&apos;. */</span>
<a name="l04409"></a>04409     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#ac6e0841c7129302f15c7fb9979dbb304">rd_addr</a>                      : 46; <span class="comment">/**&lt; The address to be read from. Whenever the LSB of</span>
<a name="l04410"></a>04410 <span class="comment">                                                         this register is written, the Read Operation will</span>
<a name="l04411"></a>04411 <span class="comment">                                                         take place.</span>
<a name="l04412"></a>04412 <span class="comment">                                                         [47:40] = NCB_ID</span>
<a name="l04413"></a>04413 <span class="comment">                                                         [39:3]  = Address</span>
<a name="l04414"></a>04414 <span class="comment">                                                         When [47:43] == NPI &amp; [42:0] == 0 bits [39:0] are:</span>
<a name="l04415"></a>04415 <span class="comment">                                                              [39:32] == x, Not Used</span>
<a name="l04416"></a>04416 <span class="comment">                                                              [31:27] == RSL_ID</span>
<a name="l04417"></a>04417 <span class="comment">                                                              [12:2]  == RSL Register Offset</span>
<a name="l04418"></a>04418 <span class="comment">                                                              [1:0]   == x, Not Used */</span>
<a name="l04419"></a>04419     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#adcc95f148643ca263f9621fe4d0fa552">reserved_0_1</a>                 : 2;
<a name="l04420"></a>04420 <span class="preprocessor">#else</span>
<a name="l04421"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#adcc95f148643ca263f9621fe4d0fa552">04421</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#adcc95f148643ca263f9621fe4d0fa552">reserved_0_1</a>                 : 2;
<a name="l04422"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#ac6e0841c7129302f15c7fb9979dbb304">04422</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#ac6e0841c7129302f15c7fb9979dbb304">rd_addr</a>                      : 46;
<a name="l04423"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#a8516d54ceb5f03fc5970f9d43c37a3b3">04423</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#a8516d54ceb5f03fc5970f9d43c37a3b3">iobit</a>                        : 1;
<a name="l04424"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#acfa50635013a52ac783d87b8c82a15d5">04424</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html#acfa50635013a52ac783d87b8c82a15d5">reserved_49_63</a>               : 15;
<a name="l04425"></a>04425 <span class="preprocessor">#endif</span>
<a name="l04426"></a>04426 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__win__rd__addr.html#a01f5bcd3c1c53c024dc9c6cff960d79f">cn30xx</a>;
<a name="l04427"></a><a class="code" href="unioncvmx__pci__win__rd__addr.html#aefb11a4c6081a54772fe7f1fb3fe7d6f">04427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html">cvmx_pci_win_rd_addr_cn30xx</a>    <a class="code" href="unioncvmx__pci__win__rd__addr.html#aefb11a4c6081a54772fe7f1fb3fe7d6f">cn31xx</a>;
<a name="l04428"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html">04428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html">cvmx_pci_win_rd_addr_cn38xx</a> {
<a name="l04429"></a>04429 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04430"></a>04430 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#afc86385e10eddd0d5e7cc79212b557e6">reserved_49_63</a>               : 15;
<a name="l04431"></a>04431     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a33b5ba0bbda1a9a86113516e0d97522a">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here but this will always</span>
<a name="l04432"></a>04432 <span class="comment">                                                         read as &apos;0&apos;. */</span>
<a name="l04433"></a>04433     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a1923e678e3243f246d396ecba3bfe132">rd_addr</a>                      : 45; <span class="comment">/**&lt; The address to be read from. Whenever the LSB of</span>
<a name="l04434"></a>04434 <span class="comment">                                                         this register is written, the Read Operation will</span>
<a name="l04435"></a>04435 <span class="comment">                                                         take place.</span>
<a name="l04436"></a>04436 <span class="comment">                                                         [47:40] = NCB_ID</span>
<a name="l04437"></a>04437 <span class="comment">                                                         [39:3]  = Address</span>
<a name="l04438"></a>04438 <span class="comment">                                                         When [47:43] == NPI &amp; [42:0] == 0 bits [39:0] are:</span>
<a name="l04439"></a>04439 <span class="comment">                                                              [39:32] == x, Not Used</span>
<a name="l04440"></a>04440 <span class="comment">                                                              [31:27] == RSL_ID</span>
<a name="l04441"></a>04441 <span class="comment">                                                              [12:3]  == RSL Register Offset</span>
<a name="l04442"></a>04442 <span class="comment">                                                              [2:0]   == x, Not Used */</span>
<a name="l04443"></a>04443     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a881db79c385dab99bfa751e2e2e8a831">reserved_0_2</a>                 : 3;
<a name="l04444"></a>04444 <span class="preprocessor">#else</span>
<a name="l04445"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a881db79c385dab99bfa751e2e2e8a831">04445</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a881db79c385dab99bfa751e2e2e8a831">reserved_0_2</a>                 : 3;
<a name="l04446"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a1923e678e3243f246d396ecba3bfe132">04446</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a1923e678e3243f246d396ecba3bfe132">rd_addr</a>                      : 45;
<a name="l04447"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a33b5ba0bbda1a9a86113516e0d97522a">04447</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#a33b5ba0bbda1a9a86113516e0d97522a">iobit</a>                        : 1;
<a name="l04448"></a><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#afc86385e10eddd0d5e7cc79212b557e6">04448</a>     uint64_t <a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html#afc86385e10eddd0d5e7cc79212b557e6">reserved_49_63</a>               : 15;
<a name="l04449"></a>04449 <span class="preprocessor">#endif</span>
<a name="l04450"></a>04450 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__win__rd__addr.html#a30f31b381b5d899408a9f3008e7affaa">cn38xx</a>;
<a name="l04451"></a><a class="code" href="unioncvmx__pci__win__rd__addr.html#a7c573314ca136cb6e88d823c45922a7d">04451</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html">cvmx_pci_win_rd_addr_cn38xx</a>    <a class="code" href="unioncvmx__pci__win__rd__addr.html#a7c573314ca136cb6e88d823c45922a7d">cn38xxp2</a>;
<a name="l04452"></a><a class="code" href="unioncvmx__pci__win__rd__addr.html#a6195994d03717390643773698331ebdd">04452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn30xx.html">cvmx_pci_win_rd_addr_cn30xx</a>    <a class="code" href="unioncvmx__pci__win__rd__addr.html#a6195994d03717390643773698331ebdd">cn50xx</a>;
<a name="l04453"></a><a class="code" href="unioncvmx__pci__win__rd__addr.html#aa9e4075668b88f41dc78b4715ea16372">04453</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html">cvmx_pci_win_rd_addr_cn38xx</a>    <a class="code" href="unioncvmx__pci__win__rd__addr.html#aa9e4075668b88f41dc78b4715ea16372">cn58xx</a>;
<a name="l04454"></a><a class="code" href="unioncvmx__pci__win__rd__addr.html#afa8fd8a589f126c943484541e1a80acd">04454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__addr_1_1cvmx__pci__win__rd__addr__cn38xx.html">cvmx_pci_win_rd_addr_cn38xx</a>    <a class="code" href="unioncvmx__pci__win__rd__addr.html#afa8fd8a589f126c943484541e1a80acd">cn58xxp1</a>;
<a name="l04455"></a>04455 };
<a name="l04456"></a><a class="code" href="cvmx-pci-defs_8h.html#a988d322db5d920e7921725f18b84637f">04456</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__rd__addr.html" title="cvmx_pci_win_rd_addr">cvmx_pci_win_rd_addr</a> <a class="code" href="unioncvmx__pci__win__rd__addr.html" title="cvmx_pci_win_rd_addr">cvmx_pci_win_rd_addr_t</a>;
<a name="l04457"></a>04457 <span class="comment"></span>
<a name="l04458"></a>04458 <span class="comment">/**</span>
<a name="l04459"></a>04459 <span class="comment"> * cvmx_pci_win_rd_data</span>
<a name="l04460"></a>04460 <span class="comment"> *</span>
<a name="l04461"></a>04461 <span class="comment"> * PCI_WIN_RD_DATA = PCI Window Read Data Register</span>
<a name="l04462"></a>04462 <span class="comment"> *</span>
<a name="l04463"></a>04463 <span class="comment"> * Contains the result from the read operation that took place when the LSB of the PCI_WIN_RD_ADDR</span>
<a name="l04464"></a>04464 <span class="comment"> * register was written.</span>
<a name="l04465"></a>04465 <span class="comment"> */</span>
<a name="l04466"></a><a class="code" href="unioncvmx__pci__win__rd__data.html">04466</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__rd__data.html" title="cvmx_pci_win_rd_data">cvmx_pci_win_rd_data</a> {
<a name="l04467"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#a08b82e7f2af0b3b8c8e3d87362ae2039">04467</a>     uint64_t <a class="code" href="unioncvmx__pci__win__rd__data.html#a08b82e7f2af0b3b8c8e3d87362ae2039">u64</a>;
<a name="l04468"></a><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">04468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a> {
<a name="l04469"></a>04469 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04470"></a>04470 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html#ace4963d4c807df8cf86abbf58894992a">rd_data</a>                      : 64; <span class="comment">/**&lt; The read data. */</span>
<a name="l04471"></a>04471 <span class="preprocessor">#else</span>
<a name="l04472"></a><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html#ace4963d4c807df8cf86abbf58894992a">04472</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html#ace4963d4c807df8cf86abbf58894992a">rd_data</a>                      : 64;
<a name="l04473"></a>04473 <span class="preprocessor">#endif</span>
<a name="l04474"></a>04474 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__win__rd__data.html#aca824e32ad3c76dd67ae5434eff10336">s</a>;
<a name="l04475"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#aefeb3ca168f524ccc356e60233e73405">04475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a>         <a class="code" href="unioncvmx__pci__win__rd__data.html#aefeb3ca168f524ccc356e60233e73405">cn30xx</a>;
<a name="l04476"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#a140ad15f1bd1756d46912833c89ba326">04476</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a>         <a class="code" href="unioncvmx__pci__win__rd__data.html#a140ad15f1bd1756d46912833c89ba326">cn31xx</a>;
<a name="l04477"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#af81c297e945b7e5cee28ff5ec0064bf8">04477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a>         <a class="code" href="unioncvmx__pci__win__rd__data.html#af81c297e945b7e5cee28ff5ec0064bf8">cn38xx</a>;
<a name="l04478"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#adba9e0076eff09dcfe761ab244bc8828">04478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a>         <a class="code" href="unioncvmx__pci__win__rd__data.html#adba9e0076eff09dcfe761ab244bc8828">cn38xxp2</a>;
<a name="l04479"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#a24307556bf38d1cf9dfd837b4ca0079a">04479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a>         <a class="code" href="unioncvmx__pci__win__rd__data.html#a24307556bf38d1cf9dfd837b4ca0079a">cn50xx</a>;
<a name="l04480"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#a9a7e622e5dfeb55285225b358106b0e9">04480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a>         <a class="code" href="unioncvmx__pci__win__rd__data.html#a9a7e622e5dfeb55285225b358106b0e9">cn58xx</a>;
<a name="l04481"></a><a class="code" href="unioncvmx__pci__win__rd__data.html#a35ad2fd4ae4e72e23c211b075b738c55">04481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__rd__data_1_1cvmx__pci__win__rd__data__s.html">cvmx_pci_win_rd_data_s</a>         <a class="code" href="unioncvmx__pci__win__rd__data.html#a35ad2fd4ae4e72e23c211b075b738c55">cn58xxp1</a>;
<a name="l04482"></a>04482 };
<a name="l04483"></a><a class="code" href="cvmx-pci-defs_8h.html#a2bdea6b49cf663ac42d61f1d8f4f94ec">04483</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__rd__data.html" title="cvmx_pci_win_rd_data">cvmx_pci_win_rd_data</a> <a class="code" href="unioncvmx__pci__win__rd__data.html" title="cvmx_pci_win_rd_data">cvmx_pci_win_rd_data_t</a>;
<a name="l04484"></a>04484 <span class="comment"></span>
<a name="l04485"></a>04485 <span class="comment">/**</span>
<a name="l04486"></a>04486 <span class="comment"> * cvmx_pci_win_wr_addr</span>
<a name="l04487"></a>04487 <span class="comment"> *</span>
<a name="l04488"></a>04488 <span class="comment"> * PCI_WIN_WR_ADDR = PCI Window Write Address Register</span>
<a name="l04489"></a>04489 <span class="comment"> *</span>
<a name="l04490"></a>04490 <span class="comment"> * Contains the address to be writen to when a write operation is started by writing the</span>
<a name="l04491"></a>04491 <span class="comment"> * PCI_WIN_WR_DATA register (see below).</span>
<a name="l04492"></a>04492 <span class="comment"> */</span>
<a name="l04493"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html">04493</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__wr__addr.html" title="cvmx_pci_win_wr_addr">cvmx_pci_win_wr_addr</a> {
<a name="l04494"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#a9a3dda3c21b8914eb45d80276bbcdeb5">04494</a>     uint64_t <a class="code" href="unioncvmx__pci__win__wr__addr.html#a9a3dda3c21b8914eb45d80276bbcdeb5">u64</a>;
<a name="l04495"></a><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">04495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a> {
<a name="l04496"></a>04496 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04497"></a>04497 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#a911805b917682f892420633649ea6254">reserved_49_63</a>               : 15;
<a name="l04498"></a>04498     uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#aa78baf153cbb45d0a6b4760127054681">iobit</a>                        : 1;  <span class="comment">/**&lt; A 1 or 0 can be written here but this will always</span>
<a name="l04499"></a>04499 <span class="comment">                                                         read as &apos;0&apos;. */</span>
<a name="l04500"></a>04500     uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#ade71ec38a6871b793b57e4e3f91694df">wr_addr</a>                      : 45; <span class="comment">/**&lt; The address that will be written to when the</span>
<a name="l04501"></a>04501 <span class="comment">                                                         PCI_WIN_WR_DATA register is written.</span>
<a name="l04502"></a>04502 <span class="comment">                                                         [47:40] = NCB_ID</span>
<a name="l04503"></a>04503 <span class="comment">                                                         [39:3]  = Address</span>
<a name="l04504"></a>04504 <span class="comment">                                                         When [47:43] == NPI &amp; [42:0] == 0 bits [39:0] are:</span>
<a name="l04505"></a>04505 <span class="comment">                                                              [39:32] == x, Not Used</span>
<a name="l04506"></a>04506 <span class="comment">                                                              [31:27] == RSL_ID</span>
<a name="l04507"></a>04507 <span class="comment">                                                              [12:3]  == RSL Register Offset</span>
<a name="l04508"></a>04508 <span class="comment">                                                              [2:0]   == x, Not Used */</span>
<a name="l04509"></a>04509     uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#a259f3589c62ada61390297d30fb63b16">reserved_0_2</a>                 : 3;
<a name="l04510"></a>04510 <span class="preprocessor">#else</span>
<a name="l04511"></a><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#a259f3589c62ada61390297d30fb63b16">04511</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#a259f3589c62ada61390297d30fb63b16">reserved_0_2</a>                 : 3;
<a name="l04512"></a><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#ade71ec38a6871b793b57e4e3f91694df">04512</a>     uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#ade71ec38a6871b793b57e4e3f91694df">wr_addr</a>                      : 45;
<a name="l04513"></a><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#aa78baf153cbb45d0a6b4760127054681">04513</a>     uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#aa78baf153cbb45d0a6b4760127054681">iobit</a>                        : 1;
<a name="l04514"></a><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#a911805b917682f892420633649ea6254">04514</a>     uint64_t <a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html#a911805b917682f892420633649ea6254">reserved_49_63</a>               : 15;
<a name="l04515"></a>04515 <span class="preprocessor">#endif</span>
<a name="l04516"></a>04516 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__win__wr__addr.html#a3ae924c2c7775201f44857f466fcd70c">s</a>;
<a name="l04517"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#aad7f1403ce349cc9ac4814058622cb1a">04517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a>         <a class="code" href="unioncvmx__pci__win__wr__addr.html#aad7f1403ce349cc9ac4814058622cb1a">cn30xx</a>;
<a name="l04518"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#a2133d89a7cb37efecf6ff19ce5911284">04518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a>         <a class="code" href="unioncvmx__pci__win__wr__addr.html#a2133d89a7cb37efecf6ff19ce5911284">cn31xx</a>;
<a name="l04519"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#a83b5b763f8689b5d088b6bd4303885b9">04519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a>         <a class="code" href="unioncvmx__pci__win__wr__addr.html#a83b5b763f8689b5d088b6bd4303885b9">cn38xx</a>;
<a name="l04520"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#af93687f2810717932896305f1341ad6d">04520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a>         <a class="code" href="unioncvmx__pci__win__wr__addr.html#af93687f2810717932896305f1341ad6d">cn38xxp2</a>;
<a name="l04521"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#a7e2110e51538465b7697d7f4fdddd522">04521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a>         <a class="code" href="unioncvmx__pci__win__wr__addr.html#a7e2110e51538465b7697d7f4fdddd522">cn50xx</a>;
<a name="l04522"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#a26e9a3c793d10978e3809da96e4e9dea">04522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a>         <a class="code" href="unioncvmx__pci__win__wr__addr.html#a26e9a3c793d10978e3809da96e4e9dea">cn58xx</a>;
<a name="l04523"></a><a class="code" href="unioncvmx__pci__win__wr__addr.html#af87ec4f02ec77fb4d5fed8a9019143c5">04523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__addr_1_1cvmx__pci__win__wr__addr__s.html">cvmx_pci_win_wr_addr_s</a>         <a class="code" href="unioncvmx__pci__win__wr__addr.html#af87ec4f02ec77fb4d5fed8a9019143c5">cn58xxp1</a>;
<a name="l04524"></a>04524 };
<a name="l04525"></a><a class="code" href="cvmx-pci-defs_8h.html#a3c0c845310ed6e0fd965b868490d1352">04525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__wr__addr.html" title="cvmx_pci_win_wr_addr">cvmx_pci_win_wr_addr</a> <a class="code" href="unioncvmx__pci__win__wr__addr.html" title="cvmx_pci_win_wr_addr">cvmx_pci_win_wr_addr_t</a>;
<a name="l04526"></a>04526 <span class="comment"></span>
<a name="l04527"></a>04527 <span class="comment">/**</span>
<a name="l04528"></a>04528 <span class="comment"> * cvmx_pci_win_wr_data</span>
<a name="l04529"></a>04529 <span class="comment"> *</span>
<a name="l04530"></a>04530 <span class="comment"> * PCI_WIN_WR_DATA = PCI Window Write Data Register</span>
<a name="l04531"></a>04531 <span class="comment"> *</span>
<a name="l04532"></a>04532 <span class="comment"> * Contains the data to write to the address located in the PCI_WIN_WR_ADDR Register.</span>
<a name="l04533"></a>04533 <span class="comment"> * Writing the least-significant-byte of this register will cause a write operation to take place.</span>
<a name="l04534"></a>04534 <span class="comment"> */</span>
<a name="l04535"></a><a class="code" href="unioncvmx__pci__win__wr__data.html">04535</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__wr__data.html" title="cvmx_pci_win_wr_data">cvmx_pci_win_wr_data</a> {
<a name="l04536"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#a653b3292e46452f26e01840b1f8cb6c9">04536</a>     uint64_t <a class="code" href="unioncvmx__pci__win__wr__data.html#a653b3292e46452f26e01840b1f8cb6c9">u64</a>;
<a name="l04537"></a><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">04537</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a> {
<a name="l04538"></a>04538 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04539"></a>04539 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html#a7f9415d1e751c6ce4c7c028ac954be3f">wr_data</a>                      : 64; <span class="comment">/**&lt; The data to be written. Whenever the LSB of this</span>
<a name="l04540"></a>04540 <span class="comment">                                                         register is written, the Window Write will take</span>
<a name="l04541"></a>04541 <span class="comment">                                                         place. */</span>
<a name="l04542"></a>04542 <span class="preprocessor">#else</span>
<a name="l04543"></a><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html#a7f9415d1e751c6ce4c7c028ac954be3f">04543</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html#a7f9415d1e751c6ce4c7c028ac954be3f">wr_data</a>                      : 64;
<a name="l04544"></a>04544 <span class="preprocessor">#endif</span>
<a name="l04545"></a>04545 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__win__wr__data.html#a03fbd9b1c7bac27d91357775fdbb4d8e">s</a>;
<a name="l04546"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#aca36e55b0b29cbddf6d2c3bd1df10622">04546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a>         <a class="code" href="unioncvmx__pci__win__wr__data.html#aca36e55b0b29cbddf6d2c3bd1df10622">cn30xx</a>;
<a name="l04547"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#af1be6323b8ad771a7b19f2b680e2cb43">04547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a>         <a class="code" href="unioncvmx__pci__win__wr__data.html#af1be6323b8ad771a7b19f2b680e2cb43">cn31xx</a>;
<a name="l04548"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#a1a7c4975ff6c7284642531692858a581">04548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a>         <a class="code" href="unioncvmx__pci__win__wr__data.html#a1a7c4975ff6c7284642531692858a581">cn38xx</a>;
<a name="l04549"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#a1c04b64cf581b195d57316e4fdb828e1">04549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a>         <a class="code" href="unioncvmx__pci__win__wr__data.html#a1c04b64cf581b195d57316e4fdb828e1">cn38xxp2</a>;
<a name="l04550"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#ae560a088b21cd7c34bbcc030d5c62212">04550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a>         <a class="code" href="unioncvmx__pci__win__wr__data.html#ae560a088b21cd7c34bbcc030d5c62212">cn50xx</a>;
<a name="l04551"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#ac4a6a235db89f6c845a34bbe760fac7c">04551</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a>         <a class="code" href="unioncvmx__pci__win__wr__data.html#ac4a6a235db89f6c845a34bbe760fac7c">cn58xx</a>;
<a name="l04552"></a><a class="code" href="unioncvmx__pci__win__wr__data.html#a1d957de063c9537fb06d9d4d28f1ee53">04552</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__data_1_1cvmx__pci__win__wr__data__s.html">cvmx_pci_win_wr_data_s</a>         <a class="code" href="unioncvmx__pci__win__wr__data.html#a1d957de063c9537fb06d9d4d28f1ee53">cn58xxp1</a>;
<a name="l04553"></a>04553 };
<a name="l04554"></a><a class="code" href="cvmx-pci-defs_8h.html#ade88f3c06997abf24489426e9afe2fef">04554</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__wr__data.html" title="cvmx_pci_win_wr_data">cvmx_pci_win_wr_data</a> <a class="code" href="unioncvmx__pci__win__wr__data.html" title="cvmx_pci_win_wr_data">cvmx_pci_win_wr_data_t</a>;
<a name="l04555"></a>04555 <span class="comment"></span>
<a name="l04556"></a>04556 <span class="comment">/**</span>
<a name="l04557"></a>04557 <span class="comment"> * cvmx_pci_win_wr_mask</span>
<a name="l04558"></a>04558 <span class="comment"> *</span>
<a name="l04559"></a>04559 <span class="comment"> * PCI_WIN_WR_MASK = PCI Window Write Mask Register</span>
<a name="l04560"></a>04560 <span class="comment"> *</span>
<a name="l04561"></a>04561 <span class="comment"> * Contains the mask for the data in the PCI_WIN_WR_DATA Register.</span>
<a name="l04562"></a>04562 <span class="comment"> */</span>
<a name="l04563"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html">04563</a> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__wr__mask.html" title="cvmx_pci_win_wr_mask">cvmx_pci_win_wr_mask</a> {
<a name="l04564"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#aea5aaff1a10bf1d68906285f8c45f57e">04564</a>     uint64_t <a class="code" href="unioncvmx__pci__win__wr__mask.html#aea5aaff1a10bf1d68906285f8c45f57e">u64</a>;
<a name="l04565"></a><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">04565</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a> {
<a name="l04566"></a>04566 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l04567"></a>04567 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html#a0bcf7b24e580124f5909289ea767d198">reserved_8_63</a>                : 56;
<a name="l04568"></a>04568     uint64_t <a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html#a91f5e74a94fdbc4240ef0caf8253f695">wr_mask</a>                      : 8;  <span class="comment">/**&lt; The data to be written. When a bit is set &apos;1&apos;</span>
<a name="l04569"></a>04569 <span class="comment">                                                         the corresponding byte will not be written. */</span>
<a name="l04570"></a>04570 <span class="preprocessor">#else</span>
<a name="l04571"></a><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html#a91f5e74a94fdbc4240ef0caf8253f695">04571</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html#a91f5e74a94fdbc4240ef0caf8253f695">wr_mask</a>                      : 8;
<a name="l04572"></a><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html#a0bcf7b24e580124f5909289ea767d198">04572</a>     uint64_t <a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html#a0bcf7b24e580124f5909289ea767d198">reserved_8_63</a>                : 56;
<a name="l04573"></a>04573 <span class="preprocessor">#endif</span>
<a name="l04574"></a>04574 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__pci__win__wr__mask.html#ade4e39de61a16fff28cd0fa4147ad174">s</a>;
<a name="l04575"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#adf450888cdc2c4eb7f5dc212c60e35aa">04575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a>         <a class="code" href="unioncvmx__pci__win__wr__mask.html#adf450888cdc2c4eb7f5dc212c60e35aa">cn30xx</a>;
<a name="l04576"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#a397fc79ea7f732ed887a3caeff7ef74e">04576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a>         <a class="code" href="unioncvmx__pci__win__wr__mask.html#a397fc79ea7f732ed887a3caeff7ef74e">cn31xx</a>;
<a name="l04577"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#af85a772646bcaa5666993ace21b7c562">04577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a>         <a class="code" href="unioncvmx__pci__win__wr__mask.html#af85a772646bcaa5666993ace21b7c562">cn38xx</a>;
<a name="l04578"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#a07773b1b2c426b2e322c5c3c557e7242">04578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a>         <a class="code" href="unioncvmx__pci__win__wr__mask.html#a07773b1b2c426b2e322c5c3c557e7242">cn38xxp2</a>;
<a name="l04579"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#acf3be0ec91a3902d0c2e60a60750fe97">04579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a>         <a class="code" href="unioncvmx__pci__win__wr__mask.html#acf3be0ec91a3902d0c2e60a60750fe97">cn50xx</a>;
<a name="l04580"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#a5cdaf9b84ee4bf9a2fe7a004fc796a08">04580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a>         <a class="code" href="unioncvmx__pci__win__wr__mask.html#a5cdaf9b84ee4bf9a2fe7a004fc796a08">cn58xx</a>;
<a name="l04581"></a><a class="code" href="unioncvmx__pci__win__wr__mask.html#a39ab4b6ebeeb494d3f7720afe2535d2a">04581</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__pci__win__wr__mask_1_1cvmx__pci__win__wr__mask__s.html">cvmx_pci_win_wr_mask_s</a>         <a class="code" href="unioncvmx__pci__win__wr__mask.html#a39ab4b6ebeeb494d3f7720afe2535d2a">cn58xxp1</a>;
<a name="l04582"></a>04582 };
<a name="l04583"></a><a class="code" href="cvmx-pci-defs_8h.html#a7c67ca77757039257ddfc7f8dc390380">04583</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__pci__win__wr__mask.html" title="cvmx_pci_win_wr_mask">cvmx_pci_win_wr_mask</a> <a class="code" href="unioncvmx__pci__win__wr__mask.html" title="cvmx_pci_win_wr_mask">cvmx_pci_win_wr_mask_t</a>;
<a name="l04584"></a>04584 
<a name="l04585"></a>04585 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
