<stg><name>top_kernel_Pipeline_VITIS_LOOP_46_3_VITIS_LOOP_48_4</name>


<trans_list>

<trans id="179" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %jb = alloca i32 1

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46

]]></Node>
<StgValue><ssdm name="sext_ln46_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln46_cast = sext i62 %sext_ln46_read

]]></Node>
<StgValue><ssdm name="sext_ln46_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_13, i32 32, i32 16, i32 64, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:17 %store_ln46 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:18 %store_ln48 = store i7 0, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i24 0, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body16:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body16:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body16:2 %icmp_ln46 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body16:3 %add_ln46_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:4 %br_ln46 = br i1 %icmp_ln46, void %for.end60, void %for.body72.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end60:4 %A_addr = getelementptr i32 %A, i64 %sext_ln46_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx5418.exit:0 %store_ln46 = store i13 %add_ln46_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end60:28 %A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="32">
<![CDATA[
for.end60:32 %a0 = trunc i32 %A_addr_read

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
for.body72.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.end60:0 %p_load = load i24 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.end60:1 %jb_load = load i7 %jb

]]></Node>
<StgValue><ssdm name="jb_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.end60:2 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="7">
<![CDATA[
for.end60:3 %empty_29 = trunc i7 %jb_load

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.end60:5 %add_ln46 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.end60:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.end60:9 %select_ln46 = select i1 %tmp, i6 0, i6 %empty_29

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="6">
<![CDATA[
for.end60:10 %zext_ln46_1 = zext i6 %select_ln46

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.end60:11 %select_ln46_1 = select i1 %tmp, i24 0, i24 %p_load

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.end60:12 %select_ln46_2 = select i1 %tmp, i9 %add_ln46, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="9">
<![CDATA[
for.end60:13 %trunc_ln46 = trunc i9 %select_ln46_2

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="9">
<![CDATA[
for.end60:14 %zext_ln46 = zext i9 %select_ln46_2

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="6">
<![CDATA[
for.end60:15 %trunc_ln48 = trunc i6 %select_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end60:17 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln46, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.end60:18 %tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln46, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
for.end60:19 %zext_ln55 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:20 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end60:29 %A_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="32">
<![CDATA[
for.end60:33 %a1 = trunc i32 %A_addr_read_1

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end60:36 %icmp_ln55 = icmp_eq  i3 %trunc_ln48, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end60:37 %br_ln55 = br i1 %icmp_ln55, void %arrayidx5418.case.7, void %arrayidx5418.case.3

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.7:0 %store_ln55 = store i24 %a0, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.3:0 %store_ln55 = store i24 %a0, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:0 %sext_ln61 = sext i24 %select_ln46_1

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:1 %sext_ln61_1 = sext i24 %a0

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx5418.exit:2 %add_ln61 = add i24 %a0, i24 %select_ln46_1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx5418.exit:3 %add_ln61_1 = add i25 %sext_ln61_1, i25 %sext_ln61

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:4 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln61_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:5 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln61, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:6 %xor_ln61 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:7 %and_ln61 = and i1 %tmp_75, i1 %xor_ln61

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:8 %xor_ln61_1 = xor i1 %tmp_74, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="xor_ln61_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:9 %select_ln61 = select i1 %and_ln61, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:10 %select_ln61_1 = select i1 %xor_ln61_1, i24 %select_ln61, i24 %add_ln61

]]></Node>
<StgValue><ssdm name="select_ln61_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx5418.exit:44 %add_ln48 = add i7 %zext_ln46_1, i7 4

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:45 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln48, i32 6

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx5418.exit:56 %denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="denom_row_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5418.exit:57 %br_ln48 = br i1 %tmp_82, void %new.latch.arrayidx5418.exit, void %last.iter.arrayidx5418.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx5418.exit:1 %store_ln46 = store i9 %select_ln46_2, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx5418.exit:2 %store_ln48 = store i7 %add_ln48, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:21 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:22 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:23 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:25 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:26 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end60:27 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end60:30 %A_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="32">
<![CDATA[
for.end60:34 %a2 = trunc i32 %A_addr_read_2

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.7:1 %store_ln56 = store i24 %a1, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.3:1 %store_ln56 = store i24 %a1, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:11 %sext_ln62 = sext i24 %select_ln61_1

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:12 %sext_ln62_1 = sext i24 %a1

]]></Node>
<StgValue><ssdm name="sext_ln62_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx5418.exit:13 %add_ln62 = add i24 %select_ln61_1, i24 %a1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx5418.exit:14 %add_ln62_1 = add i25 %sext_ln62, i25 %sext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:15 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln62_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:16 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln62, i32 23

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:17 %xor_ln62 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln62"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:18 %and_ln62 = and i1 %tmp_77, i1 %xor_ln62

]]></Node>
<StgValue><ssdm name="and_ln62"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:19 %xor_ln62_1 = xor i1 %tmp_76, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="xor_ln62_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:20 %select_ln62 = select i1 %and_ln62, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:21 %select_ln62_1 = select i1 %xor_ln62_1, i24 %select_ln62, i24 %add_ln62

]]></Node>
<StgValue><ssdm name="select_ln62_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end60:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_3_VITIS_LOOP_48_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end60:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end60:16 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end60:31 %A_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr

]]></Node>
<StgValue><ssdm name="A_addr_read_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="32">
<![CDATA[
for.end60:35 %a3 = trunc i32 %A_addr_read_3

]]></Node>
<StgValue><ssdm name="a3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.7:2 %store_ln57 = store i24 %a2, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.3:2 %store_ln57 = store i24 %a2, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:22 %sext_ln63 = sext i24 %select_ln62_1

]]></Node>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:23 %sext_ln63_1 = sext i24 %a2

]]></Node>
<StgValue><ssdm name="sext_ln63_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx5418.exit:24 %add_ln63 = add i24 %select_ln62_1, i24 %a2

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx5418.exit:25 %add_ln63_1 = add i25 %sext_ln63, i25 %sext_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:26 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln63_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:27 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln63, i32 23

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:28 %xor_ln63 = xor i1 %tmp_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln63"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:29 %and_ln63 = and i1 %tmp_79, i1 %xor_ln63

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:30 %xor_ln63_1 = xor i1 %tmp_78, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="xor_ln63_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:31 %select_ln63 = select i1 %and_ln63, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:32 %select_ln63_1 = select i1 %xor_ln63_1, i24 %select_ln63, i24 %add_ln63

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="119" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.7:3 %store_ln58 = store i24 %a3, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5418.case.7:4 %br_ln58 = br void %arrayidx5418.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
arrayidx5418.case.3:3 %store_ln58 = store i24 %a3, i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5418.case.3:4 %br_ln58 = br void %arrayidx5418.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:33 %sext_ln64 = sext i24 %select_ln63_1

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:34 %sext_ln64_1 = sext i24 %a3

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx5418.exit:35 %add_ln64 = add i24 %select_ln63_1, i24 %a3

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx5418.exit:36 %add_ln64_1 = add i25 %sext_ln64, i25 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:37 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln64_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:38 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln64, i32 23

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:39 %xor_ln64 = xor i1 %tmp_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln64"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:40 %and_ln64 = and i1 %tmp_81, i1 %xor_ln64

]]></Node>
<StgValue><ssdm name="and_ln64"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:41 %xor_ln64_1 = xor i1 %tmp_80, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="xor_ln64_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:42 %select_ln64 = select i1 %and_ln64, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:43 %select_ln64_1 = select i1 %xor_ln64_1, i24 %select_ln64, i24 %add_ln64

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="25" op_0_bw="24">
<![CDATA[
arrayidx5418.exit:46 %sext_ln66 = sext i24 %select_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayidx5418.exit:47 %add_ln66 = add i25 %sext_ln66, i25 16384

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:48 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln66, i32 24

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="25">
<![CDATA[
arrayidx5418.exit:49 %trunc_ln66 = trunc i25 %add_ln66

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
arrayidx5418.exit:50 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln66, i32 23

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:51 %xor_ln66 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:52 %and_ln66 = and i1 %tmp_84, i1 %xor_ln66

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx5418.exit:53 %xor_ln66_1 = xor i1 %tmp_83, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:54 %select_ln66 = select i1 %and_ln66, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
arrayidx5418.exit:55 %select_ln66_1 = select i1 %xor_ln66_1, i24 %select_ln66, i24 %trunc_ln66

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="8">
<![CDATA[
last.iter.arrayidx5418.exit:0 %store_ln66 = store i24 %select_ln66_1, i8 %denom_row_addr

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
last.iter.arrayidx5418.exit:1 %br_ln48 = br void %new.latch.arrayidx5418.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.arrayidx5418.exit:3 %store_ln64 = store i24 %select_ln64_1, i24 %empty

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
new.latch.arrayidx5418.exit:4 %br_ln48 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="180" name="A" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="sext_ln46" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln46"/></StgValue>
</port>
<port id="182" name="denom_row" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="192" from="StgValue_191" to="empty" fromId="191" toId="9">
</dataflow>
<dataflow id="193" from="StgValue_191" to="jb" fromId="191" toId="10">
</dataflow>
<dataflow id="194" from="StgValue_191" to="i" fromId="191" toId="11">
</dataflow>
<dataflow id="195" from="StgValue_191" to="indvar_flatten" fromId="191" toId="12">
</dataflow>
<dataflow id="197" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln46_read" fromId="196" toId="13">
</dataflow>
<dataflow id="198" from="sext_ln46" to="sext_ln46_read" fromId="181" toId="13">
</dataflow>
<dataflow id="199" from="sext_ln46_read" to="sext_ln46_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="15">
</dataflow>
<dataflow id="202" from="denom_row" to="specmemcore_ln0" fromId="182" toId="15">
</dataflow>
<dataflow id="204" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="15">
</dataflow>
<dataflow id="206" from="StgValue_205" to="specmemcore_ln0" fromId="205" toId="15">
</dataflow>
<dataflow id="208" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="15">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="16">
</dataflow>
<dataflow id="210" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="specmemcore_ln0" fromId="183" toId="16">
</dataflow>
<dataflow id="211" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="16">
</dataflow>
<dataflow id="213" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="16">
</dataflow>
<dataflow id="214" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="16">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="17">
</dataflow>
<dataflow id="216" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="specmemcore_ln0" fromId="184" toId="17">
</dataflow>
<dataflow id="217" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="17">
</dataflow>
<dataflow id="218" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="17">
</dataflow>
<dataflow id="219" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="17">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="18">
</dataflow>
<dataflow id="221" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="specmemcore_ln0" fromId="185" toId="18">
</dataflow>
<dataflow id="222" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="18">
</dataflow>
<dataflow id="223" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="18">
</dataflow>
<dataflow id="224" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="18">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="19">
</dataflow>
<dataflow id="226" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="specmemcore_ln0" fromId="186" toId="19">
</dataflow>
<dataflow id="227" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="19">
</dataflow>
<dataflow id="228" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="19">
</dataflow>
<dataflow id="229" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="19">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="20">
</dataflow>
<dataflow id="231" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="specmemcore_ln0" fromId="187" toId="20">
</dataflow>
<dataflow id="232" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="20">
</dataflow>
<dataflow id="233" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="20">
</dataflow>
<dataflow id="234" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="20">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="21">
</dataflow>
<dataflow id="236" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="specmemcore_ln0" fromId="188" toId="21">
</dataflow>
<dataflow id="237" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="21">
</dataflow>
<dataflow id="238" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="21">
</dataflow>
<dataflow id="239" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="21">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="22">
</dataflow>
<dataflow id="241" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="specmemcore_ln0" fromId="189" toId="22">
</dataflow>
<dataflow id="242" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="22">
</dataflow>
<dataflow id="243" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="22">
</dataflow>
<dataflow id="244" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="22">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="200" toId="23">
</dataflow>
<dataflow id="246" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="specmemcore_ln0" fromId="190" toId="23">
</dataflow>
<dataflow id="247" from="StgValue_203" to="specmemcore_ln0" fromId="203" toId="23">
</dataflow>
<dataflow id="248" from="StgValue_212" to="specmemcore_ln0" fromId="212" toId="23">
</dataflow>
<dataflow id="249" from="StgValue_207" to="specmemcore_ln0" fromId="207" toId="23">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="250" toId="24">
</dataflow>
<dataflow id="252" from="A" to="specinterface_ln0" fromId="180" toId="24">
</dataflow>
<dataflow id="254" from="empty_2" to="specinterface_ln0" fromId="253" toId="24">
</dataflow>
<dataflow id="256" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="24">
</dataflow>
<dataflow id="257" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="24">
</dataflow>
<dataflow id="259" from="empty_13" to="specinterface_ln0" fromId="258" toId="24">
</dataflow>
<dataflow id="260" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="24">
</dataflow>
<dataflow id="261" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="24">
</dataflow>
<dataflow id="263" from="empty_0" to="specinterface_ln0" fromId="262" toId="24">
</dataflow>
<dataflow id="265" from="empty_8" to="specinterface_ln0" fromId="264" toId="24">
</dataflow>
<dataflow id="266" from="empty_13" to="specinterface_ln0" fromId="258" toId="24">
</dataflow>
<dataflow id="268" from="StgValue_267" to="specinterface_ln0" fromId="267" toId="24">
</dataflow>
<dataflow id="270" from="StgValue_269" to="specinterface_ln0" fromId="269" toId="24">
</dataflow>
<dataflow id="272" from="StgValue_271" to="specinterface_ln0" fromId="271" toId="24">
</dataflow>
<dataflow id="273" from="StgValue_269" to="specinterface_ln0" fromId="269" toId="24">
</dataflow>
<dataflow id="274" from="empty_13" to="specinterface_ln0" fromId="258" toId="24">
</dataflow>
<dataflow id="275" from="empty_13" to="specinterface_ln0" fromId="258" toId="24">
</dataflow>
<dataflow id="277" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="24">
</dataflow>
<dataflow id="278" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="24">
</dataflow>
<dataflow id="279" from="StgValue_255" to="specinterface_ln0" fromId="255" toId="24">
</dataflow>
<dataflow id="281" from="StgValue_280" to="store_ln0" fromId="280" toId="25">
</dataflow>
<dataflow id="282" from="indvar_flatten" to="store_ln0" fromId="12" toId="25">
</dataflow>
<dataflow id="284" from="StgValue_283" to="store_ln46" fromId="283" toId="26">
</dataflow>
<dataflow id="285" from="i" to="store_ln46" fromId="11" toId="26">
</dataflow>
<dataflow id="287" from="StgValue_286" to="store_ln48" fromId="286" toId="27">
</dataflow>
<dataflow id="288" from="jb" to="store_ln48" fromId="10" toId="27">
</dataflow>
<dataflow id="290" from="StgValue_289" to="store_ln0" fromId="289" toId="28">
</dataflow>
<dataflow id="291" from="empty" to="store_ln0" fromId="9" toId="28">
</dataflow>
<dataflow id="292" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="30">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="293" toId="31">
</dataflow>
<dataflow id="295" from="A" to="specbitsmap_ln0" fromId="180" toId="31">
</dataflow>
<dataflow id="296" from="indvar_flatten_load" to="icmp_ln46" fromId="30" toId="32">
</dataflow>
<dataflow id="298" from="StgValue_297" to="icmp_ln46" fromId="297" toId="32">
</dataflow>
<dataflow id="299" from="indvar_flatten_load" to="add_ln46_1" fromId="30" toId="33">
</dataflow>
<dataflow id="301" from="StgValue_300" to="add_ln46_1" fromId="300" toId="33">
</dataflow>
<dataflow id="302" from="icmp_ln46" to="br_ln46" fromId="32" toId="34">
</dataflow>
<dataflow id="303" from="A" to="A_addr" fromId="180" toId="35">
</dataflow>
<dataflow id="304" from="sext_ln46_cast" to="A_addr" fromId="14" toId="35">
</dataflow>
<dataflow id="305" from="add_ln46_1" to="store_ln46" fromId="33" toId="36">
</dataflow>
<dataflow id="306" from="indvar_flatten" to="store_ln46" fromId="12" toId="36">
</dataflow>
<dataflow id="308" from="_ssdm_op_Read.m_axi.p1i32" to="A_addr_read" fromId="307" toId="37">
</dataflow>
<dataflow id="309" from="A_addr" to="A_addr_read" fromId="35" toId="37">
</dataflow>
<dataflow id="310" from="A_addr_read" to="a0" fromId="37" toId="38">
</dataflow>
<dataflow id="311" from="empty" to="p_load" fromId="9" toId="39">
</dataflow>
<dataflow id="312" from="jb" to="jb_load" fromId="10" toId="40">
</dataflow>
<dataflow id="313" from="i" to="i_load" fromId="11" toId="41">
</dataflow>
<dataflow id="314" from="jb_load" to="empty_29" fromId="40" toId="42">
</dataflow>
<dataflow id="315" from="i_load" to="add_ln46" fromId="41" toId="43">
</dataflow>
<dataflow id="317" from="StgValue_316" to="add_ln46" fromId="316" toId="43">
</dataflow>
<dataflow id="319" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="318" toId="44">
</dataflow>
<dataflow id="320" from="jb_load" to="tmp" fromId="40" toId="44">
</dataflow>
<dataflow id="322" from="StgValue_321" to="tmp" fromId="321" toId="44">
</dataflow>
<dataflow id="323" from="tmp" to="select_ln46" fromId="44" toId="45">
</dataflow>
<dataflow id="325" from="StgValue_324" to="select_ln46" fromId="324" toId="45">
</dataflow>
<dataflow id="326" from="empty_29" to="select_ln46" fromId="42" toId="45">
</dataflow>
<dataflow id="327" from="select_ln46" to="zext_ln46_1" fromId="45" toId="46">
</dataflow>
<dataflow id="328" from="tmp" to="select_ln46_1" fromId="44" toId="47">
</dataflow>
<dataflow id="329" from="StgValue_289" to="select_ln46_1" fromId="289" toId="47">
</dataflow>
<dataflow id="330" from="p_load" to="select_ln46_1" fromId="39" toId="47">
</dataflow>
<dataflow id="331" from="tmp" to="select_ln46_2" fromId="44" toId="48">
</dataflow>
<dataflow id="332" from="add_ln46" to="select_ln46_2" fromId="43" toId="48">
</dataflow>
<dataflow id="333" from="i_load" to="select_ln46_2" fromId="41" toId="48">
</dataflow>
<dataflow id="334" from="select_ln46_2" to="trunc_ln46" fromId="48" toId="49">
</dataflow>
<dataflow id="335" from="select_ln46_2" to="zext_ln46" fromId="48" toId="50">
</dataflow>
<dataflow id="336" from="select_ln46" to="trunc_ln48" fromId="45" toId="51">
</dataflow>
<dataflow id="338" from="_ssdm_op_PartSelect.i3.i6.i32.i32" to="lshr_ln" fromId="337" toId="52">
</dataflow>
<dataflow id="339" from="select_ln46" to="lshr_ln" fromId="45" toId="52">
</dataflow>
<dataflow id="341" from="StgValue_340" to="lshr_ln" fromId="340" toId="52">
</dataflow>
<dataflow id="343" from="StgValue_342" to="lshr_ln" fromId="342" toId="52">
</dataflow>
<dataflow id="345" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="tmp_7" fromId="344" toId="53">
</dataflow>
<dataflow id="346" from="trunc_ln46" to="tmp_7" fromId="49" toId="53">
</dataflow>
<dataflow id="347" from="lshr_ln" to="tmp_7" fromId="52" toId="53">
</dataflow>
<dataflow id="348" from="tmp_7" to="zext_ln55" fromId="53" toId="54">
</dataflow>
<dataflow id="349" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" fromId="183" toId="55">
</dataflow>
<dataflow id="351" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" fromId="350" toId="55">
</dataflow>
<dataflow id="352" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="353" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="187" toId="56">
</dataflow>
<dataflow id="354" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="350" toId="56">
</dataflow>
<dataflow id="355" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" fromId="54" toId="56">
</dataflow>
<dataflow id="356" from="_ssdm_op_Read.m_axi.p1i32" to="A_addr_read_1" fromId="307" toId="57">
</dataflow>
<dataflow id="357" from="A_addr" to="A_addr_read_1" fromId="35" toId="57">
</dataflow>
<dataflow id="358" from="A_addr_read_1" to="a1" fromId="57" toId="58">
</dataflow>
<dataflow id="359" from="trunc_ln48" to="icmp_ln55" fromId="51" toId="59">
</dataflow>
<dataflow id="361" from="StgValue_360" to="icmp_ln55" fromId="360" toId="59">
</dataflow>
<dataflow id="362" from="icmp_ln55" to="br_ln55" fromId="59" toId="60">
</dataflow>
<dataflow id="363" from="a0" to="store_ln55" fromId="38" toId="61">
</dataflow>
<dataflow id="364" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" to="store_ln55" fromId="56" toId="61">
</dataflow>
<dataflow id="365" from="a0" to="store_ln55" fromId="38" toId="62">
</dataflow>
<dataflow id="366" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_addr" to="store_ln55" fromId="55" toId="62">
</dataflow>
<dataflow id="367" from="select_ln46_1" to="sext_ln61" fromId="47" toId="63">
</dataflow>
<dataflow id="368" from="a0" to="sext_ln61_1" fromId="38" toId="64">
</dataflow>
<dataflow id="369" from="a0" to="add_ln61" fromId="38" toId="65">
</dataflow>
<dataflow id="370" from="select_ln46_1" to="add_ln61" fromId="47" toId="65">
</dataflow>
<dataflow id="371" from="sext_ln61_1" to="add_ln61_1" fromId="64" toId="66">
</dataflow>
<dataflow id="372" from="sext_ln61" to="add_ln61_1" fromId="63" toId="66">
</dataflow>
<dataflow id="374" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_74" fromId="373" toId="67">
</dataflow>
<dataflow id="375" from="add_ln61_1" to="tmp_74" fromId="66" toId="67">
</dataflow>
<dataflow id="377" from="StgValue_376" to="tmp_74" fromId="376" toId="67">
</dataflow>
<dataflow id="379" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_75" fromId="378" toId="68">
</dataflow>
<dataflow id="380" from="add_ln61" to="tmp_75" fromId="65" toId="68">
</dataflow>
<dataflow id="382" from="StgValue_381" to="tmp_75" fromId="381" toId="68">
</dataflow>
<dataflow id="383" from="tmp_74" to="xor_ln61" fromId="67" toId="69">
</dataflow>
<dataflow id="385" from="StgValue_384" to="xor_ln61" fromId="384" toId="69">
</dataflow>
<dataflow id="386" from="tmp_75" to="and_ln61" fromId="68" toId="70">
</dataflow>
<dataflow id="387" from="xor_ln61" to="and_ln61" fromId="69" toId="70">
</dataflow>
<dataflow id="388" from="tmp_74" to="xor_ln61_1" fromId="67" toId="71">
</dataflow>
<dataflow id="389" from="tmp_75" to="xor_ln61_1" fromId="68" toId="71">
</dataflow>
<dataflow id="390" from="and_ln61" to="select_ln61" fromId="70" toId="72">
</dataflow>
<dataflow id="392" from="StgValue_391" to="select_ln61" fromId="391" toId="72">
</dataflow>
<dataflow id="394" from="StgValue_393" to="select_ln61" fromId="393" toId="72">
</dataflow>
<dataflow id="395" from="xor_ln61_1" to="select_ln61_1" fromId="71" toId="73">
</dataflow>
<dataflow id="396" from="select_ln61" to="select_ln61_1" fromId="72" toId="73">
</dataflow>
<dataflow id="397" from="add_ln61" to="select_ln61_1" fromId="65" toId="73">
</dataflow>
<dataflow id="398" from="zext_ln46_1" to="add_ln48" fromId="46" toId="74">
</dataflow>
<dataflow id="400" from="StgValue_399" to="add_ln48" fromId="399" toId="74">
</dataflow>
<dataflow id="401" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_82" fromId="318" toId="75">
</dataflow>
<dataflow id="402" from="add_ln48" to="tmp_82" fromId="74" toId="75">
</dataflow>
<dataflow id="403" from="StgValue_321" to="tmp_82" fromId="321" toId="75">
</dataflow>
<dataflow id="404" from="denom_row" to="denom_row_addr" fromId="182" toId="76">
</dataflow>
<dataflow id="405" from="StgValue_350" to="denom_row_addr" fromId="350" toId="76">
</dataflow>
<dataflow id="406" from="zext_ln46" to="denom_row_addr" fromId="50" toId="76">
</dataflow>
<dataflow id="407" from="tmp_82" to="br_ln48" fromId="75" toId="77">
</dataflow>
<dataflow id="408" from="select_ln46_2" to="store_ln46" fromId="48" toId="78">
</dataflow>
<dataflow id="409" from="i" to="store_ln46" fromId="11" toId="78">
</dataflow>
<dataflow id="410" from="add_ln48" to="store_ln48" fromId="74" toId="79">
</dataflow>
<dataflow id="411" from="jb" to="store_ln48" fromId="10" toId="79">
</dataflow>
<dataflow id="412" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" fromId="184" toId="80">
</dataflow>
<dataflow id="413" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" fromId="350" toId="80">
</dataflow>
<dataflow id="414" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" fromId="54" toId="80">
</dataflow>
<dataflow id="415" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" fromId="185" toId="81">
</dataflow>
<dataflow id="416" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" fromId="350" toId="81">
</dataflow>
<dataflow id="417" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" fromId="54" toId="81">
</dataflow>
<dataflow id="418" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" fromId="186" toId="82">
</dataflow>
<dataflow id="419" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" fromId="350" toId="82">
</dataflow>
<dataflow id="420" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" fromId="54" toId="82">
</dataflow>
<dataflow id="421" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="188" toId="83">
</dataflow>
<dataflow id="422" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="350" toId="83">
</dataflow>
<dataflow id="423" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" fromId="54" toId="83">
</dataflow>
<dataflow id="424" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="189" toId="84">
</dataflow>
<dataflow id="425" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="350" toId="84">
</dataflow>
<dataflow id="426" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" fromId="54" toId="84">
</dataflow>
<dataflow id="427" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="190" toId="85">
</dataflow>
<dataflow id="428" from="StgValue_350" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="350" toId="85">
</dataflow>
<dataflow id="429" from="zext_ln55" to="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" fromId="54" toId="85">
</dataflow>
<dataflow id="430" from="_ssdm_op_Read.m_axi.p1i32" to="A_addr_read_2" fromId="307" toId="86">
</dataflow>
<dataflow id="431" from="A_addr" to="A_addr_read_2" fromId="35" toId="86">
</dataflow>
<dataflow id="432" from="A_addr_read_2" to="a2" fromId="86" toId="87">
</dataflow>
<dataflow id="433" from="a1" to="store_ln56" fromId="58" toId="88">
</dataflow>
<dataflow id="434" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" to="store_ln56" fromId="83" toId="88">
</dataflow>
<dataflow id="435" from="a1" to="store_ln56" fromId="58" toId="89">
</dataflow>
<dataflow id="436" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_addr" to="store_ln56" fromId="80" toId="89">
</dataflow>
<dataflow id="437" from="select_ln61_1" to="sext_ln62" fromId="73" toId="90">
</dataflow>
<dataflow id="438" from="a1" to="sext_ln62_1" fromId="58" toId="91">
</dataflow>
<dataflow id="439" from="select_ln61_1" to="add_ln62" fromId="73" toId="92">
</dataflow>
<dataflow id="440" from="a1" to="add_ln62" fromId="58" toId="92">
</dataflow>
<dataflow id="441" from="sext_ln62" to="add_ln62_1" fromId="90" toId="93">
</dataflow>
<dataflow id="442" from="sext_ln62_1" to="add_ln62_1" fromId="91" toId="93">
</dataflow>
<dataflow id="443" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_76" fromId="373" toId="94">
</dataflow>
<dataflow id="444" from="add_ln62_1" to="tmp_76" fromId="93" toId="94">
</dataflow>
<dataflow id="445" from="StgValue_376" to="tmp_76" fromId="376" toId="94">
</dataflow>
<dataflow id="446" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_77" fromId="378" toId="95">
</dataflow>
<dataflow id="447" from="add_ln62" to="tmp_77" fromId="92" toId="95">
</dataflow>
<dataflow id="448" from="StgValue_381" to="tmp_77" fromId="381" toId="95">
</dataflow>
<dataflow id="449" from="tmp_76" to="xor_ln62" fromId="94" toId="96">
</dataflow>
<dataflow id="450" from="StgValue_384" to="xor_ln62" fromId="384" toId="96">
</dataflow>
<dataflow id="451" from="tmp_77" to="and_ln62" fromId="95" toId="97">
</dataflow>
<dataflow id="452" from="xor_ln62" to="and_ln62" fromId="96" toId="97">
</dataflow>
<dataflow id="453" from="tmp_76" to="xor_ln62_1" fromId="94" toId="98">
</dataflow>
<dataflow id="454" from="tmp_77" to="xor_ln62_1" fromId="95" toId="98">
</dataflow>
<dataflow id="455" from="and_ln62" to="select_ln62" fromId="97" toId="99">
</dataflow>
<dataflow id="456" from="StgValue_391" to="select_ln62" fromId="391" toId="99">
</dataflow>
<dataflow id="457" from="StgValue_393" to="select_ln62" fromId="393" toId="99">
</dataflow>
<dataflow id="458" from="xor_ln62_1" to="select_ln62_1" fromId="98" toId="100">
</dataflow>
<dataflow id="459" from="select_ln62" to="select_ln62_1" fromId="99" toId="100">
</dataflow>
<dataflow id="460" from="add_ln62" to="select_ln62_1" fromId="92" toId="100">
</dataflow>
<dataflow id="462" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="461" toId="101">
</dataflow>
<dataflow id="464" from="VITIS_LOOP_46_3_VITIS_LOOP_48_4_str" to="specloopname_ln0" fromId="463" toId="101">
</dataflow>
<dataflow id="466" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="465" toId="102">
</dataflow>
<dataflow id="468" from="StgValue_467" to="speclooptripcount_ln0" fromId="467" toId="102">
</dataflow>
<dataflow id="469" from="StgValue_467" to="speclooptripcount_ln0" fromId="467" toId="102">
</dataflow>
<dataflow id="470" from="StgValue_467" to="speclooptripcount_ln0" fromId="467" toId="102">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecPipeline" to="specpipeline_ln49" fromId="471" toId="103">
</dataflow>
<dataflow id="473" from="StgValue_191" to="specpipeline_ln49" fromId="191" toId="103">
</dataflow>
<dataflow id="474" from="StgValue_255" to="specpipeline_ln49" fromId="255" toId="103">
</dataflow>
<dataflow id="475" from="StgValue_255" to="specpipeline_ln49" fromId="255" toId="103">
</dataflow>
<dataflow id="476" from="StgValue_255" to="specpipeline_ln49" fromId="255" toId="103">
</dataflow>
<dataflow id="477" from="empty_13" to="specpipeline_ln49" fromId="258" toId="103">
</dataflow>
<dataflow id="478" from="_ssdm_op_Read.m_axi.p1i32" to="A_addr_read_3" fromId="307" toId="104">
</dataflow>
<dataflow id="479" from="A_addr" to="A_addr_read_3" fromId="35" toId="104">
</dataflow>
<dataflow id="480" from="A_addr_read_3" to="a3" fromId="104" toId="105">
</dataflow>
<dataflow id="481" from="a2" to="store_ln57" fromId="87" toId="106">
</dataflow>
<dataflow id="482" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" to="store_ln57" fromId="84" toId="106">
</dataflow>
<dataflow id="483" from="a2" to="store_ln57" fromId="87" toId="107">
</dataflow>
<dataflow id="484" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_addr" to="store_ln57" fromId="81" toId="107">
</dataflow>
<dataflow id="485" from="select_ln62_1" to="sext_ln63" fromId="100" toId="108">
</dataflow>
<dataflow id="486" from="a2" to="sext_ln63_1" fromId="87" toId="109">
</dataflow>
<dataflow id="487" from="select_ln62_1" to="add_ln63" fromId="100" toId="110">
</dataflow>
<dataflow id="488" from="a2" to="add_ln63" fromId="87" toId="110">
</dataflow>
<dataflow id="489" from="sext_ln63" to="add_ln63_1" fromId="108" toId="111">
</dataflow>
<dataflow id="490" from="sext_ln63_1" to="add_ln63_1" fromId="109" toId="111">
</dataflow>
<dataflow id="491" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_78" fromId="373" toId="112">
</dataflow>
<dataflow id="492" from="add_ln63_1" to="tmp_78" fromId="111" toId="112">
</dataflow>
<dataflow id="493" from="StgValue_376" to="tmp_78" fromId="376" toId="112">
</dataflow>
<dataflow id="494" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_79" fromId="378" toId="113">
</dataflow>
<dataflow id="495" from="add_ln63" to="tmp_79" fromId="110" toId="113">
</dataflow>
<dataflow id="496" from="StgValue_381" to="tmp_79" fromId="381" toId="113">
</dataflow>
<dataflow id="497" from="tmp_78" to="xor_ln63" fromId="112" toId="114">
</dataflow>
<dataflow id="498" from="StgValue_384" to="xor_ln63" fromId="384" toId="114">
</dataflow>
<dataflow id="499" from="tmp_79" to="and_ln63" fromId="113" toId="115">
</dataflow>
<dataflow id="500" from="xor_ln63" to="and_ln63" fromId="114" toId="115">
</dataflow>
<dataflow id="501" from="tmp_78" to="xor_ln63_1" fromId="112" toId="116">
</dataflow>
<dataflow id="502" from="tmp_79" to="xor_ln63_1" fromId="113" toId="116">
</dataflow>
<dataflow id="503" from="and_ln63" to="select_ln63" fromId="115" toId="117">
</dataflow>
<dataflow id="504" from="StgValue_391" to="select_ln63" fromId="391" toId="117">
</dataflow>
<dataflow id="505" from="StgValue_393" to="select_ln63" fromId="393" toId="117">
</dataflow>
<dataflow id="506" from="xor_ln63_1" to="select_ln63_1" fromId="116" toId="118">
</dataflow>
<dataflow id="507" from="select_ln63" to="select_ln63_1" fromId="117" toId="118">
</dataflow>
<dataflow id="508" from="add_ln63" to="select_ln63_1" fromId="110" toId="118">
</dataflow>
<dataflow id="509" from="a3" to="store_ln58" fromId="105" toId="119">
</dataflow>
<dataflow id="510" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" to="store_ln58" fromId="85" toId="119">
</dataflow>
<dataflow id="511" from="a3" to="store_ln58" fromId="105" toId="121">
</dataflow>
<dataflow id="512" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_addr" to="store_ln58" fromId="82" toId="121">
</dataflow>
<dataflow id="513" from="select_ln63_1" to="sext_ln64" fromId="118" toId="123">
</dataflow>
<dataflow id="514" from="a3" to="sext_ln64_1" fromId="105" toId="124">
</dataflow>
<dataflow id="515" from="select_ln63_1" to="add_ln64" fromId="118" toId="125">
</dataflow>
<dataflow id="516" from="a3" to="add_ln64" fromId="105" toId="125">
</dataflow>
<dataflow id="517" from="sext_ln64" to="add_ln64_1" fromId="123" toId="126">
</dataflow>
<dataflow id="518" from="sext_ln64_1" to="add_ln64_1" fromId="124" toId="126">
</dataflow>
<dataflow id="519" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_80" fromId="373" toId="127">
</dataflow>
<dataflow id="520" from="add_ln64_1" to="tmp_80" fromId="126" toId="127">
</dataflow>
<dataflow id="521" from="StgValue_376" to="tmp_80" fromId="376" toId="127">
</dataflow>
<dataflow id="522" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_81" fromId="378" toId="128">
</dataflow>
<dataflow id="523" from="add_ln64" to="tmp_81" fromId="125" toId="128">
</dataflow>
<dataflow id="524" from="StgValue_381" to="tmp_81" fromId="381" toId="128">
</dataflow>
<dataflow id="525" from="tmp_80" to="xor_ln64" fromId="127" toId="129">
</dataflow>
<dataflow id="526" from="StgValue_384" to="xor_ln64" fromId="384" toId="129">
</dataflow>
<dataflow id="527" from="tmp_81" to="and_ln64" fromId="128" toId="130">
</dataflow>
<dataflow id="528" from="xor_ln64" to="and_ln64" fromId="129" toId="130">
</dataflow>
<dataflow id="529" from="tmp_80" to="xor_ln64_1" fromId="127" toId="131">
</dataflow>
<dataflow id="530" from="tmp_81" to="xor_ln64_1" fromId="128" toId="131">
</dataflow>
<dataflow id="531" from="and_ln64" to="select_ln64" fromId="130" toId="132">
</dataflow>
<dataflow id="532" from="StgValue_391" to="select_ln64" fromId="391" toId="132">
</dataflow>
<dataflow id="533" from="StgValue_393" to="select_ln64" fromId="393" toId="132">
</dataflow>
<dataflow id="534" from="xor_ln64_1" to="select_ln64_1" fromId="131" toId="133">
</dataflow>
<dataflow id="535" from="select_ln64" to="select_ln64_1" fromId="132" toId="133">
</dataflow>
<dataflow id="536" from="add_ln64" to="select_ln64_1" fromId="125" toId="133">
</dataflow>
<dataflow id="537" from="select_ln64_1" to="sext_ln66" fromId="133" toId="134">
</dataflow>
<dataflow id="538" from="sext_ln66" to="add_ln66" fromId="134" toId="135">
</dataflow>
<dataflow id="540" from="StgValue_539" to="add_ln66" fromId="539" toId="135">
</dataflow>
<dataflow id="541" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_83" fromId="373" toId="136">
</dataflow>
<dataflow id="542" from="add_ln66" to="tmp_83" fromId="135" toId="136">
</dataflow>
<dataflow id="543" from="StgValue_376" to="tmp_83" fromId="376" toId="136">
</dataflow>
<dataflow id="544" from="add_ln66" to="trunc_ln66" fromId="135" toId="137">
</dataflow>
<dataflow id="545" from="_ssdm_op_BitSelect.i1.i25.i32" to="tmp_84" fromId="373" toId="138">
</dataflow>
<dataflow id="546" from="add_ln66" to="tmp_84" fromId="135" toId="138">
</dataflow>
<dataflow id="547" from="StgValue_381" to="tmp_84" fromId="381" toId="138">
</dataflow>
<dataflow id="548" from="tmp_83" to="xor_ln66" fromId="136" toId="139">
</dataflow>
<dataflow id="549" from="StgValue_384" to="xor_ln66" fromId="384" toId="139">
</dataflow>
<dataflow id="550" from="tmp_84" to="and_ln66" fromId="138" toId="140">
</dataflow>
<dataflow id="551" from="xor_ln66" to="and_ln66" fromId="139" toId="140">
</dataflow>
<dataflow id="552" from="tmp_83" to="xor_ln66_1" fromId="136" toId="141">
</dataflow>
<dataflow id="553" from="tmp_84" to="xor_ln66_1" fromId="138" toId="141">
</dataflow>
<dataflow id="554" from="and_ln66" to="select_ln66" fromId="140" toId="142">
</dataflow>
<dataflow id="555" from="StgValue_391" to="select_ln66" fromId="391" toId="142">
</dataflow>
<dataflow id="556" from="StgValue_393" to="select_ln66" fromId="393" toId="142">
</dataflow>
<dataflow id="557" from="xor_ln66_1" to="select_ln66_1" fromId="141" toId="143">
</dataflow>
<dataflow id="558" from="select_ln66" to="select_ln66_1" fromId="142" toId="143">
</dataflow>
<dataflow id="559" from="trunc_ln66" to="select_ln66_1" fromId="137" toId="143">
</dataflow>
<dataflow id="560" from="select_ln66_1" to="store_ln66" fromId="143" toId="144">
</dataflow>
<dataflow id="561" from="denom_row_addr" to="store_ln66" fromId="76" toId="144">
</dataflow>
<dataflow id="562" from="select_ln64_1" to="store_ln64" fromId="133" toId="146">
</dataflow>
<dataflow id="563" from="empty" to="store_ln64" fromId="9" toId="146">
</dataflow>
<dataflow id="564" from="icmp_ln46" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="565" from="icmp_ln46" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="566" from="icmp_ln46" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="567" from="icmp_ln55" to="StgValue_4" fromId="59" toId="4">
</dataflow>
<dataflow id="568" from="icmp_ln46" to="StgValue_5" fromId="32" toId="5">
</dataflow>
<dataflow id="569" from="icmp_ln55" to="StgValue_5" fromId="59" toId="5">
</dataflow>
<dataflow id="570" from="icmp_ln55" to="StgValue_6" fromId="59" toId="6">
</dataflow>
<dataflow id="571" from="icmp_ln55" to="StgValue_7" fromId="59" toId="7">
</dataflow>
<dataflow id="572" from="tmp_82" to="StgValue_7" fromId="75" toId="7">
</dataflow>
</dataflows>


</stg>
