# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
restart -f
# No Design Loaded!
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Load canceled
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of add_32.v was successful with warnings.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
do alu_instruction.do
# Cannot open macro file: alu_instruction.do
do wave_instruction.do
# Error: Required dataset not found: "sim"
# Error: Required dataset not found: "vsim"
# Use the dataset commands to open or alias the required datasets.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:17:21 on Nov 03,2021
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n_wrapper
# Loading work.mux_n
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
add wave -position insertpoint  \
sim:/alu_tb/operand_a \
sim:/alu_tb/operand_b \
sim:/alu_tb/control \
sim:/alu_tb/carry_out \
sim:/alu_tb/overflow \
sim:/alu_tb/zero \
sim:/alu_tb/result \
sim:/alu_tb/curr_opcode
run -all
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n_wrapper
# Loading work.mux_n
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# ** Error: (vsim-3033) Instantiation of 'or_gate_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/alu.v Line: 187
#         Searched libraries:
#             C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/work
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:17:21 on Nov 03,2021
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n_wrapper
# Loading work.mux_n
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.xor_gate
# Loading work.and_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.check_zero
# Loading work.mux16_to_1
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
run -all
add wave -position insertpoint  \
sim:/alu_tb/dut/add_ins/carry_sel/temp_sel
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.or_gate_32
# Loading work.slt
# Loading work.sltu
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux_32_wrapper
# Loading work.mux_n_wrapper
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
add wave -position insertpoint  \
sim:/alu_tb/dut/add_ins/carry_sel/overflow
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n_wrapper
# Loading work.mux_n
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'y'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/lib/or_gate.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/carry_out File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/alu.v Line: 160
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n_wrapper
# Loading work.mux_n
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n_wrapper
# Loading work.mux_n
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
# Compile of add_32.v was successful.
# Compile of alu.v was successful.
# Compile of alu_tb.v was successful.
# Compile of carry_sel.v was successful.
# Compile of check_zero.v was successful.
# Compile of fulladder.v was successful.
# Compile of fulladder_4.v was successful.
# Compile of include.v was successful.
# Compile of mux16_to_1.v was successful.
# Compile of sll.v was successful.
# Compile of slr.v was successful.
# Compile of and_gate.v was successful.
# Compile of and_gate_32.v was successful.
# Compile of and_gate_n.v was successful.
# Compile of dec_n.v was successful.
# Compile of mux.v was successful.
# Compile of mux_32.v was successful.
# Compile of mux_n.v was successful.
# Compile of nand_gate.v was successful.
# Compile of nand_gate_32.v was successful.
# Compile of nand_gate_n.v was successful.
# Compile of nor_gate.v was successful.
# Compile of nor_gate_32.v was successful.
# Compile of nor_gate_n.v was successful.
# Compile of not_gate.v was successful.
# Compile of not_gate_32.v was successful.
# Compile of not_gate_n.v was successful.
# Compile of or_gate.v was successful.
# Compile of or_gate_32.v was successful.
# Compile of or_gate_n.v was successful.
# Compile of xnor_gate.v was successful.
# Compile of xnor_gate_32.v was successful.
# Compile of xnor_gate_n.v was successful.
# Compile of xor_gate.v was successful.
# Compile of xor_gate_32.v was successful.
# Compile of xor_gate_n.v was successful.
# Compile of mux_32_wrapper.v was successful.
# Compile of mux_n_wrapper.v was successful.
# Compile of slt.v was successful.
# Compile of sltu.v was successful.
# Compile of comparator.v was successful.
# 41 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.alu_tb
# Loading work.alu
# Loading work.add_32
# Loading work.carry_sel_32
# Loading work.fulladder_4
# Loading work.or_gate
# Loading work.or_gate_n
# Loading work.xor_gate
# Loading work.xnor_gate
# Loading work.xor_gate_32
# Loading work.and_gate_32
# Loading work.or_gate_32
# Loading work.sll
# Loading work.mux
# Loading work.slr
# Loading work.slt
# Loading work.sltu
# Loading work.check_zero
# Loading work.nor_gate
# Loading work.xor_gate_n
# Loading work.mux16_to_1
# Loading work.mux_32_wrapper
# Loading work.mux_32
# Loading work.fulladder
# Loading work.and_gate
# Loading work.mux_n_wrapper
# Loading work.mux_n
# Loading work.comparator
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_carry_out/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 59
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_4 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 65
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_5 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_1_7 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_2 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_2_3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 109
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_3_1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src0'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'src1'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'z'. The port definition is at: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux_32_wrapper.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/dut/select_overflow/mux_4_0 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/alu/eecs361lib_alu_Verilog/mux16_to_1.v Line: 131
run -all
