Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Fri Apr 03 18:46:05 2015
| Host         : Admin-PC running 64-bit major release  (build 7600)
| Command      : report_timing_summary -warn_on_violation -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 7 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.459        0.000                      0                14584        0.051        0.000                      0                14540        0.333        0.000                       0                  7607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 5.000}        10.000          100.000         
  CLKFBOUT_O            {0.000 5.000}        10.000          100.000         
  CLKFBOUT_O_1          {0.000 5.000}        10.000          100.000         
  PXL_CLK               {0.000 5.000}        10.000          100.000         
  PXL_CLK_1             {0.000 1.000}        2.000           500.000         
    n_0_axi_dispctrl_1  {0.000 4.000}        10.000          100.000         
  vga_pxlclk            {0.000 5.000}        10.000          100.000         
clk_fpga_1              {0.000 3.333}        6.666           150.015         
clk_fpga_2              {0.000 40.769}       81.538          12.264          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                    1.004        0.000                      0                 5294        0.052        0.000                      0                 5294        2.500        0.000                       0                  3378  
  CLKFBOUT_O                                                                                                                                                              8.751        0.000                       0                     2  
  CLKFBOUT_O_1                                                                                                                                                            8.751        0.000                       0                     2  
  PXL_CLK                                                                                                                                                                 7.845        0.000                       0                     2  
  PXL_CLK_1                                                                                                                                                               0.333        0.000                       0                    11  
    n_0_axi_dispctrl_1        4.254        0.000                      0                  806        0.106        0.000                      0                  806        3.500        0.000                       0                   568  
  vga_pxlclk                  4.838        0.000                      0                  556        0.133        0.000                      0                  556        4.500        0.000                       0                   396  
clk_fpga_1                    0.459        0.000                      0                 7646        0.051        0.000                      0                 7646        2.083        0.000                       0                  3222  
clk_fpga_2                   77.398        0.000                      0                   45        0.061        0.000                      0                   45       39.519        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
n_0_axi_dispctrl_1  clk_fpga_0                5.378        0.000                      0                    1        0.817        0.000                      0                    1  
clk_fpga_0          n_0_axi_dispctrl_1        6.403        0.000                      0                   99        0.147        0.000                      0                   99  
clk_fpga_1          n_0_axi_dispctrl_1        5.204        0.000                      0                   11                                                                        
clk_fpga_1          vga_pxlclk                5.248        0.000                      0                   11                                                                        
n_0_axi_dispctrl_1  clk_fpga_1                8.528        0.000                      0                   11                                                                        
vga_pxlclk          clk_fpga_1                8.535        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               3.508        0.000                      0                   93        0.336        0.000                      0                   93  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_i2s_adi_1/U0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 3.369ns (40.816%)  route 4.885ns (59.184%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.308ns = ( 13.308 - 10.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.986     1.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.087 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.674     3.761    system_i/axi_i2s_adi_1/U0/S_AXI_ACLK
    SLICE_X26Y47                                                      r  system_i/axi_i2s_adi_1/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  system_i/axi_i2s_adi_1/U0/cnt_reg[4]/Q
                         net (fo=2, routed)           0.837     5.054    system_i/axi_i2s_adi_1/U0/data4[4]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.710 r  system_i/axi_i2s_adi_1/U0/cnt_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.710    system_i/axi_i2s_adi_1/U0/n_0_cnt_reg[7]_i_3
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.824 r  system_i/axi_i2s_adi_1/U0/cnt_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.824    system_i/axi_i2s_adi_1/U0/n_0_cnt_reg[11]_i_3
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.158 f  system_i/axi_i2s_adi_1/U0/cnt_reg[15]_i_9/O[1]
                         net (fo=7, routed)           0.843     7.001    system_i/axi_i2s_adi_1/U0/n_6_cnt_reg[15]_i_9
    SLICE_X22Y50         LUT2 (Prop_lut2_I1_O)        0.303     7.304 r  system_i/axi_i2s_adi_1/U0/cnt[15]_i_52/O
                         net (fo=1, routed)           0.000     7.304    system_i/axi_i2s_adi_1/U0/n_0_cnt[15]_i_52
    SLICE_X22Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.702 r  system_i/axi_i2s_adi_1/U0/cnt_reg[15]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.702    system_i/axi_i2s_adi_1/U0/n_0_cnt_reg[15]_i_38
    SLICE_X22Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.816 r  system_i/axi_i2s_adi_1/U0/cnt_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.816    system_i/axi_i2s_adi_1/U0/n_0_cnt_reg[15]_i_35
    SLICE_X22Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.930 r  system_i/axi_i2s_adi_1/U0/cnt_reg[15]_i_11/CO[3]
                         net (fo=46, routed)          0.775     8.705    system_i/axi_i2s_adi_1/U0/cnt5
    SLICE_X25Y49         LUT3 (Prop_lut3_I1_O)        0.424     9.129 f  system_i/axi_i2s_adi_1/U0/cnt[15]_i_12/O
                         net (fo=1, routed)           0.798     9.927    system_i/axi_i2s_adi_1/U0/in[11]
    SLICE_X25Y50         LUT6 (Prop_lut6_I0_O)        0.332    10.259 r  system_i/axi_i2s_adi_1/U0/cnt[15]_i_3/O
                         net (fo=1, routed)           0.871    11.130    system_i/axi_i2s_adi_1/U0/n_0_cnt[15]_i_3
    SLICE_X26Y47         LUT5 (Prop_lut5_I0_O)        0.124    11.254 r  system_i/axi_i2s_adi_1/U0/cnt[15]_i_1/O
                         net (fo=16, routed)          0.761    12.016    system_i/axi_i2s_adi_1/U0/n_0_cnt[15]_i_1
    SLICE_X24Y46         FDRE                                         r  system_i/axi_i2s_adi_1/U0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.721    11.721    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.812 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.495    13.308    system_i/axi_i2s_adi_1/U0/S_AXI_ACLK
    SLICE_X24Y46                                                      r  system_i/axi_i2s_adi_1/U0/cnt_reg[0]/C
                         clock pessimism              0.390    13.697    
                         clock uncertainty           -0.154    13.543    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.524    13.019    system_i/axi_i2s_adi_1/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  1.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.656%)  route 0.220ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.900 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.562     1.462    system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X16Y40                                                      r  system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]/Q
                         net (fo=1, routed)           0.220     1.846    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/I3[27]
    SLICE_X22Y41         FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.986     0.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.015 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.827     1.842    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/aclk
    SLICE_X22Y41                                                      r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.120     1.722    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.072     1.794    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     10.000  5.001   MMCME2_ADV_X0Y0  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500     5.000   2.500   MMCME2_ADV_X0Y0  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500     5.000   2.500   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_O
  To Clock:  CLKFBOUT_O

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_O
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_O_1
  To Clock:  CLKFBOUT_O_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_O_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PXL_CLK
  To Clock:  PXL_CLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PXL_CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y0  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PXL_CLK_1
  To Clock:  PXL_CLK_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PXL_CLK_1
Waveform:           { 0 1 }
Period:             2.000
Sources:            { system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667     2.000   0.333    OLOGIC_X0Y74     system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_clk_serializer_10_1/family_7.oserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   2.000   211.360  MMCME2_ADV_X0Y1  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  n_0_axi_dispctrl_1
  To Clock:  n_0_axi_dispctrl_1

Setup :            0  Failing Endpoints,  Worst Slack        4.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             n_0_axi_dispctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (n_0_axi_dispctrl_1 rise@10.000ns - n_0_axi_dispctrl_1 rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 1.401ns (24.692%)  route 4.273ns (75.308%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.067ns = ( 16.067 - 10.000 ) 
    Source Clock Delay      (SCD):    6.814ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_0_axi_dispctrl_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.986     1.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.087 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.666     3.753    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.841 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.904    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.879     6.814    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X28Y69                                                      r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.518     7.332 f  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2]/Q
                         net (fo=10, routed)          1.635     8.967    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2]
    SLICE_X26Y72         LUT4 (Prop_lut4_I2_O)        0.124     9.091 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_25/O
                         net (fo=2, routed)           1.188    10.279    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n_0_cnt_t_1[4]_i_25
    SLICE_X23Y72         LUT6 (Prop_lut6_I3_O)        0.124    10.403 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_18/O
                         net (fo=1, routed)           0.788    11.192    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n_0_cnt_t_1[4]_i_18
    SLICE_X22Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.316 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_7__0/O
                         net (fo=1, routed)           0.000    11.316    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n_0_cnt_t_1[4]_i_7__0
    SLICE_X22Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    11.528 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]_i_2__0/O
                         net (fo=1, routed)           0.661    12.189    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/n_0_cnt_t_1_reg[4]_i_2__0
    SLICE_X23Y71         LUT6 (Prop_lut6_I0_O)        0.299    12.488 r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1[4]_i_1/O
                         net (fo=1, routed)           0.000    12.488    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t[4]
    SLICE_X23Y71         FDRE                                         r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_0_axi_dispctrl_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.721    11.721    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.812 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.477    13.289    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.372 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    14.332    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    15.250 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.817    16.067    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/PXLCLK_I
    SLICE_X23Y71                                                      r  system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]/C
                         clock pessimism              0.709    16.776    
                         clock uncertainty           -0.066    16.710    
    SLICE_X23Y71         FDRE (Setup_fdre_C_D)        0.032    16.742    system_i/hdmi_tx_0/U0/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_1_reg[4]
  -------------------------------------------------------------------
                         required time                         16.742    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             n_0_axi_dispctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_0_axi_dispctrl_1 rise@0.000ns - n_0_axi_dispctrl_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_0_axi_dispctrl_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.900 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.544     1.444    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.494 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.857    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.127 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.287     2.414    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X33Y61                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     2.555 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg_reg[13]/Q
                         net (fo=1, routed)           0.054     2.609    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_reg[13]
    SLICE_X32Y61         LUT3 (Prop_lut3_I2_O)        0.045     2.654 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[13]_i_1/O
                         net (fo=1, routed)           0.000     2.654    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_skid_mux_out[13]
    SLICE_X32Y61         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_0_axi_dispctrl_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.986     0.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.015 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.811     1.826    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.879 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.281    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.712 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.324     3.036    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X32Y61                                                      r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[13]/C
                         clock pessimism             -0.609     2.427    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.121     2.548    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_0_axi_dispctrl_1
Waveform:           { 0 4 }
Period:             10.000
Sources:            { system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X1Y11  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.000   5.500  SLICE_X31Y53  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500     4.000   3.500  SLICE_X30Y68  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/FSM_onehot_vga_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_pxlclk
  To Clock:  vga_pxlclk

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_pxlclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_pxlclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             vga_pxlclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (vga_pxlclk rise@10.000ns - vga_pxlclk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.753ns (36.428%)  route 3.059ns (63.572%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.637ns = ( 16.637 - 10.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.755ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_pxlclk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.986     1.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.087 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.677     3.764    system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.852 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     5.612    system_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.713 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=396, routed)         1.743     7.456    system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X38Y17                                                      r  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.478     7.934 r  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/h_cntr_reg_reg[3]/Q
                         net (fo=9, routed)           1.599     9.534    system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/Q[3]
    SLICE_X39Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.830 r  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_i_7/O
                         net (fo=1, routed)           0.000     9.830    system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/n_0_fsync_reg_i_7
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.380 r  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/fsync_reg_reg_i_4/CO[3]
                         net (fo=26, routed)          0.675    11.054    system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/eqOp0_out
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.429    11.483 r  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg[11]_i_1/O
                         net (fo=12, routed)          0.785    12.269    system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/n_0_v_cntr_reg[11]_i_1
    SLICE_X41Y21         FDCE                                         r  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_pxlclk rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.721    11.721    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.812 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.487    13.300    system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.383 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    14.982    system_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.073 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=396, routed)         1.564    16.637    system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X41Y21                                                      r  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[11]/C
                         clock pessimism              0.755    17.392    
                         clock uncertainty           -0.081    17.311    
    SLICE_X41Y21         FDCE (Setup_fdce_C_CE)      -0.205    17.106    system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.106    
                         arrival time                         -12.269    
  -------------------------------------------------------------------
                         slack                                  4.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                            (rising edge-triggered cell FDRE clocked by vga_pxlclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by vga_pxlclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             vga_pxlclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_pxlclk rise@0.000ns - vga_pxlclk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_pxlclk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.900 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.546     1.446    system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.496 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.978    system_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.004 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=396, routed)         0.557     2.560    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/m_axis_mm2s_aclk
    SLICE_X33Y17                                                      r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     2.701 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/Q
                         net (fo=33, routed)          0.080     2.782    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/I3
    SLICE_X32Y17         LUT2 (Prop_lut2_I1_O)        0.045     2.827 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6/O
                         net (fo=1, routed)           0.000     2.827    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored
    SLICE_X32Y17         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_pxlclk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.986     0.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.015 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.812     1.827    system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.880 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.408    system_i/axi_dispctrl_0/inst/PXL_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.437 r  system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O
                         net (fo=396, routed)         0.823     3.260    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/m_axis_mm2s_aclk
    SLICE_X32Y17                                                      r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                         clock pessimism             -0.687     2.573    
    SLICE_X32Y17         FDRE (Hold_fdre_C_D)         0.120     2.693    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_pxlclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { system_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y5   system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500  SLICE_X36Y27  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/blue_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500     5.000   4.500  SLICE_X37Y15  system_i/axi_dispctrl_0/inst/Inst_vdma_to_vga/FSM_onehot_vga_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 1.631ns (27.856%)  route 4.224ns (72.144%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.208ns = ( 9.874 - 6.666 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.861     1.861    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.962 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        1.656     3.618    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X17Y23                                                      r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y23         FDRE (Prop_fdre_C_Q)         0.456     4.074 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr_reg[1]/Q
                         net (fo=9, routed)           0.690     4.764    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[1]
    SLICE_X17Y23         LUT3 (Prop_lut3_I1_O)        0.152     4.916 f  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rready_INST_0_i_1/O
                         net (fo=4, routed)           0.679     5.595    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/n_0_m_axi_mm2s_rready_INST_0_i_1
    SLICE_X14Y23         LUT6 (Prop_lut6_I5_O)        0.326     5.921 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_rready_INST_0/O
                         net (fo=8, routed)           1.054     6.974    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[1]
    SLICE_X14Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.098 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_master_slots[1].r_issuing_cnt[8]_i_2/O
                         net (fo=2, routed)           0.415     7.513    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/I2
    SLICE_X14Y9          LUT4 (Prop_lut4_I3_O)        0.117     7.630 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_5/O
                         net (fo=4, routed)           0.481     8.112    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/I16
    SLICE_X12Y9          LUT5 (Prop_lut5_I4_O)        0.332     8.444 f  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_arbiter.qual_reg[1]_i_2/O
                         net (fo=3, routed)           0.574     9.018    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O16
    SLICE_X14Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.142 r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_arbiter.last_rr_hot[1]_i_1/O
                         net (fo=4, routed)           0.331     9.473    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X14Y8          FDRE                                         r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.617     8.283    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.374 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        1.500     9.874    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X14Y8                                                       r  system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism              0.369    10.243    
                         clock uncertainty           -0.106    10.137    
    SLICE_X14Y8          FDRE (Setup_fdre_C_CE)      -0.205     9.932    system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                          9.932    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.903%)  route 0.241ns (63.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.828     0.828    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        0.559     1.412    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X19Y14                                                      r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/dm_address_reg[3]/Q
                         net (fo=2, routed)           0.241     1.794    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/O3[3]
    SLICE_X22Y14         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.929     0.929    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.958 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        0.823     1.781    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X22Y14                                                      r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]/C
                         clock pessimism             -0.109     1.672    
    SLICE_X22Y14         FDRE (Hold_fdre_C_D)         0.072     1.744    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.333 }
Period:             6.666
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     6.666   3.722  RAMB36_X0Y3  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X12Y1  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     3.333   2.083  SLICE_X8Y4   system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       77.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.398ns  (required time - arrival time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.740ns (28.495%)  route 1.857ns (71.505%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 84.221 - 81.538 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=30, routed)          1.664     2.972    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X31Y51                                                      r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.419     3.391 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.041     4.432    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X30Y51         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.753 r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.815     5.569    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X32Y51         FDRE                                         r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=30, routed)          1.491    84.221    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X32Y51                                                      r  system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.230    84.451    
                         clock uncertainty           -1.224    83.227    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)       -0.260    82.967    system_i/axi_i2s_adi_1/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.967    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 77.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.745%)  route 0.265ns (65.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=30, routed)          0.564     0.905    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X35Y48                                                      r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.265     1.310    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X32Y48         RAMD32                                       r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=30, routed)          0.832     1.202    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X32Y48                                                      r  system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.939    
    SLICE_X32Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.250    system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 40.769 }
Period:             81.538
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     81.538  79.383  BUFGCTRL_X0Y2  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     40.769  39.519  SLICE_X32Y48   system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250     40.769  39.519  SLICE_X32Y48   system_i/axi_i2s_adi_1/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_0_axi_dispctrl_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/running_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - n_0_axi_dispctrl_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.801%)  route 0.690ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        -3.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 13.299 - 10.000 ) 
    Source Clock Delay      (SCD):    6.818ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_0_axi_dispctrl_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.986     1.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.087 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.666     3.753    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.841 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     4.904    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     5.935 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.883     6.818    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X31Y66                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.456     7.274 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/running_reg_reg/Q
                         net (fo=1, routed)           0.690     7.964    system_i/axi_dispctrl_1/inst/running_reg
    SLICE_X31Y60         FDRE                                         r  system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.721    11.721    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.812 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.487    13.299    system_i/axi_dispctrl_1/inst/s_axi_aclk
    SLICE_X31Y60                                                      r  system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]/C
                         clock pessimism              0.275    13.574    
                         clock uncertainty           -0.165    13.409    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.067    13.342    system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  5.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/running_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - n_0_axi_dispctrl_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.242%)  route 0.228ns (61.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_0_axi_dispctrl_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.900 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.544     1.444    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.494 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.857    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.127 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.284     2.411    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X31Y66                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/running_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.141     2.552 r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/running_reg_reg/Q
                         net (fo=1, routed)           0.228     2.780    system_i/axi_dispctrl_1/inst/running_reg
    SLICE_X31Y60         FDRE                                         r  system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.986     0.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.015 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.828     1.843    system_i/axi_dispctrl_1/inst/s_axi_aclk
    SLICE_X31Y60                                                      r  system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]/C
                         clock pessimism             -0.115     1.728    
                         clock uncertainty            0.165     1.893    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.070     1.963    system_i/axi_dispctrl_1/inst/STAT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  n_0_axi_dispctrl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/h_max_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             n_0_axi_dispctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (n_0_axi_dispctrl_1 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 0.456ns (7.669%)  route 5.490ns (92.331%))
  Logic Levels:           0  
  Clock Path Skew:        2.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.076ns = ( 16.076 - 10.000 ) 
    Source Clock Delay      (SCD):    3.744ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.986     1.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.087 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.657     3.744    system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X25Y58                                                      r  system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.456     4.200 r  system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=3, routed)           5.490     9.690    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/I2[3]
    SLICE_X26Y61         FDCE                                         r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/h_max_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_0_axi_dispctrl_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.721    11.721    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.812 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        1.477    13.289    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.372 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    14.332    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    15.250 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.826    16.076    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X26Y61                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/h_max_reg[3]/C
                         clock pessimism              0.275    16.351    
                         clock uncertainty           -0.165    16.186    
    SLICE_X26Y61         FDCE (Setup_fdce_C_D)       -0.093    16.093    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/h_max_reg[3]
  -------------------------------------------------------------------
                         required time                         16.093    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  6.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/v_max_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by n_0_axi_dispctrl_1  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             n_0_axi_dispctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (n_0_axi_dispctrl_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.141ns (7.574%)  route 1.721ns (92.426%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.874     0.874    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.900 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.554     1.454    system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y65                                                      r  system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y65         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  system_i/axi_dispctrl_1/inst/axi_dispctrl_v1_0_S_AXI_inst/slv_reg6_reg[5]/Q
                         net (fo=3, routed)           1.721     3.316    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/I1[5]
    SLICE_X24Y66         FDCE                                         r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/v_max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock n_0_axi_dispctrl_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.986     0.986    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.015 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3376, routed)        0.811     1.826    system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.879 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.281    system_i/axi_dispctrl_1/inst/PXL_CLK
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.712 r  system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O
                         net (fo=568, routed)         0.320     3.032    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/s_axis_mm2s_aclk
    SLICE_X24Y66                                                      r  system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/v_max_reg[5]/C
                         clock pessimism             -0.115     2.917    
                         clock uncertainty            0.165     3.082    
    SLICE_X24Y66         FDCE (Hold_fdce_C_D)         0.086     3.168    system_i/axi_dispctrl_1/inst/Inst_vdma_to_vga/v_max_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.168    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  n_0_axi_dispctrl_1

Setup :            0  Failing Endpoints,  Worst Slack        5.204ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by n_0_axi_dispctrl_1)
  Path Group:             n_0_axi_dispctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.243ns  (logic 0.478ns (38.445%)  route 0.765ns (61.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X28Y55         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.765     1.243    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[10]
    SLICE_X31Y55         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X31Y55         FDCE (Setup_fdce_C_D)       -0.219     6.447    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  5.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  vga_pxlclk

Setup :            0  Failing Endpoints,  Worst Slack        5.248ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_pxlclk)
  Path Group:             vga_pxlclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (MaxDelay Path 6.666ns)
  Data Path Delay:        1.402ns  (logic 0.456ns (32.525%)  route 0.946ns (67.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.666ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21                                       0.000     0.000 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.946     1.402    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X4Y21          FDCE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.666     6.666    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)       -0.016     6.650    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  5.248    





---------------------------------------------------------------------------------------------------
From Clock:  n_0_axi_dispctrl_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.528ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.528ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by n_0_axi_dispctrl_1)
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.009%)  route 0.969ns (67.991%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57                                      0.000     0.000 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X29Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.969     1.425    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[10]
    SLICE_X27Y57         FDCE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y57         FDCE (Setup_fdce_C_D)       -0.047     9.953    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  8.528    





---------------------------------------------------------------------------------------------------
From Clock:  vga_pxlclk
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.535ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.535ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_pxlclk)
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.277ns  (logic 0.478ns (37.424%)  route 0.799ns (62.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20                                       0.000     0.000 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.799     1.277    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[10]
    SLICE_X4Y19          FDCE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y19          FDCE (Setup_fdce_C_D)       -0.188     9.812    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  8.535    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_fpga_1 rise@6.666ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.718ns (28.231%)  route 1.825ns (71.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.881 - 6.666 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.861     1.861    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.962 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        1.669     3.631    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y3                                                       r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y3          FDPE (Prop_fdpe_C_Q)         0.419     4.050 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.819     4.868    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X23Y4          LUT2 (Prop_lut2_I0_O)        0.299     5.167 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.007     6.174    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X10Y5          FDPE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      6.666     6.666 r  
    PS7_X0Y0             PS7                          0.000     6.666 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.617     8.283    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.374 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        1.507     9.881    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y5                                                       r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.268    10.149    
                         clock uncertainty           -0.106    10.043    
    SLICE_X10Y5          FDPE (Recov_fdpe_C_PRE)     -0.361     9.682    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  3.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.890%)  route 0.140ns (46.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.828     0.828    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.854 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        0.567     1.420    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y0                                                        r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDPE (Prop_fdpe_C_Q)         0.164     1.584 f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=13, routed)          0.140     1.725    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X6Y0           FDCE                                         f  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.929     0.929    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.958 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=3222, routed)        0.835     1.793    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y0                                                        r  system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.337     1.455    
    SLICE_X6Y0           FDCE (Remov_fdce_C_CLR)     -0.067     1.388    system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.336    





