{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[9588,10682,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"trmv.cl","line":66}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:66 (_aLoader_uA_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"trmv.cl","line":67}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:67 (_xLoader_xFeeder_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"trmv.cl","line":68}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:68 (_xFeeder_uX_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"trmv.cl","line":69}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:69 (_Out_unloader_channel)","type":"resource"}],"data":[44,6360,54,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[2185,5372,77,0,228],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[2848,4896,0,0,64],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 4 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 8","type":"text"},{"text":"Shift Register,\n32 regs, 4 width by 1 depth,\n32 regs, 32 width by 8 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_62' (trmv.cl:258)\n - '_66' (trmv.cl:265)\n - '_67' (trmv.cl:269)\n - '_79' (trmv.cl:305)\n - '_uZ_shreg' (trmv.cl:237)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_uA_s0_i' (trmv.cl:247)\n - '_uA_s0_k' (trmv.cl:251)","type":"resource"},{"data":[1585,7777,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 4","type":"text"},{"text":"Shift Register,\n32 regs, 32 width by 1 depth,\n32 regs, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \n - '_Out_unloader_channel_array' (trmv.cl:243)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uA_s0_i' (trmv.cl:247)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uA_s0_k' (trmv.cl:251)","type":"resource"},{"data":[14,52,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 12 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uA_s0_kk_ii' (trmv.cl:253)","type":"resource"},{"children":[{"count":5,"data":[4254,13955,49,0,233],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":56,"data":[56,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"}],"data":[4328,13956,49,0,233],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[294,36,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"trmv.cl:247","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":243}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[381.333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":243}]],"name":"32-bit Select","type":"resource"}],"data":[408.333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":243}]],"name":"trmv.cl:243","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"1-bit Or","type":"resource"}],"data":[246.333333,34,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"trmv.cl:251","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":330}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":330}]],"name":"trmv.cl:330","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":308}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":308}]],"name":"trmv.cl:308","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":331}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":331}]],"name":"trmv.cl:331","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"32-bit Select","type":"resource"},{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":56,"data":[7,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"4-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[104.3333,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"trmv.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1219.333,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":333}]],"name":"32-bit Select","type":"resource"}],"data":[1219.333,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":333}]],"name":"trmv.cl:333","replace_name":"true","type":"resource"},{"children":[{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":237}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":56,"data":[7,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":237}]],"name":"4-bit Select","type":"resource"}],"data":[35,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":237}]],"name":"trmv.cl:237","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"32-bit Integer Add","type":"resource"}],"data":[53.8333,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"trmv.cl:253","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":265}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":8,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":265}]],"name":"4-bit Select","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":265}]],"name":"trmv.cl:265","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":275}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":275}]],"name":"trmv.cl:275","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":278}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":278}]],"name":"trmv.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":307}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":307}]],"name":"trmv.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":309}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":309}]],"name":"trmv.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"trmv.cl","line":310}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"trmv.cl","line":310}]],"name":"trmv.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":323}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":323}]],"name":"trmv.cl:323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":328}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":328}]],"name":"trmv.cl:328","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":332}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":332}]],"name":"1-bit Or","type":"resource"}],"data":[1.83333,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":332}]],"name":"trmv.cl:332","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":344}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":344}]],"name":"trmv.cl:344","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15805.999263,35703,126,32,535],"debug":[[{"filename":"trmv.cl","line":237}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[15806,35703,126,32,535],"total_percent":[4.91043,3.10229,2.08936,4.64431,2.10804],"type":"function"},{"children":[{"data":[148,231,0,0,21],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_aLoader_s0_i' (trmv.cl:83)\n - '_aLoader_s0_k' (trmv.cl:87)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_i' (trmv.cl:83)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_kk_ii' (trmv.cl:89)","type":"resource"},{"data":[21,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"3 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n3 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (trmv.cl:80)","type":"resource"},{"children":[{"count":4,"data":[171,533,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[187,533,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,51,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[326,53,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"trmv.cl:83","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":85}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":85}]],"name":"trmv.cl:85","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"33-bit Select","type":"resource"}],"data":[69,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"trmv.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,35.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"trmv.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"2-bit Select","type":"resource"}],"data":[53.5,1.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"trmv.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":93}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":93}]],"name":"trmv.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":96}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":96}]],"name":"trmv.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":99}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":99}]],"name":"trmv.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":113}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":113}]],"name":"trmv.cl:113","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3796,8436,32,0,31],"debug":[[{"filename":"trmv.cl","line":80}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[3796,8436,32,0,31],"total_percent":[0.978239,0.516854,0.49368,1.17951,0],"type":"function"},{"children":[{"data":[253,263,0,0,14],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (trmv.cl:358)\n - '_108' (trmv.cl:374)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (trmv.cl:358)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_i' (trmv.cl:361)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 and depth 1","type":"text"},{"text":"Register,\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_ii' (trmv.cl:363)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_iii' (trmv.cl:368)","type":"resource"},{"data":[520,4096,0,0,32],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 17 writes. ","type":"text"},{"text":"Banked on bits 3, 4, 5 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"64 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Number of banks":"8 (banked on bits 3, 4, 5)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n128B requested,\n128B implemented.","type":"brief"}],"name":"trmv.cl:357 (_Out_unloader_channel_array.s)","type":"resource"},{"children":[{"count":4,"data":[390,1949,0,0,6],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[390,1949,0,0,6],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[2,35,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"1-bit Or","type":"resource"}],"data":[200.5,38,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"trmv.cl:361","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":358}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":358}]],"name":"trmv.cl:358","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"trmv.cl:363","replace_name":"true","type":"resource"},{"children":[{"count":17,"data":[580,408,0,0,0],"debug":[[{"filename":"trmv.cl","line":366}]],"name":"Store","type":"resource"}],"data":[580,408,0,0,0],"debug":[[{"filename":"trmv.cl","line":366}]],"name":"trmv.cl:366","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":365}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":365}]],"name":"Channel Read","type":"resource"}],"data":[1,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":365}]],"name":"trmv.cl:365","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[75.5,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"trmv.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":370}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"trmv.cl","line":370}]],"name":"Load","type":"resource"}],"data":[27,42,0,0,0],"debug":[[{"filename":"trmv.cl","line":370}]],"name":"trmv.cl:370","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"trmv.cl","line":372}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"trmv.cl","line":372}]],"name":"trmv.cl:372","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":374}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":374}]],"name":"trmv.cl:374","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3673,11446,0,0,93],"debug":[[{"filename":"trmv.cl","line":357}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3673,11446,0,0,93],"total_percent":[1.28208,0.647589,0.669827,0,0],"type":"function"},{"children":[{"data":[40,26,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_57' (trmv.cl:227)\n - '_xFeeder_cycle_temp' (trmv.cl:185)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xFeeder_uX_channel_array' (trmv.cl:184)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\n2048B requested,\n2048B implemented.","type":"brief"}],"name":"trmv.cl:186 (_xFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[18,210,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[18,210,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":184}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":184}]],"name":"trmv.cl:184","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":192}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":192}]],"name":"trmv.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":195}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":195}]],"name":"trmv.cl:195","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"trmv.cl","line":202}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"trmv.cl","line":202}]],"name":"trmv.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":205}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":205}]],"name":"trmv.cl:205","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"trmv.cl","line":215}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"trmv.cl","line":215}]],"name":"trmv.cl:215","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":223}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":223}]],"name":"trmv.cl:223","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":227}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":227}]],"name":"trmv.cl:227","replace_name":"true","type":"resource"}],"compute_units":1,"data":[230,376,1,0,6],"debug":[[{"filename":"trmv.cl","line":184}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0","type":"brief"}],"name":"kernel_xFeeder","total_kernel_resources":[230,376,1,0,6],"total_percent":[0.0586962,0.0409644,0.0220037,0.0368596,0],"type":"function"},{"children":[{"data":[208,331,3,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (trmv.cl:128)\n - '_33' (trmv.cl:171)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_xLoader_s0_i' (trmv.cl:132)\n - '_xLoader_s0_k' (trmv.cl:139)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (trmv.cl:128)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_i' (trmv.cl:132)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_k' (trmv.cl:139)","type":"resource"},{"data":[7,13,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"Register,\n1 reg, 9 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_kk' (trmv.cl:141)","type":"resource"},{"children":[{"count":4,"data":[299,1214,1,0,11],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[299,1214,1,0,11],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":130}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":130}]],"name":"trmv.cl:130","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"State","type":"resource"},{"count":2,"data":[36,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[226,36,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"trmv.cl:132","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":136}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":136}]],"name":"trmv.cl:136","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":128}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":128}]],"name":"33-bit Select","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":128}]],"name":"trmv.cl:128","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"trmv.cl","line":135}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"trmv.cl","line":135}]],"name":"trmv.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.166667,0.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[45,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[324.666667,34.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"trmv.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":144}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":144}]],"name":"trmv.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[49.66667,1.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"trmv.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":145}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":145}]],"name":"trmv.cl:145","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"trmv.cl","line":146}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"trmv.cl","line":146}]],"name":"trmv.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":157}]],"name":"32-bit Or","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":157}]],"name":"trmv.cl:157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"Load","type":"resource"}],"data":[530.833,2050.33,15,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"trmv.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":167}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":167}]],"name":"trmv.cl:167","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":171}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":171}]],"name":"trmv.cl:171","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3926.99967,6535.996667,23,7,41],"debug":[[{"filename":"trmv.cl","line":128}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[3927,6536,23,7,41],"total_percent":[0.88855,0.555595,0.382491,0.84777,0.461133],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[38401.998933,82016.996667,238,39,716],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[172902,254469,635,39,716],"total_percent":[34.8313,21.9127,14.8917,23.4058,2.56917],"type":"module"}