// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv1,
        conv2,
        max_abs_out,
        max_abs_out_ap_vld,
        g_rx_samples_i_address0,
        g_rx_samples_i_ce0,
        g_rx_samples_i_we0,
        g_rx_samples_i_d0,
        g_rx_samples_i_address1,
        g_rx_samples_i_ce1,
        g_rx_samples_i_q1,
        g_rx_samples_q_address0,
        g_rx_samples_q_ce0,
        g_rx_samples_q_we0,
        g_rx_samples_q_d0,
        g_rx_samples_q_address1,
        g_rx_samples_q_ce1,
        g_rx_samples_q_q1,
        grp_fu_814_p_din0,
        grp_fu_814_p_din1,
        grp_fu_814_p_opcode,
        grp_fu_814_p_dout0,
        grp_fu_814_p_ce,
        grp_fu_818_p_din0,
        grp_fu_818_p_din1,
        grp_fu_818_p_opcode,
        grp_fu_818_p_dout0,
        grp_fu_818_p_ce,
        grp_fu_822_p_din0,
        grp_fu_822_p_din1,
        grp_fu_822_p_opcode,
        grp_fu_822_p_dout0,
        grp_fu_822_p_ce,
        grp_fu_806_p_din0,
        grp_fu_806_p_din1,
        grp_fu_806_p_dout0,
        grp_fu_806_p_ce,
        grp_fu_826_p_din0,
        grp_fu_826_p_din1,
        grp_fu_826_p_dout0,
        grp_fu_826_p_ce,
        grp_fu_509_p_din0,
        grp_fu_509_p_din1,
        grp_fu_509_p_opcode,
        grp_fu_509_p_dout0,
        grp_fu_509_p_ce,
        grp_fu_830_p_din0,
        grp_fu_830_p_din1,
        grp_fu_830_p_dout0,
        grp_fu_830_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] conv1;
input  [31:0] conv2;
output  [31:0] max_abs_out;
output   max_abs_out_ap_vld;
output  [13:0] g_rx_samples_i_address0;
output   g_rx_samples_i_ce0;
output   g_rx_samples_i_we0;
output  [31:0] g_rx_samples_i_d0;
output  [13:0] g_rx_samples_i_address1;
output   g_rx_samples_i_ce1;
input  [31:0] g_rx_samples_i_q1;
output  [13:0] g_rx_samples_q_address0;
output   g_rx_samples_q_ce0;
output   g_rx_samples_q_we0;
output  [31:0] g_rx_samples_q_d0;
output  [13:0] g_rx_samples_q_address1;
output   g_rx_samples_q_ce1;
input  [31:0] g_rx_samples_q_q1;
output  [31:0] grp_fu_814_p_din0;
output  [31:0] grp_fu_814_p_din1;
output  [0:0] grp_fu_814_p_opcode;
input  [31:0] grp_fu_814_p_dout0;
output   grp_fu_814_p_ce;
output  [31:0] grp_fu_818_p_din0;
output  [31:0] grp_fu_818_p_din1;
output  [0:0] grp_fu_818_p_opcode;
input  [31:0] grp_fu_818_p_dout0;
output   grp_fu_818_p_ce;
output  [31:0] grp_fu_822_p_din0;
output  [31:0] grp_fu_822_p_din1;
output  [1:0] grp_fu_822_p_opcode;
input  [31:0] grp_fu_822_p_dout0;
output   grp_fu_822_p_ce;
output  [31:0] grp_fu_806_p_din0;
output  [31:0] grp_fu_806_p_din1;
input  [31:0] grp_fu_806_p_dout0;
output   grp_fu_806_p_ce;
output  [31:0] grp_fu_826_p_din0;
output  [31:0] grp_fu_826_p_din1;
input  [31:0] grp_fu_826_p_dout0;
output   grp_fu_826_p_ce;
output  [31:0] grp_fu_509_p_din0;
output  [31:0] grp_fu_509_p_din1;
output  [4:0] grp_fu_509_p_opcode;
input  [0:0] grp_fu_509_p_dout0;
output   grp_fu_509_p_ce;
output  [31:0] grp_fu_830_p_din0;
output  [31:0] grp_fu_830_p_din1;
input  [31:0] grp_fu_830_p_dout0;
output   grp_fu_830_p_ce;

reg ap_idle;
reg max_abs_out_ap_vld;
reg g_rx_samples_i_ce0;
reg g_rx_samples_i_we0;
reg g_rx_samples_i_ce1;
reg g_rx_samples_q_ce0;
reg g_rx_samples_q_we0;
reg g_rx_samples_q_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln102_fu_157_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln102_reg_306;
reg   [0:0] icmp_ln102_reg_306_pp0_iter1_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter2_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter3_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter4_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter5_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter6_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter7_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter8_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter9_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter10_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter11_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter12_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter13_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter14_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter15_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter16_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter17_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter18_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter19_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter20_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter21_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter22_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter23_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter24_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter25_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter26_reg;
reg   [0:0] icmp_ln102_reg_306_pp0_iter27_reg;
reg   [13:0] g_rx_samples_i_addr_reg_310;
reg   [13:0] g_rx_samples_i_addr_reg_310_pp0_iter1_reg;
reg   [13:0] g_rx_samples_i_addr_reg_310_pp0_iter2_reg;
reg   [13:0] g_rx_samples_i_addr_reg_310_pp0_iter3_reg;
reg   [13:0] g_rx_samples_i_addr_reg_310_pp0_iter4_reg;
reg   [13:0] g_rx_samples_i_addr_reg_310_pp0_iter5_reg;
reg   [13:0] g_rx_samples_i_addr_reg_310_pp0_iter6_reg;
reg   [13:0] g_rx_samples_q_addr_reg_316;
reg   [13:0] g_rx_samples_q_addr_reg_316_pp0_iter1_reg;
reg   [13:0] g_rx_samples_q_addr_reg_316_pp0_iter2_reg;
reg   [13:0] g_rx_samples_q_addr_reg_316_pp0_iter3_reg;
reg   [13:0] g_rx_samples_q_addr_reg_316_pp0_iter4_reg;
reg   [13:0] g_rx_samples_q_addr_reg_316_pp0_iter5_reg;
reg   [13:0] g_rx_samples_q_addr_reg_316_pp0_iter6_reg;
reg   [31:0] g_rx_samples_i_load_reg_322;
reg   [31:0] g_rx_samples_q_load_reg_327;
reg   [31:0] a_i_reg_332;
reg   [31:0] a_q_reg_339;
reg   [31:0] mul_i_reg_346;
reg   [31:0] mul3_i_reg_351;
reg   [31:0] add_i_reg_356;
reg   [31:0] mag_reg_361;
reg   [31:0] mag_reg_361_pp0_iter28_reg;
reg   [31:0] max_abs_load_1_reg_368;
wire   [63:0] i_2_cast_fu_169_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] max_abs_fu_54;
wire   [31:0] max_abs_2_fu_266_p3;
reg   [31:0] ap_sig_allocacmp_max_abs_load_1;
wire    ap_loop_init;
reg   [13:0] i_2_fu_58;
wire   [13:0] add_ln102_fu_163_p2;
reg   [13:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] bitcast_ln107_fu_184_p1;
wire   [31:0] bitcast_ln107_1_fu_201_p1;
wire   [7:0] tmp_s_fu_187_p4;
wire   [22:0] trunc_ln107_fu_197_p1;
wire   [0:0] icmp_ln107_1_fu_224_p2;
wire   [0:0] icmp_ln107_fu_218_p2;
wire   [7:0] tmp_10_fu_204_p4;
wire   [22:0] trunc_ln107_1_fu_214_p1;
wire   [0:0] icmp_ln107_3_fu_242_p2;
wire   [0:0] icmp_ln107_2_fu_236_p2;
wire   [0:0] or_ln107_fu_230_p2;
wire   [0:0] or_ln107_1_fu_248_p2;
wire   [0:0] and_ln107_fu_254_p2;
wire   [0:0] and_ln107_1_fu_260_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_done_reg = 1'b0;
end

qpsk_hls_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter28_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln102_fu_157_p2 == 1'd0))) begin
            i_2_fu_58 <= add_ln102_fu_163_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_2_fu_58 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            max_abs_fu_54 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter29 == 1'b1)) begin
            max_abs_fu_54 <= max_abs_2_fu_266_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_i_reg_332 <= grp_fu_814_p_dout0;
        a_q_reg_339 <= grp_fu_818_p_dout0;
        add_i_reg_356 <= grp_fu_822_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        g_rx_samples_i_addr_reg_310_pp0_iter2_reg <= g_rx_samples_i_addr_reg_310_pp0_iter1_reg;
        g_rx_samples_i_addr_reg_310_pp0_iter3_reg <= g_rx_samples_i_addr_reg_310_pp0_iter2_reg;
        g_rx_samples_i_addr_reg_310_pp0_iter4_reg <= g_rx_samples_i_addr_reg_310_pp0_iter3_reg;
        g_rx_samples_i_addr_reg_310_pp0_iter5_reg <= g_rx_samples_i_addr_reg_310_pp0_iter4_reg;
        g_rx_samples_i_addr_reg_310_pp0_iter6_reg <= g_rx_samples_i_addr_reg_310_pp0_iter5_reg;
        g_rx_samples_q_addr_reg_316_pp0_iter2_reg <= g_rx_samples_q_addr_reg_316_pp0_iter1_reg;
        g_rx_samples_q_addr_reg_316_pp0_iter3_reg <= g_rx_samples_q_addr_reg_316_pp0_iter2_reg;
        g_rx_samples_q_addr_reg_316_pp0_iter4_reg <= g_rx_samples_q_addr_reg_316_pp0_iter3_reg;
        g_rx_samples_q_addr_reg_316_pp0_iter5_reg <= g_rx_samples_q_addr_reg_316_pp0_iter4_reg;
        g_rx_samples_q_addr_reg_316_pp0_iter6_reg <= g_rx_samples_q_addr_reg_316_pp0_iter5_reg;
        icmp_ln102_reg_306_pp0_iter10_reg <= icmp_ln102_reg_306_pp0_iter9_reg;
        icmp_ln102_reg_306_pp0_iter11_reg <= icmp_ln102_reg_306_pp0_iter10_reg;
        icmp_ln102_reg_306_pp0_iter12_reg <= icmp_ln102_reg_306_pp0_iter11_reg;
        icmp_ln102_reg_306_pp0_iter13_reg <= icmp_ln102_reg_306_pp0_iter12_reg;
        icmp_ln102_reg_306_pp0_iter14_reg <= icmp_ln102_reg_306_pp0_iter13_reg;
        icmp_ln102_reg_306_pp0_iter15_reg <= icmp_ln102_reg_306_pp0_iter14_reg;
        icmp_ln102_reg_306_pp0_iter16_reg <= icmp_ln102_reg_306_pp0_iter15_reg;
        icmp_ln102_reg_306_pp0_iter17_reg <= icmp_ln102_reg_306_pp0_iter16_reg;
        icmp_ln102_reg_306_pp0_iter18_reg <= icmp_ln102_reg_306_pp0_iter17_reg;
        icmp_ln102_reg_306_pp0_iter19_reg <= icmp_ln102_reg_306_pp0_iter18_reg;
        icmp_ln102_reg_306_pp0_iter20_reg <= icmp_ln102_reg_306_pp0_iter19_reg;
        icmp_ln102_reg_306_pp0_iter21_reg <= icmp_ln102_reg_306_pp0_iter20_reg;
        icmp_ln102_reg_306_pp0_iter22_reg <= icmp_ln102_reg_306_pp0_iter21_reg;
        icmp_ln102_reg_306_pp0_iter23_reg <= icmp_ln102_reg_306_pp0_iter22_reg;
        icmp_ln102_reg_306_pp0_iter24_reg <= icmp_ln102_reg_306_pp0_iter23_reg;
        icmp_ln102_reg_306_pp0_iter25_reg <= icmp_ln102_reg_306_pp0_iter24_reg;
        icmp_ln102_reg_306_pp0_iter26_reg <= icmp_ln102_reg_306_pp0_iter25_reg;
        icmp_ln102_reg_306_pp0_iter27_reg <= icmp_ln102_reg_306_pp0_iter26_reg;
        icmp_ln102_reg_306_pp0_iter2_reg <= icmp_ln102_reg_306_pp0_iter1_reg;
        icmp_ln102_reg_306_pp0_iter3_reg <= icmp_ln102_reg_306_pp0_iter2_reg;
        icmp_ln102_reg_306_pp0_iter4_reg <= icmp_ln102_reg_306_pp0_iter3_reg;
        icmp_ln102_reg_306_pp0_iter5_reg <= icmp_ln102_reg_306_pp0_iter4_reg;
        icmp_ln102_reg_306_pp0_iter6_reg <= icmp_ln102_reg_306_pp0_iter5_reg;
        icmp_ln102_reg_306_pp0_iter7_reg <= icmp_ln102_reg_306_pp0_iter6_reg;
        icmp_ln102_reg_306_pp0_iter8_reg <= icmp_ln102_reg_306_pp0_iter7_reg;
        icmp_ln102_reg_306_pp0_iter9_reg <= icmp_ln102_reg_306_pp0_iter8_reg;
        mag_reg_361 <= grp_fu_830_p_dout0;
        mag_reg_361_pp0_iter28_reg <= mag_reg_361;
        max_abs_load_1_reg_368 <= ap_sig_allocacmp_max_abs_load_1;
        mul3_i_reg_351 <= grp_fu_826_p_dout0;
        mul_i_reg_346 <= grp_fu_806_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        g_rx_samples_i_addr_reg_310_pp0_iter1_reg <= g_rx_samples_i_addr_reg_310;
        g_rx_samples_q_addr_reg_316_pp0_iter1_reg <= g_rx_samples_q_addr_reg_316;
        icmp_ln102_reg_306 <= icmp_ln102_fu_157_p2;
        icmp_ln102_reg_306_pp0_iter1_reg <= icmp_ln102_reg_306;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_fu_157_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_i_addr_reg_310 <= i_2_cast_fu_169_p1;
        g_rx_samples_q_addr_reg_316 <= i_2_cast_fu_169_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_i_load_reg_322 <= g_rx_samples_i_q1;
        g_rx_samples_q_load_reg_327 <= g_rx_samples_q_q1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln102_fu_157_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter28_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i = 14'd0;
    end else begin
        ap_sig_allocacmp_i = i_2_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_sig_allocacmp_max_abs_load_1 = max_abs_2_fu_266_p3;
    end else begin
        ap_sig_allocacmp_max_abs_load_1 = max_abs_fu_54;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_i_ce0 = 1'b1;
    end else begin
        g_rx_samples_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_i_ce1 = 1'b1;
    end else begin
        g_rx_samples_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_i_we0 = 1'b1;
    end else begin
        g_rx_samples_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_q_ce0 = 1'b1;
    end else begin
        g_rx_samples_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_q_ce1 = 1'b1;
    end else begin
        g_rx_samples_q_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        g_rx_samples_q_we0 = 1'b1;
    end else begin
        g_rx_samples_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_reg_306_pp0_iter27_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        max_abs_out_ap_vld = 1'b1;
    end else begin
        max_abs_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_163_p2 = (ap_sig_allocacmp_i + 14'd1);

assign and_ln107_1_fu_260_p2 = (grp_fu_509_p_dout0 & and_ln107_fu_254_p2);

assign and_ln107_fu_254_p2 = (or_ln107_fu_230_p2 & or_ln107_1_fu_248_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln107_1_fu_201_p1 = max_abs_load_1_reg_368;

assign bitcast_ln107_fu_184_p1 = mag_reg_361_pp0_iter28_reg;

assign g_rx_samples_i_address0 = g_rx_samples_i_addr_reg_310_pp0_iter6_reg;

assign g_rx_samples_i_address1 = i_2_cast_fu_169_p1;

assign g_rx_samples_i_d0 = a_i_reg_332;

assign g_rx_samples_q_address0 = g_rx_samples_q_addr_reg_316_pp0_iter6_reg;

assign g_rx_samples_q_address1 = i_2_cast_fu_169_p1;

assign g_rx_samples_q_d0 = a_q_reg_339;

assign grp_fu_509_p_ce = 1'b1;

assign grp_fu_509_p_din0 = mag_reg_361;

assign grp_fu_509_p_din1 = ap_sig_allocacmp_max_abs_load_1;

assign grp_fu_509_p_opcode = 5'd2;

assign grp_fu_806_p_ce = 1'b1;

assign grp_fu_806_p_din0 = a_i_reg_332;

assign grp_fu_806_p_din1 = a_i_reg_332;

assign grp_fu_814_p_ce = 1'b1;

assign grp_fu_814_p_din0 = g_rx_samples_i_load_reg_322;

assign grp_fu_814_p_din1 = conv1;

assign grp_fu_814_p_opcode = 2'd1;

assign grp_fu_818_p_ce = 1'b1;

assign grp_fu_818_p_din0 = g_rx_samples_q_load_reg_327;

assign grp_fu_818_p_din1 = conv2;

assign grp_fu_818_p_opcode = 2'd1;

assign grp_fu_822_p_ce = 1'b1;

assign grp_fu_822_p_din0 = mul_i_reg_346;

assign grp_fu_822_p_din1 = mul3_i_reg_351;

assign grp_fu_822_p_opcode = 2'd0;

assign grp_fu_826_p_ce = 1'b1;

assign grp_fu_826_p_din0 = a_q_reg_339;

assign grp_fu_826_p_din1 = a_q_reg_339;

assign grp_fu_830_p_ce = 1'b1;

assign grp_fu_830_p_din0 = 32'd0;

assign grp_fu_830_p_din1 = add_i_reg_356;

assign i_2_cast_fu_169_p1 = ap_sig_allocacmp_i;

assign icmp_ln102_fu_157_p2 = ((ap_sig_allocacmp_i == 14'd8196) ? 1'b1 : 1'b0);

assign icmp_ln107_1_fu_224_p2 = ((trunc_ln107_fu_197_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln107_2_fu_236_p2 = ((tmp_10_fu_204_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln107_3_fu_242_p2 = ((trunc_ln107_1_fu_214_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln107_fu_218_p2 = ((tmp_s_fu_187_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_abs_2_fu_266_p3 = ((and_ln107_1_fu_260_p2[0:0] == 1'b1) ? mag_reg_361_pp0_iter28_reg : max_abs_load_1_reg_368);

assign max_abs_out = max_abs_fu_54;

assign or_ln107_1_fu_248_p2 = (icmp_ln107_3_fu_242_p2 | icmp_ln107_2_fu_236_p2);

assign or_ln107_fu_230_p2 = (icmp_ln107_fu_218_p2 | icmp_ln107_1_fu_224_p2);

assign tmp_10_fu_204_p4 = {{bitcast_ln107_1_fu_201_p1[30:23]}};

assign tmp_s_fu_187_p4 = {{bitcast_ln107_fu_184_p1[30:23]}};

assign trunc_ln107_1_fu_214_p1 = bitcast_ln107_1_fu_201_p1[22:0];

assign trunc_ln107_fu_197_p1 = bitcast_ln107_fu_184_p1[22:0];

endmodule //qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5
