git clone --depth 1 --no-tags https://github.com/aguilarmauri/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165763889
git clone --depth 1 --no-tags https://github.com/manan-sharma/dsd_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166999612
git clone --depth 1 --no-tags https://github.com/OcttoberRust/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164355717
git clone --depth 1 --no-tags https://github.com/yore0403/ICdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166654296
git clone --depth 1 --no-tags https://github.com/EvgenyMuryshkin/Quokka.RISCV.Server.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164283949
git clone --depth 1 --no-tags https://github.com/pubuduudara/8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163693168
git clone --depth 1 --no-tags https://github.com/wuyi316904/fpga_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163820067
git clone --depth 1 --no-tags https://github.com/bz99bz/FPGA-electronic-organ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164430168
git clone --depth 1 --no-tags https://github.com/Booooooooooo/verilog_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164561960
git clone --depth 1 --no-tags https://github.com/knknkn1162/string_builder_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164581686
git clone --depth 1 --no-tags https://github.com/Emilian21iu/UART-RS232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163506685
git clone --depth 1 --no-tags https://github.com/yusengo/ABT002-EMC-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163515058
git clone --depth 1 --no-tags https://github.com/lyxin65/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164191372
git clone --depth 1 --no-tags https://github.com/cameronshinn/image-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164271872
git clone --depth 1 --no-tags https://github.com/rnandyma/SOC_TERM_PROJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162936107
git clone --depth 1 --no-tags https://github.com/NamanGangwani/Digital-Logic-CS-4341-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163883164
git clone --depth 1 --no-tags https://github.com/Liwn0w/1-cycle-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166660839
git clone --depth 1 --no-tags https://github.com/haider454/Smurf-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165983004
git clone --depth 1 --no-tags https://github.com/RozanMagdy/pipeline-temperature-sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162985462
git clone --depth 1 --no-tags https://github.com/third-meow/learnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163115503
git clone --depth 1 --no-tags https://github.com/xcourtesy/ThietKeTongHopHeThongSo_DenGiaoThong_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163118738
git clone --depth 1 --no-tags https://github.com/kitamuyu/FPGA-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163245899
git clone --depth 1 --no-tags https://github.com/devnwang/2048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163251308
git clone --depth 1 --no-tags https://github.com/18ece2009/RARP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164854602
git clone --depth 1 --no-tags https://github.com/imhcyx/comparch-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164865649
git clone --depth 1 --no-tags https://github.com/csgryfe/AlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165863122
git clone --depth 1 --no-tags https://github.com/MOsmanis/Binary-Number-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165080055
git clone --depth 1 --no-tags https://github.com/wasserfuhr/Verilog-for-Dummies.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163781121
git clone --depth 1 --no-tags https://github.com/bhagyashree4/IPv4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164848003
git clone --depth 1 --no-tags https://github.com/bs03702/bs03702_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166876161
git clone --depth 1 --no-tags https://github.com/clunk89/LC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166874108
git clone --depth 1 --no-tags https://github.com/bethurem/VerilogDebouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167066871
git clone --depth 1 --no-tags https://github.com/shonta/makeTd4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162890518
git clone --depth 1 --no-tags https://github.com/NuamSkunk1/armCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162889401
git clone --depth 1 --no-tags https://github.com/sky46262/riscv-src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162813888
git clone --depth 1 --no-tags https://github.com/chenwell/memory-bist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166020104
git clone --depth 1 --no-tags https://github.com/zinechant/switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165900393
git clone --depth 1 --no-tags https://github.com/binary-sandbox/chisel3-blink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164552935
git clone --depth 1 --no-tags https://github.com/FindlayXiao/Oscill.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166327795
git clone --depth 1 --no-tags https://github.com/jill880829/DCLab-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166389911
git clone --depth 1 --no-tags https://github.com/ytwang3579/FPGA_Final_Project-Piano-with-Metronome.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162582039
git clone --depth 1 --no-tags https://github.com/PsiStarPsi/SiPM_Array_Readout_Firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162622936
git clone --depth 1 --no-tags https://github.com/thata/td4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163788072
git clone --depth 1 --no-tags https://github.com/Kexin6/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163760944
git clone --depth 1 --no-tags https://github.com/Zhuozi-Zou/Flappy-Bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163638643
git clone --depth 1 --no-tags https://github.com/sirgismo/CpuTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163521664
git clone --depth 1 --no-tags https://github.com/thata/uart_loopback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164061776
git clone --depth 1 --no-tags https://github.com/emilppeter/SHA-256-Hash-Function-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164570464
git clone --depth 1 --no-tags https://github.com/lxian1999/CSC258-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165129463
git clone --depth 1 --no-tags https://github.com/LinusLarrabee/Xilinx-Work3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163136709
git clone --depth 1 --no-tags https://github.com/GeorgeTYC/maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163484550
git clone --depth 1 --no-tags https://github.com/raxxerwan/FSK-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163571816
git clone --depth 1 --no-tags https://github.com/yusengo/ABT001-ATV-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163514396
git clone --depth 1 --no-tags https://github.com/phamquandung/AXI-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163804691
git clone --depth 1 --no-tags https://github.com/Riei-Joaquim/ProjetoSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163095253
git clone --depth 1 --no-tags https://github.com/knknkn1162/verilog_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163726264
git clone --depth 1 --no-tags https://github.com/alhparsa/master_pipes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165110048
git clone --depth 1 --no-tags https://github.com/vtotient/8-Bit-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163875072
git clone --depth 1 --no-tags https://github.com/LongClipeus/DCT-64point.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164272857
git clone --depth 1 --no-tags https://github.com/AlbertZick/floating_point_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164128967
git clone --depth 1 --no-tags https://github.com/abhinavpy/Systems-Programming-CO262.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164235619
git clone --depth 1 --no-tags https://github.com/ishangh/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164326480
git clone --depth 1 --no-tags https://github.com/khhm/CO221-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164457081
git clone --depth 1 --no-tags https://github.com/rushab101/MazeGameVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165924393
git clone --depth 1 --no-tags https://github.com/4ndl23y/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164665231
git clone --depth 1 --no-tags https://github.com/dilshan19/152A_FinalProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164801665
git clone --depth 1 --no-tags https://github.com/Ramzz10/EE2001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166794374
git clone --depth 1 --no-tags https://github.com/Arpita-Sengupta/Fibonnacci-Number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164297112
git clone --depth 1 --no-tags https://github.com/ComputerArchitecture2018/project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164278682
git clone --depth 1 --no-tags https://github.com/rbarzic/verilog_sim_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163941392
git clone --depth 1 --no-tags https://github.com/thekroko/icezero-blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165939375
git clone --depth 1 --no-tags https://github.com/draycos1/MicroprocessorArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166133506
git clone --depth 1 --no-tags https://github.com/thiagomota456/Projetos-de-SItemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165760225
git clone --depth 1 --no-tags https://github.com/HasanHaider1/CS330-ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166398968
git clone --depth 1 --no-tags https://github.com/nemo11/Reconfigurable-Design-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165988080
git clone --depth 1 --no-tags https://github.com/Verdvana/16-bit_Pseudo_Random_Number_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166004613
git clone --depth 1 --no-tags https://github.com/GeorgeTYC/digit_logic_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163494071
git clone --depth 1 --no-tags https://github.com/Chandana-pvsl/Computer-Organisation-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165195020
git clone --depth 1 --no-tags https://github.com/Terminus-IMRC/Venus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165189734
git clone --depth 1 --no-tags https://github.com/elwazeer/Piplined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164120066
git clone --depth 1 --no-tags https://github.com/brunovieira97/unisinos-arq2-asynchronous-communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164033466
git clone --depth 1 --no-tags https://github.com/brysonmarazzi/RISCMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165030844
git clone --depth 1 --no-tags https://github.com/jake-heo/2016_ALTERA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165323766
git clone --depth 1 --no-tags https://github.com/tienhoangtringhia/Lab5_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162608870
git clone --depth 1 --no-tags https://github.com/JunkaiZhan/LCD_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162786998
git clone --depth 1 --no-tags https://github.com/Arthuresm/TP1LaocII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/162717313
git clone --depth 1 --no-tags https://github.com/EssieYiu/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163147144
git clone --depth 1 --no-tags https://github.com/yjw1268/MazeFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163170940
git clone --depth 1 --no-tags https://github.com/knknkn1162/keyboard_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164086185
git clone --depth 1 --no-tags https://github.com/zywszr/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164223779
git clone --depth 1 --no-tags https://github.com/wjddngus1023/Verilog_Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/165214855
