{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1492438600152 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalTester EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"DigitalTester\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492438600363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492438600429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492438600430 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492438601305 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492438602217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492438602217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492438602217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492438602217 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492438602217 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46699 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492438602249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46701 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492438602249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46703 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492438602249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46705 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492438602249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46707 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492438602249 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492438602249 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1492438602258 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1492438604813 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""} { 0 { 0 ""} 0 46709 9698 10655 0 0 ""}  }  } } { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438606778 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""} { 0 { 0 ""} 0 46711 9698 10655 0 0 ""}  }  } } { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492438606778 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1492438606778 ""}
{ "Warning" "WFHSSI_FHSSI_NOT_LVDS_IO_STD_GROUP" "" "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" { { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P\[0\] 1.5-V PCML " "Pin PCIE_RX_P\[0\] must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492438606954 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P\[0\](n) 1.5-V PCML " "Pin PCIE_RX_P\[0\](n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46711 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492438606954 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P\[0\] 1.5-V PCML " "Pin PCIE_TX_P\[0\] must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492438606954 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P\[0\](n) 1.5-V PCML " "Pin PCIE_TX_P\[0\](n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46709 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492438606954 ""}  } {  } 0 167036 "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1492438606954 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492438607338 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1492438607339 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1492438607340 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 17497 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 9393 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3445 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 " "CMU_X0_Y28_N6                Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3524 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46465 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 8596 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 11906 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3522 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 12101 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 46463 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492438607351 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1492438607351 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492438607598 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1492438607598 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3445 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492438607690 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3446 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492438607690 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3447 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492438607690 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3445 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1492438607690 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|pll7 MPLL PLL " "Implemented PLL \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|pll7\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 149 -1 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492438607707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 149 -1 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3330 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492438607707 ""}  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 149 -1 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1492438607707 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492438609310 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492438609489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492438609720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438609721 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492438609721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492438609733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438609737 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492438609737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492438609748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438609748 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492438609748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492438609749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492438609749 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492438609770 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492438610111 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492438610112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610113 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492438610113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610113 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492438610113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610114 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492438610114 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492438610114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492438610116 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492438610133 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1492438610143 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610268 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1492438610268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1492438610494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1492438610495 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1492438610500 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK_P " "  10.000 PCIE_REFCLK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 Unit\|pll\|sd1\|pll7\|clk\[0\] " "  20.000 Unit\|pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " "   5.000 Unit\|pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492438610502 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1492438610502 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612158 ""}  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 17497 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612158 ""}  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 455 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 16586 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_SGDMA:sgdma\|reset_n  " "Automatically promoted node Architectire:Unit\|Architectire_SGDMA:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2678 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3315 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Architectire:Unit\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 18009 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Architectire:Unit\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 18005 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 12622 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 28006 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1492438612159 ""}  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3442 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492438612159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492438615673 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492438615702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492438615704 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492438615740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492438615812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492438615877 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492438615878 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492438615907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492438617196 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492438617225 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492438617225 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492438617474 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1492438617475 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 9393 9698 10655 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1492438617475 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3524 9698 10655 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1492438617475 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492438617475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492438620456 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1492438620489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492438629135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492438634973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492438635290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492438690590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:56 " "Fitter placement operations ending: elapsed time is 00:00:56" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492438690590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492438694662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X23_Y34 X34_Y45 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45" {  } { { "loc" "" { Generic "D:/DigitalTester/Hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45"} { { 12 { 0 ""} 23 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492438720568 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492438720568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492438739456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492438739462 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492438739462 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 28.92 " "Total time spent on timing analysis during the Fitter is 28.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1492438740509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492438742159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492438744519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492438744620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492438746990 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492438751666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DigitalTester/Hardware/output_files/DigitalTester.fit.smsg " "Generated suppressed messages file D:/DigitalTester/Hardware/output_files/DigitalTester.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492438757768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1644 " "Peak virtual memory: 1644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492438761955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 22:19:21 2017 " "Processing ended: Mon Apr 17 22:19:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492438761955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492438761955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:37 " "Total CPU time (on all processors): 00:03:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492438761955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492438761955 ""}
