0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/test1.v,1713754322,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/try1.v,,test1,,,,,,,,
C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sources_1/new/try1.v,1713754171,verilog,,C:/Users/ugnjhjf/Desktop/COMP/Computer_Organization_CPU_Design/Vivado/Lab_2/Final/Final.srcs/sim_1/new/test1.v,,MULTU_signed_32bit,,,,,,,,
