[connectivity]

stream_connect=stencil_Read_Write_1.outl:stencil_SLR0_1.inl
stream_connect=stencil_SLR0_1.outl:stencil_SLR1_1.in1l
stream_connect=stencil_SLR1_1.out1l:stencil_SLR2_1.inl
stream_connect=stencil_SLR2_1.outl:stencil_SLR1_1.in2l
stream_connect=stencil_SLR1_1.out2l:stencil_Read_Write_1.inl

stream_connect=stencil_Read_Write_1.outu:stencil_SLR0_1.inu
stream_connect=stencil_SLR0_1.outu:stencil_SLR1_1.in1u
stream_connect=stencil_SLR1_1.out1u:stencil_SLR2_1.inu
stream_connect=stencil_SLR2_1.outu:stencil_SLR1_1.in2u
stream_connect=stencil_SLR1_1.out2u:stencil_Read_Write_1.inu

stream_connect=stencil_Read_Write_1.tile_s_out:stencil_SLR0_1.tile_s_in
stream_connect=stencil_SLR0_1.tile_s_out:stencil_SLR1_1.tile_s_in
stream_connect=stencil_SLR1_1.tile_s_out:stencil_SLR2_1.tile_s_in

sp=stencil_Read_Write_1.m_axi_gmem0:HBM[0:1]
sp=stencil_Read_Write_1.m_axi_gmem1:HBM[2:3]
sp=stencil_Read_Write_1.m_axi_gmem2:HBM[4:5]
sp=stencil_Read_Write_1.m_axi_gmem3:HBM[6:7]
sp=stencil_Read_Write_1.m_axi_gmem4:HBM[8:9]
sp=stencil_Read_Write_1.m_axi_gmem5:HBM[10:11]
sp=stencil_Read_Write_1.m_axi_gmem6:HBM[12:13]
sp=stencil_Read_Write_1.m_axi_gmem7:HBM[14:15]
sp=stencil_Read_Write_1.m_axi_gmem16:PLRAM[0]