#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Mar 22 17:37:47 2018
# Process ID: 12864
# Log file: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/planAhead_run_1/planAhead.log
# Journal file: E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/chinthana/dram_test/pa.fromNetlist.tcl}
