<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1753220324" />
    <testcase name="test_add" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="12" time="0.0005106925964355469" sim_time_ns="0.011" ratio_time="21.53937628384687" />
    <testcase name="test_add_carry_out" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="25" time="0.00016927719116210938" sim_time_ns="0.011" ratio_time="64.98217464788732" />
    <testcase name="test_add_carry_in" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="40" time="0.00011086463928222656" sim_time_ns="0.011000000000000003" ratio_time="99.22009462365594" />
    <testcase name="test_sub" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="55" time="9.632110595703125e-05" sim_time_ns="0.010999999999999996" ratio_time="114.20134653465342" />
    <testcase name="test_sub_neg_arg" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="69" time="0.00010371208190917969" sim_time_ns="0.011000000000000003" ratio_time="106.06285977011497" />
    <testcase name="test_sub_neg_result" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="85" time="0.00011515617370605469" sim_time_ns="0.011000000000000003" ratio_time="95.52245134575571" />
  </testsuite>
</testsuites>
