[2025-09-17 11:20:36] START suite=qualcomm_srv trace=srv594_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv594_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2640874 heartbeat IPC: 3.787 cumulative IPC: 3.787 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5041195 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5041195 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5041196 heartbeat IPC: 4.166 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13695297 heartbeat IPC: 1.156 cumulative IPC: 1.156 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22237472 heartbeat IPC: 1.171 cumulative IPC: 1.163 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30624751 heartbeat IPC: 1.192 cumulative IPC: 1.173 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39089837 heartbeat IPC: 1.181 cumulative IPC: 1.175 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47568787 heartbeat IPC: 1.179 cumulative IPC: 1.176 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 56000378 heartbeat IPC: 1.186 cumulative IPC: 1.177 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 64524875 heartbeat IPC: 1.173 cumulative IPC: 1.177 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 73095201 heartbeat IPC: 1.167 cumulative IPC: 1.176 (Simulation time: 00 hr 10 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv594_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 81876810 heartbeat IPC: 1.139 cumulative IPC: 1.171 (Simulation time: 00 hr 11 min 38 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 85296649 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 44 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 85296649 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv594_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.172 instructions: 100000002 cycles: 85296649
CPU 0 Branch Prediction Accuracy: 91.63% MPKI: 14.75 Average ROB Occupancy at Mispredict: 28.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.272
BRANCH_INDIRECT: 0.4213
BRANCH_CONDITIONAL: 12.46
BRANCH_DIRECT_CALL: 0.6613
BRANCH_INDIRECT_CALL: 0.5054
BRANCH_RETURN: 0.4299


====Backend Stall Breakdown====
ROB_STALL: 217666
LQ_STALL: 0
SQ_STALL: 561481


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 183.26428
REPLAY_LOAD: 74.16185
NON_REPLAY_LOAD: 18.080626

== Total ==
ADDR_TRANS: 25657
REPLAY_LOAD: 12830
NON_REPLAY_LOAD: 179179

== Counts ==
ADDR_TRANS: 140
REPLAY_LOAD: 173
NON_REPLAY_LOAD: 9910

cpu0->cpu0_STLB TOTAL        ACCESS:    1762315 HIT:    1757034 MISS:       5281 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1762315 HIT:    1757034 MISS:       5281 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 205.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7703588 HIT:    6697395 MISS:    1006193 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6240133 HIT:    5415350 MISS:     824783 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     539919 HIT:     384223 MISS:     155696 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     913994 HIT:     896734 MISS:      17260 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9542 HIT:       1088 MISS:       8454 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14457617 HIT:    8084555 MISS:    6373062 MSHR_MERGE:    1538266
cpu0->cpu0_L1I LOAD         ACCESS:   14457617 HIT:    8084555 MISS:    6373062 MSHR_MERGE:    1538266
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29953157 HIT:   26597233 MISS:    3355924 MSHR_MERGE:    1401098
cpu0->cpu0_L1D LOAD         ACCESS:   16897995 HIT:   15143668 MISS:    1754327 MSHR_MERGE:     348981
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13044287 HIT:   11452256 MISS:    1592031 MSHR_MERGE:    1052093
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10875 HIT:       1309 MISS:       9566 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12089563 HIT:   10363946 MISS:    1725617 MSHR_MERGE:     866183
cpu0->cpu0_ITLB LOAD         ACCESS:   12089563 HIT:   10363946 MISS:    1725617 MSHR_MERGE:     866183
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.131 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28333981 HIT:   27121674 MISS:    1212307 MSHR_MERGE:     309426
cpu0->cpu0_DTLB LOAD         ACCESS:   28333981 HIT:   27121674 MISS:    1212307 MSHR_MERGE:     309426
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.09 cycles
cpu0->LLC TOTAL        ACCESS:    1221921 HIT:    1147998 MISS:      73923 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     824783 HIT:     796120 MISS:      28663 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     155696 HIT:     115229 MISS:      40467 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     232988 HIT:     232702 MISS:        286 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8454 HIT:       3947 MISS:       4507 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4469
  ROW_BUFFER_MISS:      69163
  AVG DBUS CONGESTED CYCLE: 3.685
Channel 0 WQ ROW_BUFFER_HIT:       1793
  ROW_BUFFER_MISS:      35367
  FULL:          0
Channel 0 REFRESHES ISSUED:       7108

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       528321       408834        81900         5394
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          369          289          224
  STLB miss resolved @ L2C                0          196          236          507          145
  STLB miss resolved @ LLC                0          314          501         1925          921
  STLB miss resolved @ MEM                0            3          290         1991         2485

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156657        53526      1149294       109667          640
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          239          109           62
  STLB miss resolved @ L2C                0          170          234           38            7
  STLB miss resolved @ LLC                0           88          231          461           78
  STLB miss resolved @ MEM                0            2           90          276          181
[2025-09-17 11:33:20] END   suite=qualcomm_srv trace=srv594_ap (rc=0)
