m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/uni/sem4/DLD_lab/2nd
vALU
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1748936303
!i10b 1
!s100 O:XRd9fAn5OE4dach84kJ1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IF_m>REWfilo<dnLUPmAea0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/uni/sem4/Computer Architecture/Computer_architecture/CA2
w1746791436
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/ALU.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/ALU.sv
!i122 11
L0 1 20
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1748936302.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/ALU.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/ALU.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
n@a@l@u
vCU
R0
R1
!i10b 1
!s100 ?6IQ]DKe6NoB^z0=MWUj12
R2
IcoFP3`E<DHEMKKoVGI4EG3
R3
S1
R4
w1746877816
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Controller.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Controller.sv
!i122 12
L0 3 128
R5
r1
!s85 0
31
Z8 !s108 1748936303.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Controller.sv|
!i113 1
R6
R7
n@c@u
vData_memory
R0
R1
!i10b 1
!s100 595ENLFf=BP[ZJ0]Xj6bn3
R2
IPaSVm:FPdH_CzCzCKZDjd1
R3
S1
R4
w1746824787
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Data_Memory.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Data_Memory.sv
!i122 13
Z9 L0 1 23
R5
r1
!s85 0
31
R8
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Data_Memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Data_Memory.sv|
!i113 1
R6
R7
n@data_memory
vdatapath
R0
R1
!i10b 1
!s100 jOVLiXYZ[d4eUVii?4Czl2
R2
I<eohH=k3LK7UGGbUiLHEe3
R3
S1
R4
w1746935729
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/datapath.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/datapath.sv
!i122 14
L0 2 96
R5
r1
!s85 0
31
R8
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/datapath.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/datapath.sv|
!i113 1
R6
R7
vExtend
R0
R1
!i10b 1
!s100 7_HA9GJ<PmDXYGVZHh^113
R2
IPMiVnj_jDQEW_JdF0@g<H0
R3
S1
R4
w1748936297
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/extend.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/extend.sv
!i122 15
Z10 L0 1 15
R5
r1
!s85 0
31
R8
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/extend.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/extend.sv|
!i113 1
R6
R7
n@extend
vinstruction_memory
R0
Z11 !s110 1748936304
!i10b 1
!s100 8;RXVH>Z[M6A13;NC[DNJ1
R2
IlYkcm>R7DN[[LgUlg_a<m3
R3
S1
R4
w1746823667
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/instruction_memory.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/instruction_memory.sv
!i122 16
R10
R5
r1
!s85 0
31
R8
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/instruction_memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/instruction_memory.sv|
!i113 1
R6
R7
vPC_imm_adder
R0
R11
!i10b 1
!s100 >K3?YDn=9WCK5^l98Z4B`1
R2
I32GcbG_ekZMYD`5?J^d8o1
R3
S1
R4
Z12 w1746790111
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCTarget.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCTarget.sv
!i122 20
L0 1 7
R5
r1
!s85 0
31
Z13 !s108 1748936304.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCTarget.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCTarget.sv|
!i113 1
R6
R7
n@p@c_imm_adder
vPC_mux
R0
R11
!i10b 1
!s100 SEfIJ=XTTg8f18m5XcC:U1
R2
I3kKCEU<:keB;C^OeeCl@<2
R3
S1
R4
Z14 w1746827369
Z15 8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Muxs.sv
Z16 FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Muxs.sv
!i122 17
L0 1 13
R5
r1
!s85 0
31
R13
Z17 !s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Muxs.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/Muxs.sv|
!i113 1
R6
R7
n@p@c_mux
vPC_register
R0
R11
!i10b 1
!s100 ijYNH>;M<4NQR3eY3^[hG1
R2
I`L9BHS`jWAKLdBDkgg9eI1
R3
S1
R4
w1746823951
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PC_register.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PC_register.sv
!i122 18
L0 1 12
R5
r1
!s85 0
31
R13
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PC_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PC_register.sv|
!i113 1
R6
R7
n@p@c_register
vPCPlus4
R0
R11
!i10b 1
!s100 WFkb[fPXM`?kel4V7Gmo43
R2
I>SXXGF7De9zaAIk]Q][W72
R3
S1
R4
R12
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCPlus4.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCPlus4.sv
!i122 19
L0 1 6
R5
r1
!s85 0
31
R13
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCPlus4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/PCPlus4.sv|
!i113 1
R6
R7
n@p@c@plus4
vregister_file
R0
Z19 !s110 1748936305
!i10b 1
!s100 mb>3_iDZ>MmYEGJhKYYK:1
R2
IT]1A0SV:W1L6bHV41FZV=2
R3
S1
R4
w1746824024
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/register_file.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/register_file.sv
!i122 21
R9
R5
r1
!s85 0
31
R13
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/register_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/register_file.sv|
!i113 1
R6
R7
vResult_mux
R0
R11
!i10b 1
!s100 Y3[?c7>lI2b7WlK?DKYXi3
R2
ICOW:O6;;9_[ThOZ:`O5U53
R3
S1
R4
R14
R15
R16
!i122 17
L0 15 13
R5
r1
!s85 0
31
R13
R17
R18
!i113 1
R6
R7
n@result_mux
vRISC_V
R0
R19
!i10b 1
!s100 7bn:K4;=L0lgXjb7AOb5k3
R2
IDOnH:d9DRl:=5DbclGRc72
R3
S1
R4
w1746826954
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/top.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA2/top.sv
!i122 22
L0 1 17
R5
r1
!s85 0
31
!s108 1748936305.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA2/top.sv|
!i113 1
R6
R7
n@r@i@s@c_@v
vSrcB_mux
R0
R11
!i10b 1
!s100 NciQhQa0NgoeTzB_h7oX02
R2
IB6c=Mj:L3D=nEjEZc=41f0
R3
S1
R4
R14
R15
R16
!i122 17
L0 29 12
R5
r1
!s85 0
31
R13
R17
R18
!i113 1
R6
R7
n@src@b_mux
