$date
	Fri Jun 03 03:51:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_ecom $end
$scope module here $end
$var wire 8 ! a [7:0] $end
$var wire 8 " b [7:0] $end
$var wire 1 # c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
bx "
bx !
$end
#20
1#
b1 "
b1 !
#60
0#
b1010100 "
b1010110 !
#100
b1010111 "
b1010100 !
#140
b1011100 "
b1110100 !
#180
b1000100 "
b1010100 !
#220
b1111111 "
#260
