Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 25 11:19:15 2021
| Host         : VM3236-fushen running 64-bit Ubuntu 20.04 LTS
| Command      : report_timing_summary -max_paths 10 -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.433        0.000                      0                   45        0.241        0.000                      0                   45        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.433        0.000                      0                   45        0.241        0.000                      0                   45        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.704ns (22.890%)  route 2.372ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.700     8.382    cnt[0]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.582    15.004    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  cnt_reg[10]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.704ns (22.890%)  route 2.372ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.700     8.382    cnt[0]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.582    15.004    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.704ns (22.890%)  route 2.372ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.700     8.382    cnt[0]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.582    15.004    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.704ns (22.890%)  route 2.372ns (77.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.700     8.382    cnt[0]_i_1_n_0
    SLICE_X3Y133         FDRE                                         r  cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.582    15.004    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.815    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.043%)  route 2.224ns (75.957%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.553     8.234    cnt[0]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.043%)  route 2.224ns (75.957%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.553     8.234    cnt[0]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.043%)  route 2.224ns (75.957%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.553     8.234    cnt[0]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.704ns (24.043%)  route 2.224ns (75.957%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.553     8.234    cnt[0]_i_1_n_0
    SLICE_X3Y134         FDRE                                         r  cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.816    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.704ns (23.938%)  route 2.237ns (76.062%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.565     8.247    cnt[0]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.584    15.006    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.704ns (23.938%)  route 2.237ns (76.062%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.860     6.623    cnt_reg[16]
    SLICE_X2Y134         LUT4 (Prop_lut4_I1_O)        0.124     6.747 r  cnt[0]_i_5/O
                         net (fo=1, routed)           0.811     7.558    cnt[0]_i_5_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     7.682 r  cnt[0]_i_1/O
                         net (fo=20, routed)          0.565     8.247    cnt[0]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.584    15.006    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    14.842    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  6.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.571%)  route 0.189ns (50.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt_reg[19]/Q
                         net (fo=4, routed)           0.189     1.844    cnt_reg[19]
    SLICE_X2Y134         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  an_i_1/O
                         net (fo=1, routed)           0.000     1.889    clk_100hz
    SLICE_X2Y134         FDRE                                         r  an_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r  an_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.120     1.647    an_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.760    cnt_reg_n_0_[3]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.868    cnt_reg[0]_i_2_n_4
    SLICE_X3Y131         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.105     1.615    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.758    cnt_reg_n_0_[4]
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    cnt_reg[4]_i_1_n_7
    SLICE_X3Y132         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.105     1.616    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     1.761    cnt_reg_n_0_[2]
    SLICE_X3Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.872    cnt_reg[0]_i_2_n_5
    SLICE_X3Y131         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.105     1.615    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  cnt_reg[7]/Q
                         net (fo=3, routed)           0.120     1.773    cnt_reg[7]
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    cnt_reg[4]_i_1_n_4
    SLICE_X3Y132         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.105     1.616    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt_reg[12]/Q
                         net (fo=3, routed)           0.117     1.772    cnt_reg[12]
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    cnt_reg[12]_i_1_n_7
    SLICE_X3Y134         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y134         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.105     1.618    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt_reg[16]/Q
                         net (fo=5, routed)           0.117     1.772    cnt_reg[16]
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    cnt_reg[16]_i_1_n_7
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.105     1.618    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt_reg[18]/Q
                         net (fo=5, routed)           0.122     1.776    cnt_reg[18]
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    cnt_reg[16]_i_1_n_5
    SLICE_X3Y135         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.105     1.618    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.256ns (67.532%)  route 0.123ns (32.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.593     1.512    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  cnt_reg[8]/Q
                         net (fo=3, routed)           0.123     1.777    cnt_reg[8]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    cnt_reg[8]_i_1_n_7
    SLICE_X3Y133         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X3Y133         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105     1.617    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt_reg[19]/Q
                         net (fo=4, routed)           0.130     1.785    cnt_reg[19]
    SLICE_X3Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    cnt_reg[16]_i_1_n_4
    SLICE_X3Y135         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.105     1.618    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y134    an_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y131    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y133    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y134    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y135    cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    d_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133    d_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y134    an_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y134    an_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y131    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y134    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y134    cnt_reg[12]/C



