<stg><name>mm_Pipeline_4</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln53_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln53

]]></Node>
<StgValue><ssdm name="sext_ln53_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln53_cast = sext i62 %sext_ln53_read

]]></Node>
<StgValue><ssdm name="sext_ln53_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i7 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
load-store-loop:4 %exitcond5 = icmp_eq  i7 %loop_index_load, i7 64

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
load-store-loop:6 %empty_21 = add i7 %loop_index_load, i7 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:7 %br_ln0 = br i1 %exitcond5, void %load-store-loop.split, void %memcpy-split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:0 %tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %loop_index_load, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="3">
<![CDATA[
load-store-loop.split:1 %p_cast53 = zext i3 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:2 %AB_buff_addr = getelementptr i32 %AB_buff, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:3 %AB_buff_1_addr = getelementptr i32 %AB_buff_1, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:4 %AB_buff_2_addr = getelementptr i32 %AB_buff_2, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:5 %AB_buff_3_addr = getelementptr i32 %AB_buff_3, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:6 %AB_buff_4_addr = getelementptr i32 %AB_buff_4, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_4_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:7 %AB_buff_5_addr = getelementptr i32 %AB_buff_5, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_5_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:8 %AB_buff_6_addr = getelementptr i32 %AB_buff_6, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_6_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:9 %AB_buff_7_addr = getelementptr i32 %AB_buff_7, i64 0, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="AB_buff_7_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7">
<![CDATA[
load-store-loop.split:10 %empty_22 = trunc i7 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:11 %AB_buff_load = load i3 %AB_buff_addr

]]></Node>
<StgValue><ssdm name="AB_buff_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:12 %AB_buff_1_load = load i3 %AB_buff_1_addr

]]></Node>
<StgValue><ssdm name="AB_buff_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:13 %AB_buff_2_load = load i3 %AB_buff_2_addr

]]></Node>
<StgValue><ssdm name="AB_buff_2_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:14 %AB_buff_3_load = load i3 %AB_buff_3_addr

]]></Node>
<StgValue><ssdm name="AB_buff_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:15 %AB_buff_4_load = load i3 %AB_buff_4_addr

]]></Node>
<StgValue><ssdm name="AB_buff_4_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:16 %AB_buff_5_load = load i3 %AB_buff_5_addr

]]></Node>
<StgValue><ssdm name="AB_buff_5_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:17 %AB_buff_6_load = load i3 %AB_buff_6_addr

]]></Node>
<StgValue><ssdm name="AB_buff_6_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:18 %AB_buff_7_load = load i3 %AB_buff_7_addr

]]></Node>
<StgValue><ssdm name="AB_buff_7_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:21 %store_ln0 = store i7 %empty_21, i7 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_port

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop:2 %AB_port_addr = getelementptr i32 %AB_port, i64 %sext_ln53_cast

]]></Node>
<StgValue><ssdm name="AB_port_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:11 %AB_buff_load = load i3 %AB_buff_addr

]]></Node>
<StgValue><ssdm name="AB_buff_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:12 %AB_buff_1_load = load i3 %AB_buff_1_addr

]]></Node>
<StgValue><ssdm name="AB_buff_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:13 %AB_buff_2_load = load i3 %AB_buff_2_addr

]]></Node>
<StgValue><ssdm name="AB_buff_2_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:14 %AB_buff_3_load = load i3 %AB_buff_3_addr

]]></Node>
<StgValue><ssdm name="AB_buff_3_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:15 %AB_buff_4_load = load i3 %AB_buff_4_addr

]]></Node>
<StgValue><ssdm name="AB_buff_4_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:16 %AB_buff_5_load = load i3 %AB_buff_5_addr

]]></Node>
<StgValue><ssdm name="AB_buff_5_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:17 %AB_buff_6_load = load i3 %AB_buff_6_addr

]]></Node>
<StgValue><ssdm name="AB_buff_6_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop.split:18 %AB_buff_7_load = load i3 %AB_buff_7_addr

]]></Node>
<StgValue><ssdm name="AB_buff_7_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
load-store-loop.split:19 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %AB_buff_load, i32 %AB_buff_1_load, i32 %AB_buff_2_load, i32 %AB_buff_3_load, i32 %AB_buff_4_load, i32 %AB_buff_5_load, i32 %AB_buff_6_load, i32 %AB_buff_7_load, i3 %empty_22

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
memcpy-split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
load-store-loop.split:20 %write_ln53 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %AB_port_addr, i32 %tmp, i4 15

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:22 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="AB_port" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="AB_port"/></StgValue>
</port>
<port id="65" name="sext_ln53" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln53"/></StgValue>
</port>
<port id="66" name="AB_buff" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="AB_buff_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="AB_buff_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="AB_buff_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="AB_buff_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="AB_buff_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="AB_buff_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="AB_buff_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="AB_buff_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="loop_index" fromId="74" toId="6">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln53_read" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="sext_ln53" to="sext_ln53_read" fromId="65" toId="7">
</dataflow>
<dataflow id="79" from="sext_ln53_read" to="sext_ln53_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="AB_port" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="empty_4" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="96" from="empty_2" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="110" from="loop_index" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="111" from="loop_index" to="loop_index_load" fromId="6" toId="12">
</dataflow>
<dataflow id="112" from="loop_index_load" to="exitcond5" fromId="12" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="exitcond5" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="loop_index_load" to="empty_21" fromId="12" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_116" to="empty_21" fromId="116" toId="14">
</dataflow>
<dataflow id="118" from="exitcond5" to="br_ln0" fromId="13" toId="15">
</dataflow>
<dataflow id="120" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="tmp_2" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="loop_index_load" to="tmp_2" fromId="12" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp_2" fromId="122" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="tmp_2" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="tmp_2" to="p_cast53" fromId="16" toId="17">
</dataflow>
<dataflow id="127" from="AB_buff" to="AB_buff_addr" fromId="66" toId="18">
</dataflow>
<dataflow id="129" from="StgValue_128" to="AB_buff_addr" fromId="128" toId="18">
</dataflow>
<dataflow id="130" from="p_cast53" to="AB_buff_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="131" from="AB_buff_1" to="AB_buff_1_addr" fromId="67" toId="19">
</dataflow>
<dataflow id="132" from="StgValue_128" to="AB_buff_1_addr" fromId="128" toId="19">
</dataflow>
<dataflow id="133" from="p_cast53" to="AB_buff_1_addr" fromId="17" toId="19">
</dataflow>
<dataflow id="134" from="AB_buff_2" to="AB_buff_2_addr" fromId="68" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_128" to="AB_buff_2_addr" fromId="128" toId="20">
</dataflow>
<dataflow id="136" from="p_cast53" to="AB_buff_2_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="137" from="AB_buff_3" to="AB_buff_3_addr" fromId="69" toId="21">
</dataflow>
<dataflow id="138" from="StgValue_128" to="AB_buff_3_addr" fromId="128" toId="21">
</dataflow>
<dataflow id="139" from="p_cast53" to="AB_buff_3_addr" fromId="17" toId="21">
</dataflow>
<dataflow id="140" from="AB_buff_4" to="AB_buff_4_addr" fromId="70" toId="22">
</dataflow>
<dataflow id="141" from="StgValue_128" to="AB_buff_4_addr" fromId="128" toId="22">
</dataflow>
<dataflow id="142" from="p_cast53" to="AB_buff_4_addr" fromId="17" toId="22">
</dataflow>
<dataflow id="143" from="AB_buff_5" to="AB_buff_5_addr" fromId="71" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_128" to="AB_buff_5_addr" fromId="128" toId="23">
</dataflow>
<dataflow id="145" from="p_cast53" to="AB_buff_5_addr" fromId="17" toId="23">
</dataflow>
<dataflow id="146" from="AB_buff_6" to="AB_buff_6_addr" fromId="72" toId="24">
</dataflow>
<dataflow id="147" from="StgValue_128" to="AB_buff_6_addr" fromId="128" toId="24">
</dataflow>
<dataflow id="148" from="p_cast53" to="AB_buff_6_addr" fromId="17" toId="24">
</dataflow>
<dataflow id="149" from="AB_buff_7" to="AB_buff_7_addr" fromId="73" toId="25">
</dataflow>
<dataflow id="150" from="StgValue_128" to="AB_buff_7_addr" fromId="128" toId="25">
</dataflow>
<dataflow id="151" from="p_cast53" to="AB_buff_7_addr" fromId="17" toId="25">
</dataflow>
<dataflow id="152" from="loop_index_load" to="empty_22" fromId="12" toId="26">
</dataflow>
<dataflow id="153" from="AB_buff_addr" to="AB_buff_load" fromId="18" toId="27">
</dataflow>
<dataflow id="154" from="AB_buff_1_addr" to="AB_buff_1_load" fromId="19" toId="28">
</dataflow>
<dataflow id="155" from="AB_buff_2_addr" to="AB_buff_2_load" fromId="20" toId="29">
</dataflow>
<dataflow id="156" from="AB_buff_3_addr" to="AB_buff_3_load" fromId="21" toId="30">
</dataflow>
<dataflow id="157" from="AB_buff_4_addr" to="AB_buff_4_load" fromId="22" toId="31">
</dataflow>
<dataflow id="158" from="AB_buff_5_addr" to="AB_buff_5_load" fromId="23" toId="32">
</dataflow>
<dataflow id="159" from="AB_buff_6_addr" to="AB_buff_6_load" fromId="24" toId="33">
</dataflow>
<dataflow id="160" from="AB_buff_7_addr" to="AB_buff_7_load" fromId="25" toId="34">
</dataflow>
<dataflow id="161" from="empty_21" to="store_ln0" fromId="14" toId="35">
</dataflow>
<dataflow id="162" from="loop_index" to="store_ln0" fromId="6" toId="35">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="163" toId="36">
</dataflow>
<dataflow id="165" from="AB_port" to="specbitsmap_ln0" fromId="64" toId="36">
</dataflow>
<dataflow id="166" from="AB_port" to="AB_port_addr" fromId="64" toId="37">
</dataflow>
<dataflow id="167" from="sext_ln53_cast" to="AB_port_addr" fromId="8" toId="37">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="168" toId="38">
</dataflow>
<dataflow id="170" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="38">
</dataflow>
<dataflow id="171" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="38">
</dataflow>
<dataflow id="172" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="38">
</dataflow>
<dataflow id="173" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="38">
</dataflow>
<dataflow id="175" from="p_str" to="specpipeline_ln0" fromId="174" toId="38">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="176" toId="39">
</dataflow>
<dataflow id="179" from="StgValue_178" to="empty" fromId="178" toId="39">
</dataflow>
<dataflow id="180" from="StgValue_178" to="empty" fromId="178" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_178" to="empty" fromId="178" toId="39">
</dataflow>
<dataflow id="182" from="AB_buff_addr" to="AB_buff_load" fromId="18" toId="40">
</dataflow>
<dataflow id="183" from="AB_buff_1_addr" to="AB_buff_1_load" fromId="19" toId="41">
</dataflow>
<dataflow id="184" from="AB_buff_2_addr" to="AB_buff_2_load" fromId="20" toId="42">
</dataflow>
<dataflow id="185" from="AB_buff_3_addr" to="AB_buff_3_load" fromId="21" toId="43">
</dataflow>
<dataflow id="186" from="AB_buff_4_addr" to="AB_buff_4_load" fromId="22" toId="44">
</dataflow>
<dataflow id="187" from="AB_buff_5_addr" to="AB_buff_5_load" fromId="23" toId="45">
</dataflow>
<dataflow id="188" from="AB_buff_6_addr" to="AB_buff_6_load" fromId="24" toId="46">
</dataflow>
<dataflow id="189" from="AB_buff_7_addr" to="AB_buff_7_load" fromId="25" toId="47">
</dataflow>
<dataflow id="191" from="_ssdm_op_Mux.ap_auto.8i32.i3" to="tmp" fromId="190" toId="48">
</dataflow>
<dataflow id="192" from="AB_buff_load" to="tmp" fromId="40" toId="48">
</dataflow>
<dataflow id="193" from="AB_buff_1_load" to="tmp" fromId="41" toId="48">
</dataflow>
<dataflow id="194" from="AB_buff_2_load" to="tmp" fromId="42" toId="48">
</dataflow>
<dataflow id="195" from="AB_buff_3_load" to="tmp" fromId="43" toId="48">
</dataflow>
<dataflow id="196" from="AB_buff_4_load" to="tmp" fromId="44" toId="48">
</dataflow>
<dataflow id="197" from="AB_buff_5_load" to="tmp" fromId="45" toId="48">
</dataflow>
<dataflow id="198" from="AB_buff_6_load" to="tmp" fromId="46" toId="48">
</dataflow>
<dataflow id="199" from="AB_buff_7_load" to="tmp" fromId="47" toId="48">
</dataflow>
<dataflow id="200" from="empty_22" to="tmp" fromId="26" toId="48">
</dataflow>
<dataflow id="202" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln53" fromId="201" toId="49">
</dataflow>
<dataflow id="203" from="AB_port_addr" to="write_ln53" fromId="37" toId="49">
</dataflow>
<dataflow id="204" from="tmp" to="write_ln53" fromId="48" toId="49">
</dataflow>
<dataflow id="206" from="StgValue_205" to="write_ln53" fromId="205" toId="49">
</dataflow>
<dataflow id="207" from="exitcond5" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="208" from="exitcond5" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
