// Seed: 385432498
module module_0;
  wire id_1;
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri0 id_6#(
        .id_8 (id_3 - id_5),
        .id_9 (1),
        .id_10(1),
        .id_11(id_8)
    )
);
  assign id_10 = id_2 + id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri  id_2,
    output wire id_3,
    input  wor  id_4
    , id_7,
    input  wor  id_5
);
  wire id_8;
  module_0 modCall_1 ();
  assign id_3 = id_2;
endmodule
