Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 10:37:32 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic/post_place_timing_summary.rpt
| Design       : matmul_16x16_systolic
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 791 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 416 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.233        0.000                      0                21714        0.122        0.000                      0                21714        4.230        0.000                       0                 19225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.233        0.000                      0                21714        0.122        0.000                      0                21714        4.230        0.000                       0                 19225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_output_logic/c_data_out_14_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 1.384ns (24.955%)  route 4.162ns (75.045%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19224, unset)        0.704     0.704    clk
    SLICE_X50Y79         FDRE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  clk_cnt_reg[0]/Q
                         net (fo=16, estimated)       0.851     1.948    u_output_logic/Q[0]
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.097     2.045 r  u_output_logic/c_data_out[127]_i_31/O
                         net (fo=1, routed)           0.000     2.045    u_output_logic/c_data_out[127]_i_31_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.440 r  u_output_logic/c_data_out_reg[127]_i_16/CO[3]
                         net (fo=1, estimated)        0.000     2.440    u_output_logic/c_data_out_reg[127]_i_16_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.529 r  u_output_logic/c_data_out_reg[127]_i_5/CO[3]
                         net (fo=1, estimated)        0.000     2.529    u_output_logic/c_data_out_reg[127]_i_5_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.702 r  u_output_logic/c_data_out_reg[127]_i_3/CO[2]
                         net (fo=2063, estimated)     0.564     3.266    u_output_logic/CO[0]
    SLICE_X43Y83         LUT4 (Prop_lut4_I0_O)        0.237     3.503 r  u_output_logic/c_data_out[127]_i_1/O
                         net (fo=2048, estimated)     2.747     6.250    u_output_logic/c_data_out_15
    SLICE_X106Y4         FDRE                                         r  u_output_logic/c_data_out_14_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=19224, unset)        0.669    10.669    u_output_logic/clk
    SLICE_X106Y4         FDRE                                         r  u_output_logic/c_data_out_14_reg[10]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X106Y4         FDRE (Setup_fdre_C_CE)      -0.150    10.483    u_output_logic/c_data_out_14_reg[10]
  -------------------------------------------------------------------
                         required time                         10.483    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  4.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_systolic_pe_matrix/pe14_4/out_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_systolic_pe_matrix/pe15_4/out_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.486%)  route 0.081ns (36.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19224, unset)        0.411     0.411    u_systolic_pe_matrix/pe14_4/clk
    SLICE_X84Y103        FDRE                                         r  u_systolic_pe_matrix/pe14_4/out_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  u_systolic_pe_matrix/pe14_4/out_b_reg[7]/Q
                         net (fo=2, estimated)        0.081     0.633    u_systolic_pe_matrix/pe15_4/b_flopped_reg[7][7]
    SLICE_X84Y103        FDRE                                         r  u_systolic_pe_matrix/pe15_4/out_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=19224, unset)        0.432     0.432    u_systolic_pe_matrix/pe15_4/clk
    SLICE_X84Y103        FDRE                                         r  u_systolic_pe_matrix/pe15_4/out_b_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y103        FDRE (Hold_fdre_C_D)         0.078     0.510    u_systolic_pe_matrix/pe15_4/out_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X110Y12  u_systolic_pe_matrix/pe1_2/u_mac/mul_out_temp_reg_reg[9]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X98Y61   u_systolic_data_setup/a10_data_delayed_8_reg[0]_srl8___u_systolic_data_setup_a15_data_delayed_8_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         5.000       4.230      SLICE_X98Y61   u_systolic_data_setup/a10_data_delayed_8_reg[0]_srl8___u_systolic_data_setup_a15_data_delayed_8_reg_r/CLK



