<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>New_RTOS_Sailboat: src/ASF/sam0/utils/cmsis/samd20/include/instance/port.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">New_RTOS_Sailboat
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_48df721a600249707234158a96c7fafb.html">ASF</a></li><li class="navelem"><a class="el" href="dir_7cfca43fdac2a4c30da32869189975e9.html">sam0</a></li><li class="navelem"><a class="el" href="dir_1acdffdfd67a16295b6d270d65b858e0.html">utils</a></li><li class="navelem"><a class="el" href="dir_908d54dc55adc28dc59e889cd891cf71.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_3232f96a511091b7688077e9557d6d67.html">samd20</a></li><li class="navelem"><a class="el" href="dir_805d4f7f6e31be841da65cd310104426.html">include</a></li><li class="navelem"><a class="el" href="dir_734ae5b50e0d44df75d9833bff09774f.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">port.h</div></div>
</div><!--header-->
<div class="contents">
<a href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/*</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * Support and FAQ: visit &lt;a href=&quot;https://www.microchip.com/support/&quot;&gt;Microchip Support&lt;/a&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef _SAMD20_PORT_INSTANCE_</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define _SAMD20_PORT_INSTANCE_</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* ========== Register definition for PORT peripheral ========== */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#define REG_PORT_DIR0              (0x41004400U) </span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#define REG_PORT_DIRCLR0           (0x41004404U) </span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define REG_PORT_DIRSET0           (0x41004408U) </span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#define REG_PORT_DIRTGL0           (0x4100440CU) </span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define REG_PORT_OUT0              (0x41004410U) </span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define REG_PORT_OUTCLR0           (0x41004414U) </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define REG_PORT_OUTSET0           (0x41004418U) </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#define REG_PORT_OUTTGL0           (0x4100441CU) </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#define REG_PORT_IN0               (0x41004420U) </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#define REG_PORT_CTRL0             (0x41004424U) </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#define REG_PORT_WRCONFIG0         (0x41004428U) </span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#define REG_PORT_PMUX0             (0x41004430U) </span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define REG_PORT_PINCFG0           (0x41004440U) </span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define REG_PORT_DIR1              (0x41004480U) </span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define REG_PORT_DIRCLR1           (0x41004484U) </span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define REG_PORT_DIRSET1           (0x41004488U) </span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define REG_PORT_DIRTGL1           (0x4100448CU) </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define REG_PORT_OUT1              (0x41004490U) </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define REG_PORT_OUTCLR1           (0x41004494U) </span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define REG_PORT_OUTSET1           (0x41004498U) </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define REG_PORT_OUTTGL1           (0x4100449CU) </span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define REG_PORT_IN1               (0x410044A0U) </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define REG_PORT_CTRL1             (0x410044A4U) </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define REG_PORT_WRCONFIG1         (0x410044A8U) </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define REG_PORT_PMUX1             (0x410044B0U) </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define REG_PORT_PINCFG1           (0x410044C0U) </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a97266c43309c6d9ae5e9b0b7fade9b88">   69</a></span><span class="preprocessor">#define REG_PORT_DIR0              (*(RwReg  *)0x41004400U) </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a202e7577e003ee206321199cc1425730">   70</a></span><span class="preprocessor">#define REG_PORT_DIRCLR0           (*(RwReg  *)0x41004404U) </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#adfceb6d4e4c262cf212b9be2109e989f">   71</a></span><span class="preprocessor">#define REG_PORT_DIRSET0           (*(RwReg  *)0x41004408U) </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a44d946752b1e9c699bd69918081579a4">   72</a></span><span class="preprocessor">#define REG_PORT_DIRTGL0           (*(RwReg  *)0x4100440CU) </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#ac0e9c345de1c1ea20a4634012545a4de">   73</a></span><span class="preprocessor">#define REG_PORT_OUT0              (*(RwReg  *)0x41004410U) </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#ad7a6aa55482c6e92ed66a6deeca0b0b5">   74</a></span><span class="preprocessor">#define REG_PORT_OUTCLR0           (*(RwReg  *)0x41004414U) </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a3481abedeb8460f687c1a19ec8433dd9">   75</a></span><span class="preprocessor">#define REG_PORT_OUTSET0           (*(RwReg  *)0x41004418U) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a078c4860bbcb38bdc972ae229eeea08e">   76</a></span><span class="preprocessor">#define REG_PORT_OUTTGL0           (*(RwReg  *)0x4100441CU) </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a80079360b9d522773b1793da944d3f10">   77</a></span><span class="preprocessor">#define REG_PORT_IN0               (*(RoReg  *)0x41004420U) </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#af2078f225a38de014a88804d31e7c032">   78</a></span><span class="preprocessor">#define REG_PORT_CTRL0             (*(RwReg  *)0x41004424U) </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a91ac37967534f1755cdf49b6bb3bc559">   79</a></span><span class="preprocessor">#define REG_PORT_WRCONFIG0         (*(WoReg  *)0x41004428U) </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#aeb037cc9cda118676dff8ad7505ddc2f">   80</a></span><span class="preprocessor">#define REG_PORT_PMUX0             (*(RwReg  *)0x41004430U) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a2e31b23171a494bff836994fa537f731">   81</a></span><span class="preprocessor">#define REG_PORT_PINCFG0           (*(RwReg  *)0x41004440U) </span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#ac8dc6913719cf8cf84d5b902bb08b3e5">   82</a></span><span class="preprocessor">#define REG_PORT_DIR1              (*(RwReg  *)0x41004480U) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a05a281f12c37a0d891edb87e4e3f44f0">   83</a></span><span class="preprocessor">#define REG_PORT_DIRCLR1           (*(RwReg  *)0x41004484U) </span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#ad08b54a1cadc6153671bd02995e7fdf9">   84</a></span><span class="preprocessor">#define REG_PORT_DIRSET1           (*(RwReg  *)0x41004488U) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a3f243c3e1324bf63fe615463fd7da9ec">   85</a></span><span class="preprocessor">#define REG_PORT_DIRTGL1           (*(RwReg  *)0x4100448CU) </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a675f28e419b3dad129f7d2866a37e957">   86</a></span><span class="preprocessor">#define REG_PORT_OUT1              (*(RwReg  *)0x41004490U) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#aa231b8a484b2b2e25e024529ab0bdaa4">   87</a></span><span class="preprocessor">#define REG_PORT_OUTCLR1           (*(RwReg  *)0x41004494U) </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#accd4c6ca59c7375653168f8cd3f7695e">   88</a></span><span class="preprocessor">#define REG_PORT_OUTSET1           (*(RwReg  *)0x41004498U) </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a6ef8a41ab86b47ac05ed1de8cc0442f1">   89</a></span><span class="preprocessor">#define REG_PORT_OUTTGL1           (*(RwReg  *)0x4100449CU) </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a94288e15fe3ce4c8b1a968396de063ae">   90</a></span><span class="preprocessor">#define REG_PORT_IN1               (*(RoReg  *)0x410044A0U) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#ada81fa07af25afdc8437a28f6835784a">   91</a></span><span class="preprocessor">#define REG_PORT_CTRL1             (*(RwReg  *)0x410044A4U) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#adf1cf6e3d72650defd52025c13333f75">   92</a></span><span class="preprocessor">#define REG_PORT_WRCONFIG1         (*(WoReg  *)0x410044A8U) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a7045d8c7fbb9ac73235016d1f4c8e4f4">   93</a></span><span class="preprocessor">#define REG_PORT_PMUX1             (*(RwReg  *)0x410044B0U) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="utils_2cmsis_2samd20_2include_2instance_2port_8h.html#a66e44ef756e8a9b0af90efe44ba34987">   94</a></span><span class="preprocessor">#define REG_PORT_PINCFG1           (*(RwReg  *)0x410044C0U) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/* ========== Instance parameters for PORT peripheral ========== */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define PORT_BITS                   64       </span><span class="comment">// Number of PORT pins</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define PORT_DIR_DEFAULT_VAL        { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for DIR of all pins</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define PORT_DIR_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for DIR of all pins</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define PORT_DRVSTR                 1        </span><span class="comment">// DRVSTR supported</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define PORT_DRVSTR_DEFAULT_VAL     { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Default value for DRVSTR of all pins</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define PORT_DRVSTR_IMPLEMENTED     { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for DRVSTR of all pins</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define PORT_EVENT_IMPLEMENTED      { 0x00000000, 0x00000000 }</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define PORT_INEN_DEFAULT_VAL       { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for INEN of all pins</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define PORT_INEN_IMPLEMENTED       { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for INEN of all pins</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define PORT_ODRAIN                 0        </span><span class="comment">// ODRAIN supported</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define PORT_ODRAIN_DEFAULT_VAL     { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for ODRAIN of all pins</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define PORT_ODRAIN_IMPLEMENTED     { 0x00000000, 0x00000000 } </span><span class="comment">// Implementation mask for ODRAIN of all pins</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define PORT_OUT_DEFAULT_VAL        { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for OUT of all pins</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define PORT_OUT_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for OUT of all pins</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define PORT_PIN_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for all PORT pins</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define PORT_PMUXBIT0_DEFAULT_VAL   { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for PMUX[0] of all pins</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define PORT_PMUXBIT0_IMPLEMENTED   { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for PMUX[0] of all pins</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define PORT_PMUXBIT1_DEFAULT_VAL   { 0x40000000, 0x00000000 } </span><span class="comment">// Default value for PMUX[1] of all pins</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define PORT_PMUXBIT1_IMPLEMENTED   { 0xDBFFFFF3, 0xC0C3FF0F } </span><span class="comment">// Implementation mask for PMUX[1] of all pins</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define PORT_PMUXBIT2_DEFAULT_VAL   { 0x40000000, 0x00000000 } </span><span class="comment">// Default value for PMUX[2] of all pins</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define PORT_PMUXBIT2_IMPLEMENTED   { 0xDBFFFFF3, 0xC0C3FF0F } </span><span class="comment">// Implementation mask for PMUX[2] of all pins</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define PORT_PMUXBIT3_DEFAULT_VAL   { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for PMUX[3] of all pins</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define PORT_PMUXBIT3_IMPLEMENTED   { 0x00000000, 0x00000000 } </span><span class="comment">// Implementation mask for PMUX[3] of all pins</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define PORT_PMUXEN_DEFAULT_VAL     { 0x64000000, 0x3F3C0000 } </span><span class="comment">// Default value for PMUXEN of all pins</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define PORT_PMUXEN_IMPLEMENTED     { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for PMUXEN of all pins</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define PORT_PULLEN_DEFAULT_VAL     { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for PULLEN of all pins</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define PORT_PULLEN_IMPLEMENTED     { 0xDBFFFFFF, 0xC0C3FFFF } </span><span class="comment">// Implementation mask for PULLEN of all pins</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define PORT_SLEWLIM                0        </span><span class="comment">// SLEWLIM supported</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define PORT_SLEWLIM_DEFAULT_VAL    { 0x00000000, 0x00000000 } </span><span class="comment">// Default value for SLEWLIM of all pins</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define PORT_SLEWLIM_IMPLEMENTED    { 0x00000000, 0x00000000 } </span><span class="comment">// Implementation mask for SLEWLIM of all pins</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#endif </span><span class="comment">/* _SAMD20_PORT_INSTANCE_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
