
---------- Begin Simulation Statistics ----------
final_tick                               110183870500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 467916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700344                       # Number of bytes of host memory used
host_op_rate                                   468834                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   213.71                       # Real time elapsed on the host
host_tick_rate                              515567100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110184                       # Number of seconds simulated
sim_ticks                                110183870500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.733234                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093247                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2098846                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3724698                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4473623                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.203677                       # CPI: cycles per instruction
system.cpu.discardedOps                        189000                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42600033                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43396471                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10998622                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        85441089                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.453787                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        220367741                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       134926652                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       658422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1383528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1120197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2246004                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1492                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             283486                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       419967                       # Transaction distribution
system.membus.trans_dist::CleanEvict           238451                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441334                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        283486                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2108348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2108348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18316592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18316592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            725110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  725110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              725110                       # Request fanout histogram
system.membus.respLayer1.occupancy         1724092750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1959933500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            615501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1273099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          448                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          506489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           509968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          509967                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1965                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       613536                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          340                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3367434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3371812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31626160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31664768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          659841                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6719472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1785650                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000923                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030549                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1784012     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1628      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1785650                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1549792000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1123675495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1965998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               400571                       # number of demand (read+write) hits
system.l2.demand_hits::total                   400642                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data              400571                       # number of overall hits
system.l2.overall_hits::total                  400642                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             722933                       # number of demand (read+write) misses
system.l2.demand_misses::total                 724827                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1894                       # number of overall misses
system.l2.overall_misses::.cpu.data            722933                       # number of overall misses
system.l2.overall_misses::total                724827                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146109000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  59741589500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59887698500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146109000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  59741589500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59887698500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1965                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1123504                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1125469                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1965                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1123504                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1125469                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.963868                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.643463                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644022                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.963868                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.643463                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644022                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77143.083421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82637.795619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82623.437731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77143.083421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82637.795619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82623.437731                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              419967                       # number of writebacks
system.l2.writebacks::total                    419967                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        722928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            724820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       722928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           724820                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127099000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  52511769000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52638868000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127099000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  52511769000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52638868000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.962850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.643458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644016                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.962850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.643458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.644016                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67177.061311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72637.619514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72623.365801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67177.061311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72637.619514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72623.365801                       # average overall mshr miss latency
system.l2.replacements                         659841                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       853132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           853132                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       853132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       853132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              442                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          442                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          442                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           70                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            70                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             68634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 68634                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          441334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441334                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  37086545000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37086545000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        509968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            509968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.865415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84032.830011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84032.830011                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       441334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  32673205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32673205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.865415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74032.830011                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74032.830011                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146109000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146109000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.963868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77143.083421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77143.083421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127099000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.962850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67177.061311                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67177.061311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        331937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            331937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       281599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          281599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  22655044500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22655044500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       613536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        613536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.458977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.458977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80451.438038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80451.438038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       281594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       281594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  19838564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19838564000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.458969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.458969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70450.947108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70450.947108                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                50                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          290                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.852941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.852941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5579500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5579500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.852941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.852941                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19239.655172                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19239.655172                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63645.537085                       # Cycle average of tags in use
system.l2.tags.total_refs                     2245493                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    725427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.095409                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      79.379388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       182.035655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63384.122042                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971154                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        40543                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20910                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18692307                       # Number of tag accesses
system.l2.tags.data_accesses                 18692307                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          30272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11566848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11597120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6719472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6719472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          722928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              724820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       419967                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             419967                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            274741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         104977688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105252429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       274741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           274741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60984171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60984171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60984171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           274741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        104977688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166236600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    274733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    722894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004937080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1875249                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             258824                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      724820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     419967                       # Number of write requests accepted
system.mem_ctrls.readBursts                    724820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   419967                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                145234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             45985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             46235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            45479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17315                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9220483750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3623930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22810221250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12721.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31471.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   501906                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134214                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                724820                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               419967                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  554397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  170221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       363371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.038880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.071986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.257249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       259274     71.35%     71.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44981     12.38%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9793      2.70%     86.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8395      2.31%     88.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10756      2.96%     91.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2240      0.62%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2976      0.82%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2601      0.72%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22355      6.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       363371                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.301895                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.107191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.050423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16281     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           12      0.07%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           60      0.37%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.791565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.758440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.071194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10273     62.79%     62.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              362      2.21%     65.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4621     28.25%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1071      6.55%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               46386304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17581440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11597120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6719472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       420.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  110183850000                       # Total gap between requests
system.mem_ctrls.avgGap                      96248.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11566304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4395360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 274740.757087490405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 104972750.979917690158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39891138.149843811989                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       722928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       419967                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49770000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  22760451250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2661793869250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26305.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31483.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6338102.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1303578360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            692860740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2581859700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          719493480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8697770640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35955453510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12032329920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        61983346350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.544645                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30805641750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3679260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75698968750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1290926280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            686132205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2593112340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          714492720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8697770640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36461965770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11605793280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        62050193235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.151330                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29710049500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3679260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76794561000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     20356545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20356545                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20356545                       # number of overall hits
system.cpu.icache.overall_hits::total        20356545                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1965                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1965                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1965                       # number of overall misses
system.cpu.icache.overall_misses::total          1965                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    151794500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    151794500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    151794500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    151794500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20358510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20358510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20358510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20358510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000097                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000097                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000097                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000097                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77249.109415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77249.109415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77249.109415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77249.109415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          448                       # number of writebacks
system.cpu.icache.writebacks::total               448                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1965                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1965                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1965                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1965                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149829500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149829500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149829500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149829500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76249.109415                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76249.109415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76249.109415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76249.109415                       # average overall mshr miss latency
system.cpu.icache.replacements                    448                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20356545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20356545                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1965                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1965                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    151794500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    151794500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20358510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20358510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000097                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77249.109415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77249.109415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1965                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1965                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149829500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149829500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76249.109415                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76249.109415                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1080.055698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20358510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1965                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10360.564885                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1080.055698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.527371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.527371                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1517                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1087                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740723                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40718985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40718985                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50924045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50924045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50924359                       # number of overall hits
system.cpu.dcache.overall_hits::total        50924359                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1246810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1246810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1254915                       # number of overall misses
system.cpu.dcache.overall_misses::total       1254915                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  74530788000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  74530788000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  74530788000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  74530788000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52170855                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52170855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52179274                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52179274                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.023899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024050                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59777.181768                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59777.181768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59391.104577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59391.104577                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7254                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               104                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       853132                       # number of writebacks
system.cpu.dcache.writebacks::total            853132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131073                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131073                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131073                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131073                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1115737                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1115737                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1123842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1123842                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  65051770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65051770000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  65662923499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65662923499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021386                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021386                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021538                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021538                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58303.856554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58303.856554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58427.184158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58427.184158                       # average overall mshr miss latency
system.cpu.dcache.replacements                1119747                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40607433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40607433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       613265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        613265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27673203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27673203000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41220698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41220698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45124.380162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45124.380162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7836                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       605429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       605429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  26450041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26450041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43688.098026                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43688.098026                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10285437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10285437                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       633208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       633208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  46847823500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46847823500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10918645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10918645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73984.888852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73984.888852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       509971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       509971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  38592304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38592304000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046706                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75675.487430                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75675.487430                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          314                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           314                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8105                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8105                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.962703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.962703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8105                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8105                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    611153499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    611153499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.962703                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.962703                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75404.503270                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75404.503270                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        31175                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        31175                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          337                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          337                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      9761500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      9761500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.010694                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.010694                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 28965.875371                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 28965.875371                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          337                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          337                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      9424500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      9424500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.010694                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.010694                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 27965.875371                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 27965.875371                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       170500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4037.087930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52048276                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1123843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.312764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4037.087930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          656                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105482543                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105482543                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 110183870500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
