

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Tue Oct  5 15:27:07 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      703|      703| 7.030 us | 7.030 us |  703|  703|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DiagMatMul_fu_506  |DiagMatMul  |      105|      105| 1.050 us | 1.050 us |  105|  105|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1   |      288|      288|        18|          -|          -|    16|    no    |
        | + loop_input_A2  |       16|       16|         1|          -|          -|    16|    no    |
        |- loop_input_B1   |      288|      288|        18|          -|          -|    16|    no    |
        | + loop_input_B2  |       16|       16|         1|          -|          -|    16|    no    |
        |- loop_out1       |       17|       17|         3|          1|          1|    16|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     170|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|    160|   21177|   15127|    -|
|Memory           |       32|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     749|    -|
|Register         |        -|      -|    2167|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       32|    160|   23344|   16046|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      3|       2|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_DiagMatMul_fu_506     |DiagMatMul            |        0|    160|  21141|  14957|    0|
    |matmul_control_s_axi_U    |matmul_control_s_axi  |        0|      0|     36|     40|    0|
    |matmul_mux_165_32eOg_U78  |matmul_mux_165_32eOg  |        0|      0|      0|     65|    0|
    |matmul_mux_165_32eOg_U79  |matmul_mux_165_32eOg  |        0|      0|      0|     65|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |        0|    160|  21177|  15127|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_M_real_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_real_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_real_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_real_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |A_M_imag_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_real_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_0_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_1_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_2_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |B_M_imag_3_U  |matmul_A_M_real_0  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |       32|  0|   0|    0|  1024|  512|    16|        32768|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln50_fu_880_p2         |     +    |      0|  0|  15|           8|           8|
    |i_3_fu_1243_p2             |     +    |      0|  0|  15|           5|           1|
    |i_4_fu_672_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_594_p2                |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_870_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_606_p2                |     +    |      0|  0|  15|           5|           1|
    |ap_block_state3            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_588_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln35_fu_600_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln46_fu_666_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln47_fu_864_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln62_fu_1237_p2       |   icmp   |      0|  0|  11|           5|           6|
    |valOut_last_V_fu_1301_p2   |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 170|          71|          55|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_M_imag_0_address0      |  15|          3|    6|         18|
    |A_M_imag_0_ce0           |  15|          3|    1|          3|
    |A_M_imag_0_ce1           |   9|          2|    1|          2|
    |A_M_imag_1_address0      |  15|          3|    6|         18|
    |A_M_imag_1_ce0           |  15|          3|    1|          3|
    |A_M_imag_1_ce1           |   9|          2|    1|          2|
    |A_M_imag_2_address0      |  15|          3|    6|         18|
    |A_M_imag_2_ce0           |  15|          3|    1|          3|
    |A_M_imag_2_ce1           |   9|          2|    1|          2|
    |A_M_imag_3_address0      |  15|          3|    6|         18|
    |A_M_imag_3_ce0           |  15|          3|    1|          3|
    |A_M_imag_3_ce1           |   9|          2|    1|          2|
    |A_M_real_0_address0      |  15|          3|    6|         18|
    |A_M_real_0_ce0           |  15|          3|    1|          3|
    |A_M_real_0_ce1           |   9|          2|    1|          2|
    |A_M_real_1_address0      |  15|          3|    6|         18|
    |A_M_real_1_ce0           |  15|          3|    1|          3|
    |A_M_real_1_ce1           |   9|          2|    1|          2|
    |A_M_real_2_address0      |  15|          3|    6|         18|
    |A_M_real_2_ce0           |  15|          3|    1|          3|
    |A_M_real_2_ce1           |   9|          2|    1|          2|
    |A_M_real_3_address0      |  15|          3|    6|         18|
    |A_M_real_3_ce0           |  15|          3|    1|          3|
    |A_M_real_3_ce1           |   9|          2|    1|          2|
    |B_M_imag_0_address0      |  15|          3|    6|         18|
    |B_M_imag_0_ce0           |  15|          3|    1|          3|
    |B_M_imag_0_ce1           |   9|          2|    1|          2|
    |B_M_imag_1_address0      |  15|          3|    6|         18|
    |B_M_imag_1_ce0           |  15|          3|    1|          3|
    |B_M_imag_1_ce1           |   9|          2|    1|          2|
    |B_M_imag_2_address0      |  15|          3|    6|         18|
    |B_M_imag_2_ce0           |  15|          3|    1|          3|
    |B_M_imag_2_ce1           |   9|          2|    1|          2|
    |B_M_imag_3_address0      |  15|          3|    6|         18|
    |B_M_imag_3_ce0           |  15|          3|    1|          3|
    |B_M_imag_3_ce1           |   9|          2|    1|          2|
    |B_M_real_0_address0      |  15|          3|    6|         18|
    |B_M_real_0_ce0           |  15|          3|    1|          3|
    |B_M_real_0_ce1           |   9|          2|    1|          2|
    |B_M_real_1_address0      |  15|          3|    6|         18|
    |B_M_real_1_ce0           |  15|          3|    1|          3|
    |B_M_real_1_ce1           |   9|          2|    1|          2|
    |B_M_real_2_address0      |  15|          3|    6|         18|
    |B_M_real_2_ce0           |  15|          3|    1|          3|
    |B_M_real_2_ce1           |   9|          2|    1|          2|
    |B_M_real_3_address0      |  15|          3|    6|         18|
    |B_M_real_3_ce0           |  15|          3|    1|          3|
    |B_M_real_3_ce1           |   9|          2|    1|          2|
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_450              |   9|          2|    5|         10|
    |i_1_reg_473              |   9|          2|    5|         10|
    |i_2_reg_495              |   9|          2|    5|         10|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |j_0_reg_462              |   9|          2|    5|         10|
    |j_1_reg_484              |   9|          2|    5|         10|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 749|        155|  158|        435|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |grp_DiagMatMul_fu_506_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_450                         |   5|   0|    5|          0|
    |i_1_reg_473                         |   5|   0|    5|          0|
    |i_2_reg_495                         |   5|   0|    5|          0|
    |i_4_reg_1344                        |   5|   0|    5|          0|
    |i_reg_1325                          |   5|   0|    5|          0|
    |icmp_ln62_reg_1686                  |   1|   0|    1|          0|
    |icmp_ln62_reg_1686_pp0_iter1_reg    |   1|   0|    1|          0|
    |j_0_reg_462                         |   5|   0|    5|          0|
    |j_1_reg_484                         |   5|   0|    5|          0|
    |mulOut_M_imag_0_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_0_r_reg_1606        |  32|   0|   32|          0|
    |mulOut_M_imag_0_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_1_r_reg_1611        |  32|   0|   32|          0|
    |mulOut_M_imag_0_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_2_r_reg_1616        |  32|   0|   32|          0|
    |mulOut_M_imag_0_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_0_3_r_reg_1621        |  32|   0|   32|          0|
    |mulOut_M_imag_1_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_0_r_reg_1626        |  32|   0|   32|          0|
    |mulOut_M_imag_1_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_1_r_reg_1631        |  32|   0|   32|          0|
    |mulOut_M_imag_1_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_2_r_reg_1636        |  32|   0|   32|          0|
    |mulOut_M_imag_1_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_1_3_r_reg_1641        |  32|   0|   32|          0|
    |mulOut_M_imag_2_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_0_r_reg_1646        |  32|   0|   32|          0|
    |mulOut_M_imag_2_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_1_r_reg_1651        |  32|   0|   32|          0|
    |mulOut_M_imag_2_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_2_r_reg_1656        |  32|   0|   32|          0|
    |mulOut_M_imag_2_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_2_3_r_reg_1661        |  32|   0|   32|          0|
    |mulOut_M_imag_3_0                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_0_r_reg_1666        |  32|   0|   32|          0|
    |mulOut_M_imag_3_1                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_1_r_reg_1671        |  32|   0|   32|          0|
    |mulOut_M_imag_3_2                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_2_r_reg_1676        |  32|   0|   32|          0|
    |mulOut_M_imag_3_3                   |  32|   0|   32|          0|
    |mulOut_M_imag_3_3_r_reg_1681        |  32|   0|   32|          0|
    |mulOut_M_real_0_0                   |  32|   0|   32|          0|
    |mulOut_M_real_0_0_r_reg_1526        |  32|   0|   32|          0|
    |mulOut_M_real_0_1                   |  32|   0|   32|          0|
    |mulOut_M_real_0_1_r_reg_1531        |  32|   0|   32|          0|
    |mulOut_M_real_0_2                   |  32|   0|   32|          0|
    |mulOut_M_real_0_2_r_reg_1536        |  32|   0|   32|          0|
    |mulOut_M_real_0_3                   |  32|   0|   32|          0|
    |mulOut_M_real_0_3_r_reg_1541        |  32|   0|   32|          0|
    |mulOut_M_real_1_0                   |  32|   0|   32|          0|
    |mulOut_M_real_1_0_r_reg_1546        |  32|   0|   32|          0|
    |mulOut_M_real_1_1                   |  32|   0|   32|          0|
    |mulOut_M_real_1_1_r_reg_1551        |  32|   0|   32|          0|
    |mulOut_M_real_1_2                   |  32|   0|   32|          0|
    |mulOut_M_real_1_2_r_reg_1556        |  32|   0|   32|          0|
    |mulOut_M_real_1_3                   |  32|   0|   32|          0|
    |mulOut_M_real_1_3_r_reg_1561        |  32|   0|   32|          0|
    |mulOut_M_real_2_0                   |  32|   0|   32|          0|
    |mulOut_M_real_2_0_r_reg_1566        |  32|   0|   32|          0|
    |mulOut_M_real_2_1                   |  32|   0|   32|          0|
    |mulOut_M_real_2_1_r_reg_1571        |  32|   0|   32|          0|
    |mulOut_M_real_2_2                   |  32|   0|   32|          0|
    |mulOut_M_real_2_2_r_reg_1576        |  32|   0|   32|          0|
    |mulOut_M_real_2_3                   |  32|   0|   32|          0|
    |mulOut_M_real_2_3_r_reg_1581        |  32|   0|   32|          0|
    |mulOut_M_real_3_0                   |  32|   0|   32|          0|
    |mulOut_M_real_3_0_r_reg_1586        |  32|   0|   32|          0|
    |mulOut_M_real_3_1                   |  32|   0|   32|          0|
    |mulOut_M_real_3_1_r_reg_1591        |  32|   0|   32|          0|
    |mulOut_M_real_3_2                   |  32|   0|   32|          0|
    |mulOut_M_real_3_2_r_reg_1596        |  32|   0|   32|          0|
    |mulOut_M_real_3_3                   |  32|   0|   32|          0|
    |mulOut_M_real_3_3_r_reg_1601        |  32|   0|   32|          0|
    |tmp_5_reg_1695                      |  32|   0|   32|          0|
    |tmp_6_reg_1700                      |  32|   0|   32|          0|
    |trunc_ln50_reg_1349                 |   2|   0|    2|          0|
    |valOut_last_V_reg_1705              |   1|   0|    1|          0|
    |zext_ln47_reg_1353                  |   3|   0|    8|          5|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |2167|   0| 2172|          5|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |       control       |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |       control       |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |       control       |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |       control       |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |        matmul       | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |        matmul       | return value |
|interrupt              | out |    1| ap_ctrl_hs |        matmul       | return value |
|in_stream_TDATA        |  in |   64|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TKEEP        |  in |    8|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB        |  in |    8|    axis    |  in_stream_V_strb_V |    pointer   |
|out_stream_TDATA       | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TLAST       | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TKEEP       | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB       | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

