	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v4.2r2 Build 744.1.1"
	.compiler_invocation	"ctc -f cc3480a -c90 --dep-file=BSW\\mcal_base\\tricore_general\\ssc\\src\\.Mcal_TcLib.o.d -D__CPU__=tc27x -D__CPU_TC27X__ --core=tc1.6.x -F --uchar -D_TASKING_C_TRICORE_ -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\ASW -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\ecum_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\compiler -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\integration_general\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\irq_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\mcu_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\port_infineon_tricore\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\tricore_general\\ssc\\inc -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\Demo_Aurix -IC:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_gen\\inc -g --make-target=BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.o -t4 --language=+comments,-gcc,-volatile,+strings --default-near-size=8 -O0 --default-a1-size=0 --default-a0-size=0 --source --align=0 --switch=auto -o BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.src ..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c"
	.compiler_name		"ctc"
	.name	"Mcal_TcLib"

	
$TC16X
	.sdecl	'.zrodata.Mcal_TcLib..1.cnt',data,rom
	.sect	'.zrodata.Mcal_TcLib..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	114688
	.sdecl	'.zrodata.Mcal_TcLib..2.cnt',data,rom
	.sect	'.zrodata.Mcal_TcLib..2.cnt'
	.align	2
.2.cnt:	.type	object
	.size	.2.cnt,4
	.word	122880
	.sdecl	'.zrodata.Mcal_TcLib..3.cnt',data,rom
	.sect	'.zrodata.Mcal_TcLib..3.cnt'
	.align	2
.3.cnt:	.type	object
	.size	.3.cnt,4
	.word	150000
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetCoreId')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_GetCoreId

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     1  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     2  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     3  ** Copyright (C) Infineon Technologies (2013)                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     4  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     5  ** All rights reserved.                                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     6  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     7  ** This document contains proprietary information belonging to Infineon       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     8  ** Technologies. Passing on and copying of this document, and communication   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	     9  ** of its contents is not permitted without prior written authorization.      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    10  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    11  ********************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    12  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    13  **   $FILENAME   : Mcal_TcLib.c $                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    14  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    15  **   $CC VERSION : \main\49 $                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    16  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    17  **   $DATE       : 2015-10-16 $                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    18  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    19  **   AUTHOR      : DL-AUTOSAR-Engineering                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    20  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    21  **   VENDOR      : Infineon Technologies                                      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    22  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    23  **   DESCRIPTION : This file contains Mcal Tricore library routines           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    24  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    25  **   SPECIFICATION(S) :    NA                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    26  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    27  **   MAY BE CHANGED BY USER [yes/no]: no                                      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    28  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    29  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    30  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    31  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    32  **                      Includes                                              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    33  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    34  #include "Std_Types.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    35  #include "IfxCpu_reg.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    36  #include "IfxCpu_bf.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    37  #include "IfxSrc_reg.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    38  #include "IfxScu_reg.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    39  /* Own header file */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    40  #include "Mcal.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    41  #include "Mcal_Options.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    42  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    43  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    44  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    45  **                      File Inclusion Check                                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    46  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    47  #ifndef MCAL_SW_MAJOR_VERSION
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    48  #error "MCAL_SW_MAJOR_VERSION is not defined. "
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    49  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    50  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    51  #ifndef MCAL_SW_MINOR_VERSION
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    52    #error "MCAL_SW_MINOR_VERSION is not defined. "
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    53  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    54  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    55  #ifndef MCAL_SW_PATCH_VERSION
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    56  #error "MCAL_SW_PATCH_VERSION is not defined. "
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    57  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    58  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    59  #if ( MCAL_SW_MAJOR_VERSION != 1 )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    60    #error "MCAL_SW_MAJOR_VERSION does not match. "
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    61  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    62  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    63  #if ( MCAL_SW_MINOR_VERSION != 0 )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    64    #error "MCAL_SW_MINOR_VERSION does not match. "
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    65  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    66  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    67  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    68  **                      Private Macro Definitions                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    69  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    70  #define MCAL_DBGST_HALT  (0U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    71  #define MCAL_DBGST_RUN   (1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    72  #define MCAL_PMST_NORMAL (1U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    73  #define MCAL_PMST_IDLE   (3U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    74  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    75  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    76  /* Macros for Mcal_GetDsprReMapAddress */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    77  #define MCAL_DSPR_GLOBAL_MASK         (0xF0000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    78  #define MCAL_DSPR_GLOBAL_MASK_N       (~MCAL_DSPR_GLOBAL_MASK)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    79  #define MCAL_VALID_DSPR_MSB           (0xD0000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    80  /*Local mask of 0x0003FFFFU is chosen to work with all ranges 72 - 240kb */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    81  #define MCAL_DSPR_LOCAL_MASK          (0x0003FFFFU)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    82  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    83  #define MCAL_CORE0_DSPR_BASE_ADDR     (0x70000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    84  #define MCAL_CORE1_DSPR_BASE_ADDR     (0x60000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    85  #define MCAL_CORE2_DSPR_BASE_ADDR     (0x50000000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    86  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    87  #define MCAL_SAFETY_ENDINT_TIMEOUT ((uint32)150000U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    88  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    89  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    90  **                      Private Variable Definitions                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    91  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    92  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    93  #define MCAL_TCLIB_START_SEC_VAR_INIT_32BIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    94  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    95  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    96  #define IFX_MCAL_TCLIB_START_SEC_VAR_INIT_32BIT_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    97  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    98  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	    99  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   100  #ifndef OS_KERNEL_TYPE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   101  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   102  /* Variables are not used when OS_KERNEL_TYPE is defined */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   103  /* used for nesting enable/disable management */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   104  #if ( MCAL_NO_OF_CORES == 3U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   105  static uint32 Mcal_SavedIntState[MCAL_NO_OF_CORES] = {0U,0U,0U};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   106  static uint32 Mcal_IntDisableCounter[MCAL_NO_OF_CORES] = {0U,0U,0U};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   107  static uint32 Mcal_SavedIntStateRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   108                                                            0xFFFFFFFFU,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   109                                                            0xFFFFFFFFU};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   110  static uint32 Mcal_IntDisableCounterRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   111                                                                0xFFFFFFFFU,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   112                                                                0xFFFFFFFFU};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   113  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   114  #elif ( MCAL_NO_OF_CORES == 2U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   115  static uint32 Mcal_SavedIntState[MCAL_NO_OF_CORES] = {0U,0U};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   116  static uint32 Mcal_IntDisableCounter[MCAL_NO_OF_CORES] = {0U,0U};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   117  static uint32 Mcal_SavedIntStateRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   118                                                            0xFFFFFFFFU};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   119  static uint32 Mcal_IntDisableCounterRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   120                                                                0xFFFFFFFFU};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   121  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   122  #else /*( MCAL_NO_OF_CORES == 1U )*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   123  static uint32 Mcal_SavedIntState[MCAL_NO_OF_CORES] = {0U};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   124  static uint32 Mcal_IntDisableCounter[MCAL_NO_OF_CORES] = {0U};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   125  static uint32 Mcal_SavedIntStateRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   126  static uint32 Mcal_IntDisableCounterRedn[MCAL_NO_OF_CORES] = {0xFFFFFFFFU};
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   127  #endif /*End for MCAL_NO_OF_CORES */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   128  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   129  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   130  #endif /*End for OS_KERNEL_TYPE */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   131  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   132  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   133  #define MCAL_TCLIB_STOP_SEC_VAR_INIT_32BIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   134  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   135   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   136  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   137  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   138  #define IFX_MCAL_TCLIB_STOP_SEC_VAR_INIT_32BIT_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   139  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   140   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   141  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   142  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   143  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   144   * To be used for all global or static variables
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   145   * that are never  initialized.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   146   */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   147  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   148  #define MCAL_TCLIB_START_SEC_CONST_32BIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   149  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   150   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   151  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   152  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   153  #define IFX_MCAL_TCLIB_START_SEC_CONST_32BIT_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   154  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   155   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   156  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   157  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   158  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   159  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   160  /* used only if no of cores is greater than 1 */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   161  /*IFX_MISRA_RULE_08_07_STATUS=The variable Mcal_CpuAddressMap is made
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   162   global to reduce the code complexity*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   163  static Ifx_CPU* const Mcal_CpuAddressMap[MCAL_NO_OF_CORES] =
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   164  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   165    &MODULE_CPU0
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   166  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   167    #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   168    ,&MODULE_CPU1
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   169  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   170    #if ( MCAL_NO_OF_CORES == 3U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   171    ,&MODULE_CPU2
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   172    #endif /* ( MCAL_NO_OF_CORES == 3U )  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   173  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   174    #endif /* ( MCAL_NO_OF_CORES > 1U ) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   175  };
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   176  #endif /*End for MCAL_NO_OF_CORES*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   177  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   178  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   179  #define MCAL_TCLIB_STOP_SEC_CONST_32BIT
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   180  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   181   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   182  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   183  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   184  #define IFX_MCAL_TCLIB_STOP_SEC_CONST_32BIT_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   185  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   186   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   187  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   188  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   189  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   190  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   191  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   192  /*Memory Map of the Code*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   193  #define MCAL_TCLIB_START_SEC_CODE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   194  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   195    Allows to map variables, constants and code of modules to individual
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   196    memory sections.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   197  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   198  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   199   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   200  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   201  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   202  #define IFX_MCAL_TCLIB_START_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   203  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   204   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   205  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   206  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   207  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   208  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   209  **                      Private Function Declarations                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   210  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   211  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   212  static Ifx_CPU* Mcal_GetCpuAddress(uint8 CpuId);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   213  #endif /*End for MCAL_NO_OF_CORES */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   214  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   215  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   216  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   217  **                      Global Function Definitions                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   218  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   219  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   220  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR122_13 ]        [/cover]
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   221  ** Syntax : uint32 Mcal_GetCoreId(void)                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   222  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   223  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   224  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   225  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   226  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   227  ** Reentrancy:  Reentrant                                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   228  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   229  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   230  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   231  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   232  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   233  ** Return value    :  Core ID                                                 **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   234  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   235  ** Description : This function returns the core ID of the core on which       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   236                it is executing.                                                **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   237  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   238  uint8 Mcal_GetCoreId(void)
; Function Mcal_GetCoreId
.L42:
Mcal_GetCoreId:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   239  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   240    uint8 RetVal;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   241  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   242    RetVal = (uint8)MFCR(CPU_CORE_ID);
	mfcr	d15,#65052
.L256:
	extr.u	d2,d15,#0,#8
.L206:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   243    return RetVal;
	j	.L2

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   244  }
.L2:
	ret
.L147:
	
__Mcal_GetCoreId_function_end:
	.size	Mcal_GetCoreId,__Mcal_GetCoreId_function_end-Mcal_GetCoreId
.L75:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_GetDsprReMapAddress

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   245  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   246  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   247  ** Traceability     : [cover parentID=SAS_NAS_MCALLIB_PR122_14 ]        [/cover]
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   248  ** Syntax : uint32 Mcal_GetDsprReMapAddress(uint32 Address)                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   249  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   250  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   251  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   252  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   253  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   254  ** Reentrancy:  Reentrant                                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   255  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   256  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   257  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   258  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   259  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   260  ** Return value    :  Remapped DSPR address                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   261  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   262  ** Description : This function maps the DSPR address to the global address    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   263                which can be used by other cores or Dma                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   264  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   265  uint32 Mcal_GetDsprReMapAddress(uint32 Address)
; Function Mcal_GetDsprReMapAddress
.L44:
Mcal_GetDsprReMapAddress:	.type	func
	mov	d8,d4
.L208:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   266  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   267    uint32 RetAddress;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   268    uint8  CoreId;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   269  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   270  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   271    /*Initialise Return value with the input global address*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   272    RetAddress = Address;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   273  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   274    if ((Address & MCAL_DSPR_GLOBAL_MASK) == MCAL_VALID_DSPR_MSB)
	insert	d15,d8,#0,#0,#28
.L261:
	movh	d0,#53248
.L262:
	jne	d15,d0,.L3
.L263:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   275    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   276      CoreId = Mcal_GetCoreId();
	call	Mcal_GetCoreId
.L207:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   277      #if defined MCALLIB_DEBUG1
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   278      #if (MCALLIB_DEBUG1 == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   279      CoreId = 1U;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   280      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   281      #elif defined MCALLIB_DEBUG2
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   282      #if (MCALLIB_DEBUG2 == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   283      CoreId = 2U;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   284      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   285      #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   286  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   287      switch(CoreId)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   288      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   289        case 0:
	mov	d15,#0
	jeq	d15,d2,.L4
.L264:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   290         if( (Address & MCAL_DSPR_GLOBAL_MASK_N) < MCAL_DSPR0_SIZE)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   291         {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   292           RetAddress = ((Address & MCAL_DSPR_LOCAL_MASK) |
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   293                          MCAL_CORE0_DSPR_BASE_ADDR);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   294         }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   295         break;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   296  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   297        case 1:
	mov	d15,#1
	jeq	d15,d2,.L5
	j	.L6
.L4:
	insert	d15,d8,#0,#28,#4
.L265:
	ld.w	d0,.1.cnt
.L266:
	jge.u	d15,d0,.L7
.L267:
	insert	d15,d8,#0,#18,#14
.L268:
	insert	d8,d15,#7,#28,#3
.L7:
	j	.L8
.L5:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   298        #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   299          if( (Address & MCAL_DSPR_GLOBAL_MASK_N) < MCAL_DSPR1_SIZE)
	insert	d15,d8,#0,#28,#4
.L269:
	ld.w	d0,.2.cnt
.L270:
	jge.u	d15,d0,.L9
.L271:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   300          {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   301            RetAddress = ((Address & MCAL_DSPR_LOCAL_MASK) |
	insert	d15,d8,#0,#18,#14
.L272:
	insert	d8,d15,#3,#29,#2
.L9:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   302                           MCAL_CORE1_DSPR_BASE_ADDR);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   303            /*TC24x and lower - core 1 Not Available*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   304          }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   305        #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   306          break;
	j	.L10

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   307  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   308        default:
.L6:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   309        #if ( MCAL_NO_OF_CORES == 3U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   310          if( (Address & MCAL_DSPR_GLOBAL_MASK_N) < MCAL_DSPR2_SIZE)
	insert	d15,d8,#0,#28,#4
.L273:
	ld.w	d0,.2.cnt
.L274:
	jge.u	d15,d0,.L11
.L275:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   311          {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   312           RetAddress = ((Address & MCAL_DSPR_LOCAL_MASK) |
	insert	d8,d8,#0,#18,#14
.L209:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   313                          MCAL_CORE2_DSPR_BASE_ADDR);
	movh	d15,#20480
.L210:
	or	d8,d15
.L11:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   314           /*TC26x and lower - core 2 Not Available*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   315          }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   316        #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   317          break;
	j	.L12

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   318      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   319    }
.L12:
.L10:
.L8:
.L3:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   320    return RetAddress;
	mov	d2,d8
.L211:
	j	.L13

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   321  }
.L13:
	ret
.L150:
	
__Mcal_GetDsprReMapAddress_function_end:
	.size	Mcal_GetDsprReMapAddress,__Mcal_GetDsprReMapAddress_function_end-Mcal_GetDsprReMapAddress
.L80:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetCpuAddress')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   322  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   323  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   324  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   325  ** Syntax : Ifx_CPU* Mcal_GetCpuAddress(uint8 CpuId)                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   326  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   327  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   328  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   329  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   330  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   331  ** Reentrancy:  Reentrant                                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   332  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   333  ** Parameters (in) :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   334  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   335  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   336  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   337  ** Return value    :  CPU base address                                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   338  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   339  ** Description : This function get the CPU base address of the provided CPU ID**
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   340  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   341  static Ifx_CPU* Mcal_GetCpuAddress(uint8 CpuId)
; Function Mcal_GetCpuAddress
.L46:
Mcal_GetCpuAddress:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   342  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   343    Ifx_CPU* module;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   344  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   345    /* Get the base address of the CPU from the structure */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   346    module = Mcal_CpuAddressMap[CpuId];
	movh.a	a15,#@his(Mcal_CpuAddressMap)
	lea	a15,[a15]@los(Mcal_CpuAddressMap)
.L406:
	addsc.a	a15,a15,d4,#2
	ld.a	a2,[a15]
.L212:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   347  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   348    return(module);
	j	.L14

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   349  }
.L14:
	ret
.L201:
	
__Mcal_GetCpuAddress_function_end:
	.size	Mcal_GetCpuAddress,__Mcal_GetCpuAddress_function_end-Mcal_GetCpuAddress
.L135:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SetCpuPC')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SetCpuPC

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   350  #endif /*End for MCAL_NO_OF_CORES */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   351  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   352  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   353  ** Syntax : void Mcal_SetCpuPC (uint8 CpuNo, uint32 ProgramCounter)           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   354  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   355  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   356  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   357  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   358  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   359  ** Reentrancy:  Reentrant                                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   360  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   361  ** Parameters (in) :  CpuNo - CPU index                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   362  **                    ProgramCounter - Address to be updated in PC register   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   363  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   364  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   365  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   366  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   367  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   368  ** Description : This function updates the PC register of the corresponding   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   369  **               CPU with the provided address                                **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   370  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   371  void Mcal_SetCpuPC (uint8 CpuNo, uint32 ProgramCounter)
; Function Mcal_SetCpuPC
.L48:
Mcal_SetCpuPC:	.type	func
	mov	d15,d5
.L214:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   372  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   373    Ifx_CPU* CpuBase;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   374  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   375    if( CpuNo < MCAL_NO_OF_CORES )
	jge.u	d4,#3,.L15
.L289:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   376    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   377      /* Get the base address of the CPU */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   378      CpuBase = Mcal_GetCpuAddress(CpuNo);
	call	Mcal_GetCpuAddress
.L213:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   379      /* Set the PC */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   380      CpuBase->PC.U = ProgramCounter;
	movh.a	a3,#1
	add.a	a3,a2
	lea	a3,[a3]-504
	st.w	[a3],d15
.L15:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   381    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   382  }
	ret
.L161:
	
__Mcal_SetCpuPC_function_end:
	.size	Mcal_SetCpuPC,__Mcal_SetCpuPC_function_end-Mcal_SetCpuPC
.L90:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_StartCore')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_StartCore

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   383  #endif /*End for MCAL_NO_OF_CORES */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   384  #if ( MCAL_NO_OF_CORES > 1U )
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   385  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   386  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   387  ** Syntax : void Mcal_StartCore (uint8 CpuNo, uint32 Pcval)                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   388  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   389  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   390  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   391  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   392  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   393  ** Reentrancy:  Reentrant                                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   394  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   395  ** Parameters (in) :  CpuNo - CPU index                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   396  **                    Pcval - Address to be updated in PC register            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   397  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   398  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   399  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   400  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   401  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   402  ** Description : This function updates the PC register of the corresponding   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   403  **               CPU with the provided address and puts the CPU to run mode   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   404  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   405  void Mcal_StartCore (uint8 CpuNo, uint32 Pcval)
; Function Mcal_StartCore
.L50:
Mcal_StartCore:	.type	func
	sub.a	a10,#8
.L215:
	mov	d15,d4
.L217:
	mov	d8,d5
.L219:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   406  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   407    Ifx_CPU* CpuBase;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   408    volatile Ifx_CPU_DBGSR DbgsrValue;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   409  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   410    if( CpuNo < MCAL_NO_OF_CORES )
	jge.u	d15,#3,.L16
.L280:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   411    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   412      CpuBase = Mcal_GetCpuAddress(CpuNo);
	mov	d4,d15
	call	Mcal_GetCpuAddress
.L216:
	mov.aa	a15,a2
.L221:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   413  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   414      /* Set the PC for the Core*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   415      Mcal_SetCpuPC (CpuNo, Pcval);
	mov	e4,d8,d15
	call	Mcal_SetCpuPC
.L220:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   416  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   417      /* Set the CPU to run mode */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   418      DbgsrValue.U = CpuBase->DBGSR.U;
	movh.a	a3,#1
	add.a	a3,a15
	lea	a3,[a3]-768
	ld.w	d15,[a3]
.L218:
	st.w	[a10],d15
.L281:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   419      DbgsrValue.B.HALT = 0x2U;
	ld.w	d15,[a10]
.L282:
	insert	d15,d15,#2,#1,#2
	st.w	[a10],d15
.L283:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   420      CpuBase->DBGSR.U = DbgsrValue.U;
	ld.w	d15,[a10]
.L284:
	movh.a	a3,#1
	add.a	a3,a15
	lea	a3,[a3]-768
	st.w	[a3],d15
.L16:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   421    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   422  }
	ret
.L154:
	
__Mcal_StartCore_function_end:
	.size	Mcal_StartCore,__Mcal_StartCore_function_end-Mcal_StartCore
.L85:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_LockResource')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_LockResource

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   423  #endif /*End for MCAL_NO_OF_CORES */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   424  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   425  ** Syntax : uint32 Mcal_LockResource(uint32 *ResourcePtr)                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   426  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   427  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   428  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   429  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   430  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   431  ** Reentrancy:  Reentrant                                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   432  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   433  ** Parameters (in) :  ResourcePtr - Pointer to variable representing the      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   434  **                    resource                                                **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   435  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   436  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   437  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   438  ** Return value     : MCAL_RESOURCE_BUSY-If Resource was already locked       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   439  **                    MCAL_RESOURCE_FREE-If Resource is free for use          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   440  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   441  ** Description      : This function is a implementation of a binary semaphore **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   442  **                    using the "CmpAndswap" instruction of tricore.          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   443  **                    Allowed values are 0 and 1 for this binary semaphore.   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   444  **                    If a resource is free, the semaphore is taken and       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   445  **                    status MCAL_RESOURCE_FREE is returned.                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   446  **                    If the resource was already taken,                      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   447  **                    a busy status (MCAL_RESOURCE_BUSY) is returned.         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   448  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   449  uint32 Mcal_LockResource(uint32 *ResourcePtr)
; Function Mcal_LockResource
.L52:
Mcal_LockResource:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   450  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   451    /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   452    Sets semaphore at address res_status automatically to MCAL_RESOURCE_BUSY = 1
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   453    and returns the previous semaphore state.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   454    */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   455    uint32 RetVal;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   456  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   457    RetVal = (uint32)MCAL_RESOURCE_BUSY;
	mov	d2,#1
.L222:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   458  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   459    if( ResourcePtr != NULL_PTR )
	jz.a	a4,.L17
.L294:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   460    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   461      RetVal = (uint32)Mcal_CmpAndSwap(\ 
	mov	d3,#0
	cmpswap.w	[a4]0,e2
.L17:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   462                     (unsigned_int*)(void*)ResourcePtr,RetVal,MCAL_RESOURCE_FREE);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   463    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   464  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   465    return (RetVal);
	j	.L18

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   466  }
.L18:
	ret
.L165:
	
__Mcal_LockResource_function_end:
	.size	Mcal_LockResource,__Mcal_LockResource_function_end-Mcal_LockResource
.L95:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_UnlockResource')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_UnlockResource

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   467  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   468  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   469  ** Syntax : void  Mcal_UnlockResource(uint32* ResourcePtr)                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   470  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   471  ** Service ID:  None                                                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   472  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   473  ** Sync/Async:  Synchronous                                                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   474  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   475  ** Reentrancy:  Reentrant                                                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   476  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   477  ** Parameters (in) :  ResourcePtr - Pointer to variable representing the      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   478  **                    resource                                                **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   479  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   480  ** Parameters (out):  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   481  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   482  ** Return value    :  None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   483  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   484  ** Description      : This function Frees the Resource already locked .       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   485  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   486  void  Mcal_UnlockResource(uint32* ResourcePtr)
; Function Mcal_UnlockResource
.L54:
Mcal_UnlockResource:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   487  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   488    if( ResourcePtr != NULL_PTR )
	jz.a	a4,.L19
.L299:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   489    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   490      /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   491      Sets semaphore at address res_status atomically to MCAL_RESOURCE_FREE = 0.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   492      */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   493      *ResourcePtr = (uint32)MCAL_RESOURCE_FREE;
	mov	d15,#0
.L300:
	st.w	[a4],d15
.L19:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   494    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   495  }
	ret
.L169:
	
__Mcal_UnlockResource_function_end:
	.size	Mcal_UnlockResource,__Mcal_UnlockResource_function_end-Mcal_UnlockResource
.L100:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_GetSpinLock')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_GetSpinLock

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   496  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   497  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   498  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   499  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   500  ** Syntax           : Std_ReturnType Mcal_GetSpinLock                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   501  **                    (                                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   502  **                      uint32* SpinLckPtr,uint32 Timeout                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   503  **                    )                                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   504  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   505  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   506  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   507  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   508  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   509  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   510  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   511  ** Parameters(in)   : SpinLckPtr: Spinlock to be acquired                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   512  **                    Timeout: Wait duration for acquisition of SpinLock      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   513  ** Parameters (out) : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   514  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   515  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   516  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   517  ** Description      :                                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   518  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   519  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   520  Std_ReturnType Mcal_GetSpinLock(uint32* SpinLckPtr,uint32 Timeout)
; Function Mcal_GetSpinLock
.L56:
Mcal_GetSpinLock:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   521  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   522    Std_ReturnType RetVal;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   523    uint32 SpinLockVal;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   524  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   525    RetVal = E_NOT_OK;
	mov	d2,#1
.L223:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   526  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   527    if( SpinLckPtr != NULL_PTR )
	jz.a	a4,.L20

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   528    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   529      do
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   530      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   531  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   532        SpinLockVal = 1UL;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   533        SpinLockVal = (uint32)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   534            Mcal_CmpAndSwap((unsigned_int*)(void*)SpinLckPtr,SpinLockVal,0U);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   535  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   536        /* Check if the SpinLock WAS set before the attempt to acquire spinlock */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   537        if(SpinLockVal == 0U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   538        {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   539          RetVal = E_OK;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   540        }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   541        else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   542        {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   543          Timeout-- ;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   544  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   545        }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   546      } while((RetVal == E_NOT_OK) && (Timeout > 0U));
.L21:
	mov	d0,#1
.L224:
	mov	d15,#0
	mov	d1,d15
	cmpswap.w	[a4]0,e0
.L305:
	jne	d0,#0,.L22
.L306:
	mov	d2,#0
.L307:
	j	.L23
.L22:
	add	d4,#-1
.L23:
	jne	d2,#1,.L24
.L308:
	jne	d4,#0,.L21
.L24:
.L20:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   547    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   548  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   549    return(RetVal);
	j	.L25

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   550  }
.L25:
	ret
.L171:
	
__Mcal_GetSpinLock_function_end:
	.size	Mcal_GetSpinLock,__Mcal_GetSpinLock_function_end-Mcal_GetSpinLock
.L105:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_ReleaseSpinLock')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_ReleaseSpinLock

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   551  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   552  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   553  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   554  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   555  ** Syntax           : void Mcal_ReleaseSpinLock                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   556  **                    (                                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   557  **                      uint32* SpinLckPtr                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   558  **                    )                                                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   559  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   560  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   561  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   562  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   563  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   564  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   565  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   566  ** Parameters(in)   : SpinLckPtr: Spinlock to be released                     **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   567  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   568  ** Parameters (out) : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   569  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   570  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   571  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   572  ** Description      :                                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   573  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   574  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   575  void Mcal_ReleaseSpinLock(uint32* SpinLckPtr)
; Function Mcal_ReleaseSpinLock
.L58:
Mcal_ReleaseSpinLock:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   576  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   577    if( SpinLckPtr != NULL_PTR )
	jz.a	a4,.L26
.L313:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   578    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   579      /* Reset the SpinLock */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   580      *SpinLckPtr = 0U;
	mov	d15,#0
.L314:
	st.w	[a4],d15
.L26:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   581    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   582  }
	ret
.L176:
	
__Mcal_ReleaseSpinLock_function_end:
	.size	Mcal_ReleaseSpinLock,__Mcal_ReleaseSpinLock_function_end-Mcal_ReleaseSpinLock
.L110:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SuspendAllInterrupts

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   583  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   584  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   585  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   586  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   587  ** Syntax           : void Mcal_SuspendAllInterrupts(void)                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   588  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   589  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   590  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   591  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   592  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   593  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   594  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   595  ** Parameters(in)   : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   596  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   597  ** Parameters (out) : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   598  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   599  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   600  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   601  ** Description      : Mcal_SuspendAllInterrupts, disables all interrupts      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   602  **                    Nesting disable/enable supported                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   603  **                    This API shall not be called prior to C-init            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   604  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   605  void Mcal_SuspendAllInterrupts(void)
; Function Mcal_SuspendAllInterrupts
.L60:
Mcal_SuspendAllInterrupts:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   606  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   607    #ifndef OS_KERNEL_TYPE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   608    uint32 CoreID;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   609    uint32 ICRState;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   610    uint32 ICRStateRedn;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   611    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   612  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   613    #ifdef OS_KERNEL_TYPE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   614      SuspendAllInterrupts();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   615    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   616    CoreID = (uint32)MFCR(CPU_CORE_ID);
	mfcr	d2,#65052
.L225:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   617  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   618    if(Mcal_IntDisableCounter[CoreID] == 0U)
	sh	d15,d2,#2
.L319:
	movh.a	a15,#@his(Mcal_IntDisableCounter)
	lea	a15,[a15]@los(Mcal_IntDisableCounter)
.L320:
	addsc.a	a15,a15,d15,#0
	ld.w	d15,[a15]
.L321:
	jne	d15,#0,.L27
.L322:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   619    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   620      ICRState = (uint32)MFCR(CPU_ICR);
	mfcr	d1,#65068
.L227:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   621  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   622      ICRStateRedn = (uint32)(~(uint32)ICRState);
	mov	d0,#-1
.L228:
	xor	d0,d1
.L323:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   623  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   624      /* disable interrupts */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   625      Mcal_DisableAllInterrupts();
	disable
.L324:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   626  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   627      /* At this point Interrupts are already disabled */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   628      Mcal_SavedIntState[CoreID] = ICRState;
	sh	d15,d2,#2
.L325:
	movh.a	a15,#@his(Mcal_SavedIntState)
	lea	a15,[a15]@los(Mcal_SavedIntState)
.L326:
	addsc.a	a15,a15,d15,#0
.L327:
	st.w	[a15],d1
.L328:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   629      Mcal_SavedIntStateRedn[CoreID] = ICRStateRedn;
	sh	d15,d2,#2
.L329:
	movh.a	a15,#@his(Mcal_SavedIntStateRedn)
	lea	a15,[a15]@los(Mcal_SavedIntStateRedn)
.L330:
	addsc.a	a15,a15,d15,#0
.L331:
	st.w	[a15],d0
.L27:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   630    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   631  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   632    Mcal_IntDisableCounter[CoreID]++;
	sh	d15,d2,#2
.L332:
	movh.a	a15,#@his(Mcal_IntDisableCounter)
	lea	a15,[a15]@los(Mcal_IntDisableCounter)
.L333:
	addsc.a	a15,a15,d15,#0
.L334:
	sh	d15,d2,#2
.L335:
	movh.a	a2,#@his(Mcal_IntDisableCounter)
	lea	a2,[a2]@los(Mcal_IntDisableCounter)
.L336:
	addsc.a	a2,a2,d15,#0
	ld.w	d15,[a2]
.L337:
	add	d15,#1
	st.w	[a15],d15
.L338:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   633    Mcal_IntDisableCounterRedn[CoreID]--;
	sh	d15,d2,#2
.L339:
	movh.a	a15,#@his(Mcal_IntDisableCounterRedn)
	lea	a15,[a15]@los(Mcal_IntDisableCounterRedn)
.L340:
	addsc.a	a15,a15,d15,#0
.L341:
	sh	d15,d2,#2
.L342:
	movh.a	a2,#@his(Mcal_IntDisableCounterRedn)
	lea	a2,[a2]@los(Mcal_IntDisableCounterRedn)
.L343:
	addsc.a	a2,a2,d15,#0
	ld.w	d15,[a2]
.L344:
	add	d15,#-1
	st.w	[a15],d15
.L345:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   634  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   635    /* The check is done at the end as interrupts are disabled
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   636       either by this call or previously*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   637    /* Inconsistency is reported.It is NOT expected to return from the callback*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   638    /* Incase, there is a return, proceed with normal functioning */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   639    if(Mcal_IntDisableCounter[CoreID] != (~Mcal_IntDisableCounterRedn[CoreID]))
	sh	d15,d2,#2
.L346:
	movh.a	a15,#@his(Mcal_IntDisableCounter)
	lea	a15,[a15]@los(Mcal_IntDisableCounter)
.L347:
	addsc.a	a15,a15,d15,#0
	ld.w	d15,[a15]
.L348:
	sh	d2,#2
.L226:
	movh.a	a15,#@his(Mcal_IntDisableCounterRedn)
	lea	a15,[a15]@los(Mcal_IntDisableCounterRedn)
.L349:
	addsc.a	a15,a15,d2,#0
	ld.w	d0,[a15]
.L350:
	mov	d1,#-1
	xor	d0,d1
.L351:
	jeq	d15,d0,.L28
.L352:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   640    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   641       Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L28:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   642    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   643    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   644  }
	ret
.L178:
	
__Mcal_SuspendAllInterrupts_function_end:
	.size	Mcal_SuspendAllInterrupts,__Mcal_SuspendAllInterrupts_function_end-Mcal_SuspendAllInterrupts
.L115:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_ResumeAllInterrupts

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   645  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   646  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   647  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   648  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   649  ** Syntax           : void Mcal_ResumeAllInterrupts( void )                   **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   650  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   651  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   652  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   653  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   654  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   655  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   656  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   657  ** Parameters(in)   : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   658  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   659  ** Parameters (out) : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   660  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   661  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   662  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   663  ** Description      : Mcal_ResumeAllInterrupts, re-enables interrupts         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   664  **                    Nesting disable/enable supported                        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   665  **                    This API shall not be called prior to C-init            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   666  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   667  void Mcal_ResumeAllInterrupts(void)
; Function Mcal_ResumeAllInterrupts
.L62:
Mcal_ResumeAllInterrupts:	.type	func

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   668  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   669    #ifndef OS_KERNEL_TYPE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   670    uint32 CoreID;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   671    uint32 IntDisableCntr;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   672    uint32 IntDisableCntrRedn;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   673    uint32 SavedIntState;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   674    uint32 SavedIntStateRedn;
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   675    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   676  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   677    #ifdef OS_KERNEL_TYPE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   678      ResumeAllInterrupts();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   679    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   680    CoreID = (uint32)MFCR(CPU_CORE_ID);
	mfcr	d8,#65052
.L229:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   681  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   682    /* Take local copies of the required global variables */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   683    IntDisableCntr = Mcal_IntDisableCounter[CoreID];
	sh	d15,d8,#2
.L357:
	movh.a	a15,#@his(Mcal_IntDisableCounter)
	lea	a15,[a15]@los(Mcal_IntDisableCounter)
.L358:
	addsc.a	a15,a15,d15,#0
	ld.w	d9,[a15]
.L231:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   684    IntDisableCntrRedn = Mcal_IntDisableCounterRedn[CoreID];
	sh	d15,d8,#2
.L359:
	movh.a	a15,#@his(Mcal_IntDisableCounterRedn)
	lea	a15,[a15]@los(Mcal_IntDisableCounterRedn)
.L360:
	addsc.a	a15,a15,d15,#0
	ld.w	d10,[a15]
.L232:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   685    SavedIntState = Mcal_SavedIntState[CoreID];
	sh	d15,d8,#2
.L361:
	movh.a	a15,#@his(Mcal_SavedIntState)
	lea	a15,[a15]@los(Mcal_SavedIntState)
.L362:
	addsc.a	a15,a15,d15,#0
	ld.w	d11,[a15]
.L233:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   686    SavedIntStateRedn = Mcal_SavedIntStateRedn[CoreID];
	sh	d15,d8,#2
.L363:
	movh.a	a15,#@his(Mcal_SavedIntStateRedn)
	lea	a15,[a15]@los(Mcal_SavedIntStateRedn)
.L364:
	addsc.a	a15,a15,d15,#0
	ld.w	d0,[a15]
.L234:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   687  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   688    /* Check for consistency */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   689    /* Inconsistency is reported.It is NOT expected to return from the callback */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   690    /* Incase, there is a return, proceed with normal functioning */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   691    if((IntDisableCntr != (~IntDisableCntrRedn)) ||
	mov	d1,#-1
	xor	d1,d10
.L365:
	jne	d9,d1,.L29
.L366:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   692       (SavedIntState != (~SavedIntStateRedn)))
	mov	d15,#-1
	xor	d0,d15
.L235:
	jeq	d11,d0,.L30
.L29:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   693    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   694       Mcal_SafeErrorHandler(MCAL_DIV_INCONSISTENCY);
	mov	d4,#1
	call	Mcal_SafeErrorHandler
.L30:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   695    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   696  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   697    if(IntDisableCntr > 0U)
	jeq	d9,#0,.L31
.L367:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   698    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   699      IntDisableCntr-- ;
	add	d9,#-1
.L368:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   700      IntDisableCntrRedn++;
	add	d10,#1
.L31:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   701    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   702  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   703    Mcal_IntDisableCounter[CoreID] = IntDisableCntr;
	sh	d15,d8,#2
.L369:
	movh.a	a15,#@his(Mcal_IntDisableCounter)
	lea	a15,[a15]@los(Mcal_IntDisableCounter)
.L370:
	addsc.a	a15,a15,d15,#0
.L371:
	st.w	[a15],d9
.L372:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   704    Mcal_IntDisableCounterRedn[CoreID] = IntDisableCntrRedn;
	sh	d8,#2
.L230:
	movh.a	a15,#@his(Mcal_IntDisableCounterRedn)
	lea	a15,[a15]@los(Mcal_IntDisableCounterRedn)
.L373:
	addsc.a	a15,a15,d8,#0
.L374:
	st.w	[a15],d10
.L375:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   705  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   706  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   707    if(IntDisableCntr == 0U)
	jne	d9,#0,.L32
.L376:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   708    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   709      if ((SavedIntState &
	jz.t	d11:15,.L33
.L377:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   710          ((uint32)IFX_CPU_ICR_IE_LEN << IFX_CPU_ICR_IE_OFF)) != 0U)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   711      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   712        /* interrupts were enabled, enable again */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   713        Mcal_EnableAllInterrupts();
	enable
.L33:
.L32:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   714      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   715    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   716    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   717  }
	ret
.L182:
	
__Mcal_ResumeAllInterrupts_function_end:
	.size	Mcal_ResumeAllInterrupts,__Mcal_ResumeAllInterrupts_function_end-Mcal_ResumeAllInterrupts
.L120:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_UpdateRegSV')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_UpdateRegSV

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   718  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   719  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   720  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   721  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   722  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   723  ** Syntax           :  void Mcal_UpdateRegSV (volatile uint32 *Address,       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   724  **   uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType, uint16 area )**
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   725  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   726  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   727  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   728  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   729  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   730  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   731  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   732  ** Parameters (in) :  Address - Address of the SFR to be modified             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   733  **                    SetMask - Set mask to be ored with the value            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   734  **                    ClearMask - Clear mask to be anded with the value       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   735  **                    InitProtectionType - Type of the protection required    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   736  **                    for SFR update.                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   737  **                        MCAL_TIN_NO_ENDINIT (0U)                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   738  **                        MCAL_TIN_CPU_ENDINIT  (1U)                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   739  **                        MCAL_TIN_SAFETY_ENDINIT  (2U)                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   740  **                    Area - Module ID of the calling module                  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   741  ** Parameters(out)   : Value referenced by Address will be modified           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   742  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   743  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   744  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   745  ** Description      : Mcal_UpdateRegSV calls Apis to put the system in        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   746  **  supervisory mode. System can be put in supervisory mode either by Mcal API**
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   747  ** or by an OS API which is decided by IFX_MCAL_RUN_MODE_DEFINE               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   748  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   749  IFX_NO_INLINE void Mcal_UpdateRegSV (volatile uint32 *Address,\ 
; Function Mcal_UpdateRegSV
.L64:
Mcal_UpdateRegSV:	.type	func
	mov	d15,d7
.L237:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   750        uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType, uint16 Area)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   751  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   752    #if (IFX_MCAL_RUN_MODE_DEFINE == (2U))
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   753      Os_UpdateRegSV (Address , SetMask , ClearMask , InitProtectionType, Area);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   754    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   755      Mcal_SetRegValSV (Address , SetMask , ClearMask , InitProtectionType);
	call	Mcal_SetRegValSV
.L236:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   756      UNUSED_PARAMETER(Area)
	jeq	d15,#0,.L34
.L34:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   757    #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   758  }
	ret
.L194:
	
__Mcal_UpdateRegSV_function_end:
	.size	Mcal_UpdateRegSV,__Mcal_UpdateRegSV_function_end-Mcal_UpdateRegSV
.L130:
	; End of function
	
	.sdecl	'.text.Shared.DEFAULT_CODE_ROM',code,cluster('Mcal_SetRegValSV')
	.sect	'.text.Shared.DEFAULT_CODE_ROM'
	.align	2
	
	.global	Mcal_SetRegValSV

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   759  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   760  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   761  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   762  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   763  ** Syntax           : void Mcal_SetRegValSV (volatile uint32 *Address,        **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   764  **   uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   765  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   766  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   767  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   768  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   769  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   770  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   771  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   772  ** Parameters (in) :  Address - Address of the SFR to be modified             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   773  **                    SetMask - Set mask to be ored with the value            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   774  **                    ClearMask - Clear mask to be anded with the value       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   775  **                    InitProtectionType - Type of the protection required for**
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   776  **                      SFR update.                                           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   777  **                      MCAL_TIN_NO_ENDINIT (0U)                              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   778  **                      MCAL_TIN_CPU_ENDINIT  (1U)                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   779  **                      MCAL_TIN_SAFETY_ENDINIT  (2U)                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   780  ** Parameters(out)   : Value referenced by Address will be modified           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   781  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   782  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   783  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   784  ** Description      : Mcal_SetRegValSV, updates the value pointed by Address  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   785  ** based on SetMask and ClearMask if IFX_MCAL_RUN_MODE_DEFINE is  0U          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   786  ** (Expression : ((Value) & (~ClearMask) | SetMask))                          **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   787  ** Otherwise it makes a systemcall with InitProtectionType as TIN.            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   788  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   789  IFX_NO_INLINE void Mcal_SetRegValSV (volatile uint32 *Address, \ 
; Function Mcal_SetRegValSV
.L66:
Mcal_SetRegValSV:	.type	func
	mov.aa	a15,a4
.L239:
	mov	d8,d4
.L240:
	mov	d15,d5
.L242:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   790    uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   791  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   792    #if  (IFX_MCAL_RUN_MODE_DEFINE == (0U))
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   793    /*MCAL is running in Supervisor Mode, Syscall is not required */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   794      if(MCAL_TIN_NO_ENDINIT == InitProtectionType)
	jne	d6,#0,.L35
.L382:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   795      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   796        *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
	ld.w	d0,[a15]
.L383:
	mov	d1,#-1
	xor	d15,d1
.L243:
	and	d0,d15
.L384:
	or	d0,d8
.L385:
	st.w	[a15],d0
.L386:
	j	.L36
.L35:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   797      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   798      else if(MCAL_TIN_CPU_ENDINIT == InitProtectionType)
	jne	d6,#1,.L37
.L387:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   799      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   800        Mcal_ResetENDINIT();
	call	Mcal_ResetENDINIT
.L238:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   801  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   802        *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
	ld.w	d1,[a15]
.L388:
	mov	d2,#-1
	xor	d15,d2
.L244:
	and	d1,d15
.L389:
	or	d1,d8
.L390:
	st.w	[a15],d1
.L391:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   803  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   804        Mcal_SetENDINIT();
	call	Mcal_SetENDINIT
.L392:
	j	.L38
.L37:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   805      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   806      else if(MCAL_TIN_SAFETY_ENDINIT == InitProtectionType)
	jne	d6,#2,.L39
.L393:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   807      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   808        Mcal_ResetSafetyENDINIT_Timed(MCAL_SAFETY_ENDINT_TIMEOUT);
	ld.w	d4,.3.cnt
.L247:
	call	Mcal_ResetSafetyENDINIT_Timed
.L245:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   809  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   810        *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
	ld.w	d0,[a15]
.L394:
	mov	d1,#-1
	xor	d15,d1
.L246:
	and	d0,d15
.L395:
	or	d8,d0
.L241:
	st.w	[a15],d8
.L396:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   811  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   812        Mcal_SetSafetyENDINIT_Timed();
	call	Mcal_SetSafetyENDINIT_Timed
.L397:
	j	.L40
.L39:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   813      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   814      else
.L40:
.L38:
.L36:

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   815      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   816        /*Do Nothing*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   817      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   818    #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   819    /*MCAL is running in User-1 Mode, Syscall is required */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   820      if(MCAL_TIN_NO_ENDINIT == InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   821      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   822        /*IFX_MISRA_RULE_14_02_STATUS=Syscall will generate Trap Class 6, 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   823         hence not a null statement*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   824        SYSCALL(MCAL_TIN_NO_ENDINIT);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   825      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   826      else if(MCAL_TIN_CPU_ENDINIT == InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   827      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   828        /*IFX_MISRA_RULE_14_02_STATUS=Syscall will generate Trap Class 6, 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   829         hence not a null statement*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   830        SYSCALL(MCAL_TIN_CPU_ENDINIT);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   831      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   832      else if(MCAL_TIN_SAFETY_ENDINIT == InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   833      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   834        /*IFX_MISRA_RULE_14_02_STATUS=Syscall will generate Trap Class 6, 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   835         hence not a null statement*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   836        SYSCALL(MCAL_TIN_SAFETY_ENDINIT);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   837      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   838      else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   839      {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   840        /*Do Nothing*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   841      }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   842      UNUSED_PARAMETER(*Address)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   843      UNUSED_PARAMETER(SetMask)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   844      UNUSED_PARAMETER(ClearMask)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   845    #endif   /* IFX_MCAL_RUN_MODE_DEFINE */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   846  /*IFX_MISRA_RULE_16_07_STATUS=Parameter Address cannot be passes as a constant,
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   847  since it will be updated in SYSCALL */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   848  }
	ret
.L188:
	
__Mcal_SetRegValSV_function_end:
	.size	Mcal_SetRegValSV,__Mcal_SetRegValSV_function_end-Mcal_SetRegValSV
.L125:
	; End of function
	
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_SavedIntState')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_SavedIntState:	.type	object
	.size	Mcal_SavedIntState,12
	.space	12
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_IntDisableCounter')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_IntDisableCounter:	.type	object
	.size	Mcal_IntDisableCounter,12
	.space	12
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_SavedIntStateRedn')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_SavedIntStateRedn:	.type	object
	.size	Mcal_SavedIntStateRedn,12
	.word	-1,-1,-1
	.sdecl	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT',data,cluster('Mcal_IntDisableCounterRedn')
	.sect	'.data.DEFAULT_RAM_32BIT_NONZERO_INIT'
	.align	4
Mcal_IntDisableCounterRedn:	.type	object
	.size	Mcal_IntDisableCounterRedn,12
	.word	-1,-1,-1
	.sdecl	'.rodata.Shared.DEFAULT_CONST_32BIT',data,rom,cluster('Mcal_CpuAddressMap')
	.sect	'.rodata.Shared.DEFAULT_CONST_32BIT'
	.align	4
Mcal_CpuAddressMap:	.type	object
	.size	Mcal_CpuAddressMap,12
	.word	-125763584,-125632512,-125501440
	.calls	'Mcal_GetDsprReMapAddress','Mcal_GetCoreId'
	.calls	'Mcal_SetCpuPC','Mcal_GetCpuAddress'
	.calls	'Mcal_StartCore','Mcal_GetCpuAddress'
	.calls	'Mcal_StartCore','Mcal_SetCpuPC'
	.calls	'Mcal_SuspendAllInterrupts','Mcal_SafeErrorHandler'
	.calls	'Mcal_ResumeAllInterrupts','Mcal_SafeErrorHandler'
	.calls	'Mcal_UpdateRegSV','Mcal_SetRegValSV'
	.calls	'Mcal_SetRegValSV','Mcal_ResetENDINIT'
	.calls	'Mcal_SetRegValSV','Mcal_SetENDINIT'
	.calls	'Mcal_SetRegValSV','Mcal_ResetSafetyENDINIT_Timed'
	.calls	'Mcal_SetRegValSV','Mcal_SetSafetyENDINIT_Timed'
	.calls	'Mcal_GetCoreId','',0
	.calls	'Mcal_GetDsprReMapAddress','',0
	.calls	'Mcal_GetCpuAddress','',0
	.calls	'Mcal_SetCpuPC','',0
	.calls	'Mcal_StartCore','',8
	.calls	'Mcal_LockResource','',0
	.calls	'Mcal_UnlockResource','',0
	.calls	'Mcal_GetSpinLock','',0
	.calls	'Mcal_ReleaseSpinLock','',0
	.calls	'Mcal_SuspendAllInterrupts','',0
	.calls	'Mcal_ResumeAllInterrupts','',0
	.calls	'Mcal_UpdateRegSV','',0
	.extern	Mcal_ResetENDINIT
	.extern	Mcal_SetENDINIT
	.extern	Mcal_ResetSafetyENDINIT_Timed
	.extern	Mcal_SetSafetyENDINIT_Timed
	.extern	Mcal_SafeErrorHandler
	.calls	'Mcal_SetRegValSV','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L68:
	.word	47797
	.half	3
	.word	.L69
	.byte	4
.L67:
	.byte	1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L70
	.byte	2
	.byte	'unsigned int',0,4,7,3
	.word	160
	.byte	4
	.byte	'__cmpswapw',0
	.word	176
	.byte	1,1,1,1,5
	.word	160
	.byte	6
	.byte	'p',0
	.word	201
	.byte	6
	.byte	'value',0
	.word	160
	.byte	6
	.byte	'compare',0
	.word	160
	.byte	0,2
	.byte	'int',0,4,5,3
	.word	238
	.byte	4
	.byte	'__mfcr',0
	.word	245
	.byte	1,1,1,1,7
	.word	238
	.byte	0,8
	.byte	'__disable',0,1,1,1,1,8
	.byte	'__enable',0,1,1,1,1
.L146:
	.byte	2
	.byte	'unsigned char',0,1,8
.L149:
	.byte	2
	.byte	'unsigned long int',0,4,7,9
	.byte	'_Ifx_CPU',0,1,169,10,25,128,128,4,10,176,32
	.word	301
	.byte	11,175,32,0,12
	.byte	'reserved_0',0,176,32
	.word	356
	.byte	2,35,0,13,1,242,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_SEGEN_Bits',0,1,150,4,16,4,2
	.byte	'unsigned int',0,4,7,14
	.byte	'ADFLIP',0,4
	.word	442
	.byte	8,24,2,35,0,14
	.byte	'ADTYPE',0,4
	.word	442
	.byte	2,22,2,35,0,14
	.byte	'reserved_10',0,4
	.word	442
	.byte	21,1,2,35,0,14
	.byte	'AE',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	416
	.byte	2,35,0,0,12
	.byte	'SEGEN',0,4
	.word	388
	.byte	3,35,176,32,10,208,223,1
	.word	301
	.byte	11,207,223,1,0,12
	.byte	'reserved_1034',0,208,223,1
	.word	560
	.byte	3,35,180,32,13,1,194,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,1,237,4,16,4,14
	.byte	'ASI',0,4
	.word	442
	.byte	5,27,2,35,0,14
	.byte	'reserved_5',0,4
	.word	442
	.byte	27,0,2,35,0,0,12
	.byte	'B',0,4
	.word	627
	.byte	2,35,0,0,12
	.byte	'TASK_ASI',0,4
	.word	599
	.byte	4,35,132,128,2,10,248,1
	.word	301
	.byte	11,247,1,0,12
	.byte	'reserved_8008',0,248,1
	.word	726
	.byte	4,35,136,128,2,13,1,202,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PMA0_Bits',0,1,224,3,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	13,19,2,35,0,14
	.byte	'DAC',0,4
	.word	442
	.byte	3,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	791
	.byte	2,35,0,0,12
	.byte	'PMA0',0,4
	.word	763
	.byte	4,35,128,130,2,13,1,210,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PMA1_Bits',0,1,232,3,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	14,18,2,35,0,14
	.byte	'CAC',0,4
	.word	442
	.byte	2,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	933
	.byte	2,35,0,0,12
	.byte	'PMA1',0,4
	.word	905
	.byte	4,35,132,130,2,13,1,218,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PMA2_Bits',0,1,240,3,16,4,14
	.byte	'PSI',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	1075
	.byte	2,35,0,0,12
	.byte	'PMA2',0,4
	.word	1047
	.byte	4,35,136,130,2,10,244,29
	.word	301
	.byte	11,243,29,0,12
	.byte	'reserved_810C',0,244,29
	.word	1167
	.byte	4,35,140,130,2,13,1,194,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DCON2_Bits',0,1,195,1,16,4,14
	.byte	'DCACHE_SZE',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'DSCRATCH_SZE',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	1232
	.byte	2,35,0,0,12
	.byte	'DCON2',0,4
	.word	1204
	.byte	4,35,128,160,2,10,8
	.word	301
	.byte	11,7,0,12
	.byte	'reserved_9004',0,8
	.word	1334
	.byte	4,35,132,160,2,13,1,250,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_SMACON_Bits',0,1,159,4,16,4,14
	.byte	'PC',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'reserved_1',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'PT',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	442
	.byte	5,24,2,35,0,14
	.byte	'DC',0,4
	.word	442
	.byte	1,23,2,35,0,14
	.byte	'reserved_9',0,4
	.word	442
	.byte	1,22,2,35,0,14
	.byte	'DT',0,4
	.word	442
	.byte	1,21,2,35,0,14
	.byte	'reserved_11',0,4
	.word	442
	.byte	13,8,2,35,0,14
	.byte	'IODT',0,4
	.word	442
	.byte	1,7,2,35,0,14
	.byte	'reserved_25',0,4
	.word	442
	.byte	7,0,2,35,0,0,12
	.byte	'B',0,4
	.word	1396
	.byte	2,35,0,0,12
	.byte	'SMACON',0,4
	.word	1368
	.byte	4,35,140,160,2,13,1,146,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DSTR_Bits',0,1,143,2,16,4,14
	.byte	'SRE',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'GAE',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'LBE',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	442
	.byte	3,26,2,35,0,14
	.byte	'CRE',0,4
	.word	442
	.byte	1,25,2,35,0,14
	.byte	'reserved_7',0,4
	.word	442
	.byte	7,18,2,35,0,14
	.byte	'DTME',0,4
	.word	442
	.byte	1,17,2,35,0,14
	.byte	'LOE',0,4
	.word	442
	.byte	1,16,2,35,0,14
	.byte	'SDE',0,4
	.word	442
	.byte	1,15,2,35,0,14
	.byte	'SCE',0,4
	.word	442
	.byte	1,14,2,35,0,14
	.byte	'CAC',0,4
	.word	442
	.byte	1,13,2,35,0,14
	.byte	'MPE',0,4
	.word	442
	.byte	1,12,2,35,0,14
	.byte	'CLE',0,4
	.word	442
	.byte	1,11,2,35,0,14
	.byte	'reserved_21',0,4
	.word	442
	.byte	3,8,2,35,0,14
	.byte	'ALN',0,4
	.word	442
	.byte	1,7,2,35,0,14
	.byte	'reserved_25',0,4
	.word	442
	.byte	7,0,2,35,0,0,12
	.byte	'B',0,4
	.word	1666
	.byte	2,35,0,0,12
	.byte	'DSTR',0,4
	.word	1638
	.byte	4,35,144,160,2,10,4
	.word	301
	.byte	11,3,0,12
	.byte	'reserved_9014',0,4
	.word	1991
	.byte	4,35,148,160,2,13,1,162,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DATR_Bits',0,1,152,1,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'SBE',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'reserved_4',0,4
	.word	442
	.byte	5,23,2,35,0,14
	.byte	'CWE',0,4
	.word	442
	.byte	1,22,2,35,0,14
	.byte	'CFE',0,4
	.word	442
	.byte	1,21,2,35,0,14
	.byte	'reserved_11',0,4
	.word	442
	.byte	3,18,2,35,0,14
	.byte	'SOE',0,4
	.word	442
	.byte	1,17,2,35,0,14
	.byte	'SME',0,4
	.word	442
	.byte	1,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	2053
	.byte	2,35,0,0,12
	.byte	'DATR',0,4
	.word	2025
	.byte	4,35,152,160,2,13,1,210,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DEADD_Bits',0,1,209,1,16,4,14
	.byte	'ERROR_ADDRESS',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	2300
	.byte	2,35,0,0,12
	.byte	'DEADD',0,4
	.word	2272
	.byte	4,35,156,160,2,13,1,218,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DIEAR_Bits',0,1,215,1,16,4,14
	.byte	'TA',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	2409
	.byte	2,35,0,0,12
	.byte	'DIEAR',0,4
	.word	2381
	.byte	4,35,160,160,2,13,1,226,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DIETR_Bits',0,1,221,1,16,4,14
	.byte	'IED',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'IE_T',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'IE_C',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'IE_S',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'IE_BI',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'E_INFO',0,4
	.word	442
	.byte	6,21,2,35,0,14
	.byte	'IE_DUAL',0,4
	.word	442
	.byte	1,20,2,35,0,14
	.byte	'IE_SP',0,4
	.word	442
	.byte	1,19,2,35,0,14
	.byte	'IE_BS',0,4
	.word	442
	.byte	1,18,2,35,0,14
	.byte	'reserved_14',0,4
	.word	442
	.byte	18,0,2,35,0,0,12
	.byte	'B',0,4
	.word	2507
	.byte	2,35,0,0,12
	.byte	'DIETR',0,4
	.word	2479
	.byte	4,35,164,160,2,10,24
	.word	301
	.byte	11,23,0,12
	.byte	'reserved_9028',0,24
	.word	2737
	.byte	4,35,168,160,2,13,1,186,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DCON0_Bits',0,1,187,1,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'DCBYP',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	442
	.byte	30,0,2,35,0,0,12
	.byte	'B',0,4
	.word	2799
	.byte	2,35,0,0,12
	.byte	'DCON0',0,4
	.word	2771
	.byte	4,35,192,160,2,10,188,3
	.word	301
	.byte	11,187,3,0,12
	.byte	'reserved_9044',0,188,3
	.word	2916
	.byte	4,35,196,160,2,13,1,226,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PSTR_Bits',0,1,247,3,16,4,14
	.byte	'FRE',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'reserved_1',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'FBE',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	442
	.byte	9,20,2,35,0,14
	.byte	'FPE',0,4
	.word	442
	.byte	1,19,2,35,0,14
	.byte	'reserved_13',0,4
	.word	442
	.byte	1,18,2,35,0,14
	.byte	'FME',0,4
	.word	442
	.byte	1,17,2,35,0,14
	.byte	'reserved_15',0,4
	.word	442
	.byte	17,0,2,35,0,0,12
	.byte	'B',0,4
	.word	2981
	.byte	2,35,0,0,12
	.byte	'PSTR',0,4
	.word	2953
	.byte	4,35,128,164,2,13,1,162,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PCON1_Bits',0,1,178,3,16,4,14
	.byte	'PCINV',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'PBINV',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	442
	.byte	30,0,2,35,0,0,12
	.byte	'B',0,4
	.word	3213
	.byte	2,35,0,0,12
	.byte	'PCON1',0,4
	.word	3185
	.byte	4,35,132,164,2,13,1,170,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PCON2_Bits',0,1,186,3,16,4,14
	.byte	'PCACHE_SZE',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'PSCRATCH_SZE',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	3353
	.byte	2,35,0,0,12
	.byte	'PCON2',0,4
	.word	3325
	.byte	4,35,136,164,2,13,1,154,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PCON0_Bits',0,1,170,3,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'PCBYP',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	442
	.byte	30,0,2,35,0,0,12
	.byte	'B',0,4
	.word	3483
	.byte	2,35,0,0,12
	.byte	'PCON0',0,4
	.word	3455
	.byte	4,35,140,164,2,13,1,186,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PIEAR_Bits',0,1,203,3,16,4,14
	.byte	'TA',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	3628
	.byte	2,35,0,0,12
	.byte	'PIEAR',0,4
	.word	3600
	.byte	4,35,144,164,2,13,1,194,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PIETR_Bits',0,1,209,3,16,4,14
	.byte	'IED',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'IE_T',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'IE_C',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'IE_S',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'IE_BI',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'E_INFO',0,4
	.word	442
	.byte	6,21,2,35,0,14
	.byte	'IE_DUAL',0,4
	.word	442
	.byte	1,20,2,35,0,14
	.byte	'IE_SP',0,4
	.word	442
	.byte	1,19,2,35,0,14
	.byte	'IE_BS',0,4
	.word	442
	.byte	1,18,2,35,0,14
	.byte	'reserved_14',0,4
	.word	442
	.byte	18,0,2,35,0,0,12
	.byte	'B',0,4
	.word	3726
	.byte	2,35,0,0,12
	.byte	'PIETR',0,4
	.word	3698
	.byte	4,35,148,164,2,10,232,3
	.word	301
	.byte	11,231,3,0,12
	.byte	'reserved_9218',0,232,3
	.word	3956
	.byte	4,35,152,164,2,13,1,218,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_COMPAT_Bits',0,1,83,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'RM',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'SP',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'reserved_5',0,4
	.word	442
	.byte	27,0,2,35,0,0,12
	.byte	'B',0,4
	.word	4021
	.byte	2,35,0,0,12
	.byte	'COMPAT',0,4
	.word	3993
	.byte	4,35,128,168,2,10,252,23
	.word	301
	.byte	11,251,23,0,12
	.byte	'reserved_9404',0,252,23
	.word	4150
	.byte	4,35,132,168,2,13,1,170,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,1,183,2,16,4,14
	.byte	'TST',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'TCL',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'reserved_2',0,4
	.word	442
	.byte	6,24,2,35,0,14
	.byte	'RM',0,4
	.word	442
	.byte	2,22,2,35,0,14
	.byte	'reserved_10',0,4
	.word	442
	.byte	8,14,2,35,0,14
	.byte	'FXE',0,4
	.word	442
	.byte	1,13,2,35,0,14
	.byte	'FUE',0,4
	.word	442
	.byte	1,12,2,35,0,14
	.byte	'FZE',0,4
	.word	442
	.byte	1,11,2,35,0,14
	.byte	'FVE',0,4
	.word	442
	.byte	1,10,2,35,0,14
	.byte	'FIE',0,4
	.word	442
	.byte	1,9,2,35,0,14
	.byte	'reserved_23',0,4
	.word	442
	.byte	3,6,2,35,0,14
	.byte	'FX',0,4
	.word	442
	.byte	1,5,2,35,0,14
	.byte	'FU',0,4
	.word	442
	.byte	1,4,2,35,0,14
	.byte	'FZ',0,4
	.word	442
	.byte	1,3,2,35,0,14
	.byte	'FV',0,4
	.word	442
	.byte	1,2,2,35,0,14
	.byte	'FI',0,4
	.word	442
	.byte	1,1,2,35,0,14
	.byte	'reserved_31',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	4215
	.byte	2,35,0,0,12
	.byte	'FPU_TRAP_CON',0,4
	.word	4187
	.byte	4,35,128,192,2,13,1,186,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,1,215,2,16,4,14
	.byte	'PC',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	4593
	.byte	2,35,0,0,12
	.byte	'FPU_TRAP_PC',0,4
	.word	4565
	.byte	4,35,132,192,2,13,1,178,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,1,205,2,16,4,14
	.byte	'OPC',0,4
	.word	442
	.byte	8,24,2,35,0,14
	.byte	'FMT',0,4
	.word	442
	.byte	1,23,2,35,0,14
	.byte	'reserved_9',0,4
	.word	442
	.byte	7,16,2,35,0,14
	.byte	'DREG',0,4
	.word	442
	.byte	4,12,2,35,0,14
	.byte	'reserved_20',0,4
	.word	442
	.byte	12,0,2,35,0,0,12
	.byte	'B',0,4
	.word	4703
	.byte	2,35,0,0,12
	.byte	'FPU_TRAP_OPC',0,4
	.word	4675
	.byte	4,35,136,192,2,12
	.byte	'reserved_A00C',0,4
	.word	1991
	.byte	4,35,140,192,2,13,1,194,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,1,221,2,16,4,14
	.byte	'SRC1',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	4917
	.byte	2,35,0,0,12
	.byte	'FPU_TRAP_SRC1',0,4
	.word	4889
	.byte	4,35,144,192,2,13,1,202,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,1,227,2,16,4,14
	.byte	'SRC2',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	5033
	.byte	2,35,0,0,12
	.byte	'FPU_TRAP_SRC2',0,4
	.word	5005
	.byte	4,35,148,192,2,13,1,210,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,1,233,2,16,4,14
	.byte	'SRC3',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	5149
	.byte	2,35,0,0,12
	.byte	'FPU_TRAP_SRC3',0,4
	.word	5121
	.byte	4,35,152,192,2,10,228,63
	.word	301
	.byte	11,227,63,0,12
	.byte	'reserved_A01C',0,228,63
	.word	5237
	.byte	4,35,156,192,2,9
	.byte	'_Ifx_CPU_DPR',0,1,129,10,25,8,13,1,242,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DPR_L_Bits',0,1,243,1,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'LOWBND',0,4
	.word	442
	.byte	29,0,2,35,0,0,12
	.byte	'B',0,4
	.word	5321
	.byte	2,35,0,0,12
	.byte	'L',0,4
	.word	5293
	.byte	2,35,0,13,1,250,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DPR_U_Bits',0,1,250,1,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'UPPBND',0,4
	.word	442
	.byte	29,0,2,35,0,0,12
	.byte	'B',0,4
	.word	5439
	.byte	2,35,0,0,12
	.byte	'U',0,4
	.word	5411
	.byte	2,35,4,0,10,128,1
	.word	5274
	.byte	11,15,0,3
	.word	5530
	.byte	12
	.byte	'DPR',0,128,1
	.word	5540
	.byte	4,35,128,128,3,10,128,31
	.word	301
	.byte	11,255,30,0,12
	.byte	'reserved_C080',0,128,31
	.word	5561
	.byte	4,35,128,129,3,9
	.byte	'_Ifx_CPU_CPR',0,1,250,9,25,8,13,1,234,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CPR_L_Bits',0,1,99,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'LOWBND',0,4
	.word	442
	.byte	29,0,2,35,0,0,12
	.byte	'B',0,4
	.word	5645
	.byte	2,35,0,0,12
	.byte	'L',0,4
	.word	5617
	.byte	2,35,0,13,1,242,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CPR_U_Bits',0,1,106,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'UPPBND',0,4
	.word	442
	.byte	29,0,2,35,0,0,12
	.byte	'B',0,4
	.word	5762
	.byte	2,35,0,0,12
	.byte	'U',0,4
	.word	5734
	.byte	2,35,4,0,10,64
	.word	5598
	.byte	11,7,0,3
	.word	5852
	.byte	12
	.byte	'CPR',0,64
	.word	5861
	.byte	4,35,128,160,3,10,192,31
	.word	301
	.byte	11,191,31,0,12
	.byte	'reserved_D040',0,192,31
	.word	5881
	.byte	4,35,192,160,3,13,1,130,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CPXE_Bits',0,1,121,16,4,14
	.byte	'XE',0,4
	.word	442
	.byte	8,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	442
	.byte	24,0,2,35,0,0,12
	.byte	'B',0,4
	.word	5946
	.byte	2,35,0,0,10,16
	.word	5918
	.byte	11,3,0,12
	.byte	'CPXE',0,16
	.word	6019
	.byte	4,35,128,192,3,13,1,130,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DPRE_Bits',0,1,129,2,16,4,14
	.byte	'RE',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	6072
	.byte	2,35,0,0,10,16
	.word	6044
	.byte	11,3,0,12
	.byte	'DPRE',0,16
	.word	6147
	.byte	4,35,144,192,3,13,1,138,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DPWE_Bits',0,1,136,2,16,4,14
	.byte	'WE',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'reserved_16',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	6200
	.byte	2,35,0,0,10,16
	.word	6172
	.byte	11,3,0,12
	.byte	'DPWE',0,16
	.word	6275
	.byte	4,35,160,192,3,10,208,7
	.word	301
	.byte	11,207,7,0,12
	.byte	'reserved_E030',0,208,7
	.word	6300
	.byte	4,35,176,192,3,9
	.byte	'_Ifx_CPU_TPS',0,1,145,10,25,16,13,1,202,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,1,244,4,16,4,14
	.byte	'TEXP0',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'TEXP1',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'TEXP2',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	442
	.byte	13,16,2,35,0,14
	.byte	'TTRAP',0,4
	.word	442
	.byte	1,15,2,35,0,14
	.byte	'reserved_17',0,4
	.word	442
	.byte	15,0,2,35,0,0,12
	.byte	'B',0,4
	.word	6384
	.byte	2,35,0,0,12
	.byte	'CON',0,4
	.word	6356
	.byte	2,35,0,13,1,210,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,1,255,4,16,4,14
	.byte	'Timer',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	6579
	.byte	2,35,0,0,10,12
	.word	6551
	.byte	11,2,0,12
	.byte	'TIMER',0,12
	.word	6639
	.byte	2,35,4,0,3
	.word	6337
	.byte	12
	.byte	'TPS',0,16
	.word	6664
	.byte	4,35,128,200,3,10,240,23
	.word	301
	.byte	11,239,23,0,12
	.byte	'reserved_E410',0,240,23
	.word	6684
	.byte	4,35,144,200,3,9
	.byte	'_Ifx_CPU_TR',0,1,152,10,25,8,13,1,226,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,1,139,5,16,4,14
	.byte	'EVTA',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	442
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	442
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	442
	.byte	4,20,2,35,0,14
	.byte	'TYP',0,4
	.word	442
	.byte	1,19,2,35,0,14
	.byte	'RNG',0,4
	.word	442
	.byte	1,18,2,35,0,14
	.byte	'reserved_14',0,4
	.word	442
	.byte	1,17,2,35,0,14
	.byte	'ASI_EN',0,4
	.word	442
	.byte	1,16,2,35,0,14
	.byte	'ASI',0,4
	.word	442
	.byte	5,11,2,35,0,14
	.byte	'reserved_21',0,4
	.word	442
	.byte	6,5,2,35,0,14
	.byte	'AST',0,4
	.word	442
	.byte	1,4,2,35,0,14
	.byte	'ALD',0,4
	.word	442
	.byte	1,3,2,35,0,14
	.byte	'reserved_29',0,4
	.word	442
	.byte	3,0,2,35,0,0,12
	.byte	'B',0,4
	.word	6767
	.byte	2,35,0,0,12
	.byte	'EVT',0,4
	.word	6739
	.byte	2,35,0,13,1,218,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,1,133,5,16,4,14
	.byte	'ADDR',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	7109
	.byte	2,35,0,0,12
	.byte	'ADR',0,4
	.word	7081
	.byte	2,35,4,0,10,64
	.word	6721
	.byte	11,7,0,3
	.word	7179
	.byte	12
	.byte	'TR',0,64
	.word	7188
	.byte	4,35,128,224,3,10,192,23
	.word	301
	.byte	11,191,23,0,12
	.byte	'reserved_F040',0,192,23
	.word	7207
	.byte	4,35,192,224,3,13,1,210,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CCTRL_Bits',0,1,72,16,4,14
	.byte	'CM',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'CE',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'M1',0,4
	.word	442
	.byte	3,27,2,35,0,14
	.byte	'M2',0,4
	.word	442
	.byte	3,24,2,35,0,14
	.byte	'M3',0,4
	.word	442
	.byte	3,21,2,35,0,14
	.byte	'reserved_11',0,4
	.word	442
	.byte	21,0,2,35,0,0,12
	.byte	'B',0,4
	.word	7272
	.byte	2,35,0,0,12
	.byte	'CCTRL',0,4
	.word	7244
	.byte	4,35,128,248,3,13,1,202,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CCNT_Bits',0,1,65,16,4,14
	.byte	'CountValue',0,4
	.word	442
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	7448
	.byte	2,35,0,0,12
	.byte	'CCNT',0,4
	.word	7420
	.byte	4,35,132,248,3,13,1,218,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_ICNT_Bits',0,1,239,2,16,4,14
	.byte	'CountValue',0,4
	.word	442
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	7567
	.byte	2,35,0,0,12
	.byte	'ICNT',0,4
	.word	7539
	.byte	4,35,136,248,3,13,1,250,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_M1CNT_Bits',0,1,142,3,16,4,14
	.byte	'CountValue',0,4
	.word	442
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	7687
	.byte	2,35,0,0,12
	.byte	'M1CNT',0,4
	.word	7659
	.byte	4,35,140,248,3,13,1,130,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_M2CNT_Bits',0,1,149,3,16,4,14
	.byte	'CountValue',0,4
	.word	442
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	7809
	.byte	2,35,0,0,12
	.byte	'M2CNT',0,4
	.word	7781
	.byte	4,35,144,248,3,13,1,138,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_M3CNT_Bits',0,1,156,3,16,4,14
	.byte	'CountValue',0,4
	.word	442
	.byte	31,1,2,35,0,14
	.byte	'SOvf',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	7931
	.byte	2,35,0,0,12
	.byte	'M3CNT',0,4
	.word	7903
	.byte	4,35,148,248,3,10,232,1
	.word	301
	.byte	11,231,1,0,12
	.byte	'reserved_FC18',0,232,1
	.word	8025
	.byte	4,35,152,248,3,13,1,170,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DBGSR_Bits',0,1,166,1,16,4,14
	.byte	'DE',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'HALT',0,4
	.word	442
	.byte	2,29,2,35,0,14
	.byte	'SIH',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'SUSP',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'reserved_5',0,4
	.word	442
	.byte	1,26,2,35,0,14
	.byte	'PREVSUSP',0,4
	.word	442
	.byte	1,25,2,35,0,14
	.byte	'PEVT',0,4
	.word	442
	.byte	1,24,2,35,0,14
	.byte	'EVTSRC',0,4
	.word	442
	.byte	5,19,2,35,0,14
	.byte	'reserved_13',0,4
	.word	442
	.byte	19,0,2,35,0,0,12
	.byte	'B',0,4
	.word	8090
	.byte	2,35,0,0,12
	.byte	'DBGSR',0,4
	.word	8062
	.byte	4,35,128,250,3,12
	.byte	'reserved_FD04',0,4
	.word	1991
	.byte	4,35,132,250,3,13,1,154,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_EXEVT_Bits',0,1,164,2,16,4,14
	.byte	'EVTA',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	442
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	442
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	442
	.byte	24,0,2,35,0,0,12
	.byte	'B',0,4
	.word	8359
	.byte	2,35,0,0,12
	.byte	'EXEVT',0,4
	.word	8331
	.byte	4,35,136,250,3,13,1,138,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CREVT_Bits',0,1,128,1,16,4,14
	.byte	'EVTA',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	442
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	442
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	442
	.byte	24,0,2,35,0,0,12
	.byte	'B',0,4
	.word	8542
	.byte	2,35,0,0,12
	.byte	'CREVT',0,4
	.word	8514
	.byte	4,35,140,250,3,13,1,178,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_SWEVT_Bits',0,1,212,4,16,4,14
	.byte	'EVTA',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'BBM',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'BOD',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'SUSP',0,4
	.word	442
	.byte	1,26,2,35,0,14
	.byte	'CNT',0,4
	.word	442
	.byte	2,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	442
	.byte	24,0,2,35,0,0,12
	.byte	'B',0,4
	.word	8725
	.byte	2,35,0,0,12
	.byte	'SWEVT',0,4
	.word	8697
	.byte	4,35,144,250,3,10,28
	.word	301
	.byte	11,27,0,12
	.byte	'reserved_FD14',0,28
	.word	8880
	.byte	4,35,148,250,3,13,1,234,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,1,159,5,16,4,14
	.byte	'T0',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'T1',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'T2',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'T3',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'T4',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'T5',0,4
	.word	442
	.byte	1,26,2,35,0,14
	.byte	'T6',0,4
	.word	442
	.byte	1,25,2,35,0,14
	.byte	'T7',0,4
	.word	442
	.byte	1,24,2,35,0,14
	.byte	'reserved_8',0,4
	.word	442
	.byte	24,0,2,35,0,0,12
	.byte	'B',0,4
	.word	8942
	.byte	2,35,0,0,12
	.byte	'TRIG_ACC',0,4
	.word	8914
	.byte	4,35,176,250,3,10,12
	.word	301
	.byte	11,11,0,12
	.byte	'reserved_FD34',0,12
	.word	9138
	.byte	4,35,180,250,3,13,1,234,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DMS_Bits',0,1,236,1,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'DMSValue',0,4
	.word	442
	.byte	31,0,2,35,0,0,12
	.byte	'B',0,4
	.word	9200
	.byte	2,35,0,0,12
	.byte	'DMS',0,4
	.word	9172
	.byte	4,35,192,250,3,13,1,202,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DCX_Bits',0,1,202,1,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	6,26,2,35,0,14
	.byte	'DCXValue',0,4
	.word	442
	.byte	26,0,2,35,0,0,12
	.byte	'B',0,4
	.word	9322
	.byte	2,35,0,0,12
	.byte	'DCX',0,4
	.word	9294
	.byte	4,35,196,250,3,13,1,178,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,1,180,1,16,4,14
	.byte	'DTA',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'reserved_1',0,4
	.word	442
	.byte	31,0,2,35,0,0,12
	.byte	'B',0,4
	.word	9444
	.byte	2,35,0,0,12
	.byte	'DBGTCR',0,4
	.word	9416
	.byte	4,35,200,250,3,10,180,1
	.word	301
	.byte	11,179,1,0,12
	.byte	'reserved_FD4C',0,180,1
	.word	9539
	.byte	4,35,204,250,3,13,1,178,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PCXI_Bits',0,1,193,3,16,4,14
	.byte	'PCXO',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'PCXS',0,4
	.word	442
	.byte	4,12,2,35,0,14
	.byte	'UL',0,4
	.word	442
	.byte	1,11,2,35,0,14
	.byte	'PIE',0,4
	.word	442
	.byte	1,10,2,35,0,14
	.byte	'PCPN',0,4
	.word	442
	.byte	10,0,2,35,0,0,12
	.byte	'B',0,4
	.word	9604
	.byte	2,35,0,0,12
	.byte	'PCXI',0,4
	.word	9576
	.byte	4,35,128,252,3,13,1,234,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PSW_Bits',0,1,132,4,16,4,14
	.byte	'CDC',0,4
	.word	442
	.byte	7,25,2,35,0,14
	.byte	'CDE',0,4
	.word	442
	.byte	1,24,2,35,0,14
	.byte	'GW',0,4
	.word	442
	.byte	1,23,2,35,0,14
	.byte	'IS',0,4
	.word	442
	.byte	1,22,2,35,0,14
	.byte	'IO',0,4
	.word	442
	.byte	2,20,2,35,0,14
	.byte	'PRS',0,4
	.word	442
	.byte	2,18,2,35,0,14
	.byte	'S',0,4
	.word	442
	.byte	1,17,2,35,0,14
	.byte	'reserved_15',0,4
	.word	442
	.byte	12,5,2,35,0,14
	.byte	'SAV',0,4
	.word	442
	.byte	1,4,2,35,0,14
	.byte	'AV',0,4
	.word	442
	.byte	1,3,2,35,0,14
	.byte	'SV',0,4
	.word	442
	.byte	1,2,2,35,0,14
	.byte	'V',0,4
	.word	442
	.byte	1,1,2,35,0,14
	.byte	'C',0,4
	.word	442
	.byte	1,0,2,35,0,0,12
	.byte	'B',0,4
	.word	9763
	.byte	2,35,0,0,12
	.byte	'PSW',0,4
	.word	9735
	.byte	4,35,132,252,3,13,1,146,8,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_PC_Bits',0,1,163,3,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'PC',0,4
	.word	442
	.byte	31,0,2,35,0,0,12
	.byte	'B',0,4
	.word	10035
	.byte	2,35,0,0,12
	.byte	'PC',0,4
	.word	10007
	.byte	4,35,136,252,3,12
	.byte	'reserved_FE0C',0,8
	.word	1334
	.byte	4,35,140,252,3,13,1,186,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_SYSCON_Bits',0,1,223,4,16,4,14
	.byte	'FCDSF',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'PROTEN',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'TPROTEN',0,4
	.word	442
	.byte	1,29,2,35,0,14
	.byte	'IS',0,4
	.word	442
	.byte	1,28,2,35,0,14
	.byte	'IT',0,4
	.word	442
	.byte	1,27,2,35,0,14
	.byte	'RES',0,4
	.word	442
	.byte	11,16,2,35,0,14
	.byte	'U1_IED',0,4
	.word	442
	.byte	1,15,2,35,0,14
	.byte	'U1_IOS',0,4
	.word	442
	.byte	1,14,2,35,0,14
	.byte	'reserved_18',0,4
	.word	442
	.byte	14,0,2,35,0,0,12
	.byte	'B',0,4
	.word	10174
	.byte	2,35,0,0,12
	.byte	'SYSCON',0,4
	.word	10146
	.byte	4,35,148,252,3,13,1,250,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,1,113,16,4,14
	.byte	'MOD_REV',0,4
	.word	442
	.byte	8,24,2,35,0,14
	.byte	'MOD_32B',0,4
	.word	442
	.byte	8,16,2,35,0,14
	.byte	'MOD',0,4
	.word	442
	.byte	16,0,2,35,0,0,12
	.byte	'B',0,4
	.word	10416
	.byte	2,35,0,0,12
	.byte	'CPU_ID',0,4
	.word	10388
	.byte	4,35,152,252,3,13,1,226,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,1,92,16,4,14
	.byte	'CORE_ID',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	442
	.byte	29,0,2,35,0,0,12
	.byte	'B',0,4
	.word	10554
	.byte	2,35,0,0,12
	.byte	'CORE_ID',0,4
	.word	10526
	.byte	4,35,156,252,3,13,1,186,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_BIV_Bits',0,1,51,16,4,14
	.byte	'VSS',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'BIV',0,4
	.word	442
	.byte	31,0,2,35,0,0,12
	.byte	'B',0,4
	.word	10682
	.byte	2,35,0,0,12
	.byte	'BIV',0,4
	.word	10654
	.byte	4,35,160,252,3,13,1,194,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_BTV_Bits',0,1,58,16,4,14
	.byte	'reserved_0',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'BTV',0,4
	.word	442
	.byte	31,0,2,35,0,0,12
	.byte	'B',0,4
	.word	10791
	.byte	2,35,0,0,12
	.byte	'BTV',0,4
	.word	10763
	.byte	4,35,164,252,3,13,1,234,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_ISP_Bits',0,1,128,3,16,4,14
	.byte	'ISP',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	10907
	.byte	2,35,0,0,12
	.byte	'ISP',0,4
	.word	10879
	.byte	4,35,168,252,3,13,1,226,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_ICR_Bits',0,1,246,2,16,4,14
	.byte	'CCPN',0,4
	.word	442
	.byte	10,22,2,35,0,14
	.byte	'reserved_10',0,4
	.word	442
	.byte	5,17,2,35,0,14
	.byte	'IE',0,4
	.word	442
	.byte	1,16,2,35,0,14
	.byte	'PIPN',0,4
	.word	442
	.byte	10,6,2,35,0,14
	.byte	'reserved_26',0,4
	.word	442
	.byte	6,0,2,35,0,0,12
	.byte	'B',0,4
	.word	11002
	.byte	2,35,0,0,12
	.byte	'ICR',0,4
	.word	10974
	.byte	4,35,172,252,3,12
	.byte	'reserved_FE30',0,8
	.word	1334
	.byte	4,35,176,252,3,13,1,162,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_FCX_Bits',0,1,175,2,16,4,14
	.byte	'FCXO',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'FCXS',0,4
	.word	442
	.byte	4,12,2,35,0,14
	.byte	'reserved_20',0,4
	.word	442
	.byte	12,0,2,35,0,0,12
	.byte	'B',0,4
	.word	11199
	.byte	2,35,0,0,12
	.byte	'FCX',0,4
	.word	11171
	.byte	4,35,184,252,3,13,1,242,7,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_LCX_Bits',0,1,134,3,16,4,14
	.byte	'LCXO',0,4
	.word	442
	.byte	16,16,2,35,0,14
	.byte	'LCXS',0,4
	.word	442
	.byte	4,12,2,35,0,14
	.byte	'reserved_20',0,4
	.word	442
	.byte	12,0,2,35,0,0,12
	.byte	'B',0,4
	.word	11334
	.byte	2,35,0,0,12
	.byte	'LCX',0,4
	.word	11306
	.byte	4,35,188,252,3,10,16
	.word	301
	.byte	11,15,0,12
	.byte	'reserved_FE40',0,16
	.word	11441
	.byte	4,35,192,252,3,13,1,146,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,1,139,1,16,4,14
	.byte	'CID',0,4
	.word	442
	.byte	3,29,2,35,0,14
	.byte	'reserved_3',0,4
	.word	442
	.byte	29,0,2,35,0,0,12
	.byte	'B',0,4
	.word	11503
	.byte	2,35,0,0,12
	.byte	'CUS_ID',0,4
	.word	11475
	.byte	4,35,208,252,3,10,172,1
	.word	301
	.byte	11,171,1,0,12
	.byte	'reserved_FE54',0,172,1
	.word	11598
	.byte	4,35,212,252,3,13,1,154,6,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_D_Bits',0,1,146,1,16,4,14
	.byte	'DATA',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	11663
	.byte	2,35,0,0,10,64
	.word	11635
	.byte	11,15,0,12
	.byte	'D',0,64
	.word	11714
	.byte	4,35,128,254,3,10,64
	.word	301
	.byte	11,63,0,12
	.byte	'reserved_FF40',0,64
	.word	11736
	.byte	4,35,192,254,3,13,1,178,5,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,9
	.byte	'_Ifx_CPU_A_Bits',0,1,45,16,4,14
	.byte	'ADDR',0,4
	.word	442
	.byte	32,0,2,35,0,0,12
	.byte	'B',0,4
	.word	11798
	.byte	2,35,0,0,10,64
	.word	11770
	.byte	11,15,0,12
	.byte	'A',0,64
	.word	11848
	.byte	4,35,128,255,3,12
	.byte	'reserved_FFC0',0,64
	.word	11736
	.byte	4,35,192,255,3,0,3
	.word	339
.L157:
	.byte	5
	.word	11896
.L159:
	.byte	3
	.word	8062
.L166:
	.byte	5
	.word	318
	.byte	3
	.word	318
.L189:
	.byte	5
	.word	11916
.L199:
	.byte	2
	.byte	'unsigned short int',0,2,7,15
	.byte	'Mcal_ResetENDINIT',0,2,115,13,1,1,1,1,15
	.byte	'Mcal_SetENDINIT',0,2,142,1,13,1,1,1,1,16
	.byte	'Mcal_ResetSafetyENDINIT_Timed',0,2,186,2,13,1,1,1,1,17
	.byte	'TimeOut',0,2,186,2,50
	.word	318
	.byte	0,15
	.byte	'Mcal_SetSafetyENDINIT_Timed',0,2,210,2,13,1,1,1,1,16
	.byte	'Mcal_SafeErrorHandler',0,3,60,13,1,1,1,1,17
	.byte	'ErrorType',0,3,60,42
	.word	318
	.byte	0,18
	.byte	'void',0,5
	.word	12142
	.byte	19
	.byte	'__prof_adm',0,4,1,1
	.word	12148
	.byte	20,1,5
	.word	12172
	.byte	19
	.byte	'__codeptr',0,4,1,1
	.word	12174
	.byte	19
	.byte	'uint8',0,5,90,29
	.word	301
	.byte	19
	.byte	'uint16',0,5,92,29
	.word	11926
	.byte	19
	.byte	'uint32',0,5,94,29
	.word	318
	.byte	19
	.byte	'Std_ReturnType',0,6,113,15
	.word	301
	.byte	19
	.byte	'Ifx_CPU_A_Bits',0,1,48,3
	.word	11798
	.byte	19
	.byte	'Ifx_CPU_BIV_Bits',0,1,55,3
	.word	10682
	.byte	19
	.byte	'Ifx_CPU_BTV_Bits',0,1,62,3
	.word	10791
	.byte	19
	.byte	'Ifx_CPU_CCNT_Bits',0,1,69,3
	.word	7448
	.byte	19
	.byte	'Ifx_CPU_CCTRL_Bits',0,1,80,3
	.word	7272
	.byte	19
	.byte	'Ifx_CPU_COMPAT_Bits',0,1,89,3
	.word	4021
	.byte	19
	.byte	'Ifx_CPU_CORE_ID_Bits',0,1,96,3
	.word	10554
	.byte	19
	.byte	'Ifx_CPU_CPR_L_Bits',0,1,103,3
	.word	5645
	.byte	19
	.byte	'Ifx_CPU_CPR_U_Bits',0,1,110,3
	.word	5762
	.byte	19
	.byte	'Ifx_CPU_CPU_ID_Bits',0,1,118,3
	.word	10416
	.byte	19
	.byte	'Ifx_CPU_CPXE_Bits',0,1,125,3
	.word	5946
	.byte	19
	.byte	'Ifx_CPU_CREVT_Bits',0,1,136,1,3
	.word	8542
	.byte	19
	.byte	'Ifx_CPU_CUS_ID_Bits',0,1,143,1,3
	.word	11503
	.byte	19
	.byte	'Ifx_CPU_D_Bits',0,1,149,1,3
	.word	11663
	.byte	19
	.byte	'Ifx_CPU_DATR_Bits',0,1,163,1,3
	.word	2053
	.byte	19
	.byte	'Ifx_CPU_DBGSR_Bits',0,1,177,1,3
	.word	8090
	.byte	19
	.byte	'Ifx_CPU_DBGTCR_Bits',0,1,184,1,3
	.word	9444
	.byte	19
	.byte	'Ifx_CPU_DCON0_Bits',0,1,192,1,3
	.word	2799
	.byte	19
	.byte	'Ifx_CPU_DCON2_Bits',0,1,199,1,3
	.word	1232
	.byte	19
	.byte	'Ifx_CPU_DCX_Bits',0,1,206,1,3
	.word	9322
	.byte	19
	.byte	'Ifx_CPU_DEADD_Bits',0,1,212,1,3
	.word	2300
	.byte	19
	.byte	'Ifx_CPU_DIEAR_Bits',0,1,218,1,3
	.word	2409
	.byte	19
	.byte	'Ifx_CPU_DIETR_Bits',0,1,233,1,3
	.word	2507
	.byte	19
	.byte	'Ifx_CPU_DMS_Bits',0,1,240,1,3
	.word	9200
	.byte	19
	.byte	'Ifx_CPU_DPR_L_Bits',0,1,247,1,3
	.word	5321
	.byte	19
	.byte	'Ifx_CPU_DPR_U_Bits',0,1,254,1,3
	.word	5439
	.byte	19
	.byte	'Ifx_CPU_DPRE_Bits',0,1,133,2,3
	.word	6072
	.byte	19
	.byte	'Ifx_CPU_DPWE_Bits',0,1,140,2,3
	.word	6200
	.byte	19
	.byte	'Ifx_CPU_DSTR_Bits',0,1,161,2,3
	.word	1666
	.byte	19
	.byte	'Ifx_CPU_EXEVT_Bits',0,1,172,2,3
	.word	8359
	.byte	19
	.byte	'Ifx_CPU_FCX_Bits',0,1,180,2,3
	.word	11199
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,1,202,2,3
	.word	4215
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,1,212,2,3
	.word	4703
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,1,218,2,3
	.word	4593
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,1,224,2,3
	.word	4917
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,1,230,2,3
	.word	5033
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,1,236,2,3
	.word	5149
	.byte	19
	.byte	'Ifx_CPU_ICNT_Bits',0,1,243,2,3
	.word	7567
	.byte	19
	.byte	'Ifx_CPU_ICR_Bits',0,1,253,2,3
	.word	11002
	.byte	19
	.byte	'Ifx_CPU_ISP_Bits',0,1,131,3,3
	.word	10907
	.byte	19
	.byte	'Ifx_CPU_LCX_Bits',0,1,139,3,3
	.word	11334
	.byte	19
	.byte	'Ifx_CPU_M1CNT_Bits',0,1,146,3,3
	.word	7687
	.byte	19
	.byte	'Ifx_CPU_M2CNT_Bits',0,1,153,3,3
	.word	7809
	.byte	19
	.byte	'Ifx_CPU_M3CNT_Bits',0,1,160,3,3
	.word	7931
	.byte	19
	.byte	'Ifx_CPU_PC_Bits',0,1,167,3,3
	.word	10035
	.byte	19
	.byte	'Ifx_CPU_PCON0_Bits',0,1,175,3,3
	.word	3483
	.byte	19
	.byte	'Ifx_CPU_PCON1_Bits',0,1,183,3,3
	.word	3213
	.byte	19
	.byte	'Ifx_CPU_PCON2_Bits',0,1,190,3,3
	.word	3353
	.byte	19
	.byte	'Ifx_CPU_PCXI_Bits',0,1,200,3,3
	.word	9604
	.byte	19
	.byte	'Ifx_CPU_PIEAR_Bits',0,1,206,3,3
	.word	3628
	.byte	19
	.byte	'Ifx_CPU_PIETR_Bits',0,1,221,3,3
	.word	3726
	.byte	19
	.byte	'Ifx_CPU_PMA0_Bits',0,1,229,3,3
	.word	791
	.byte	19
	.byte	'Ifx_CPU_PMA1_Bits',0,1,237,3,3
	.word	933
	.byte	19
	.byte	'Ifx_CPU_PMA2_Bits',0,1,244,3,3
	.word	1075
	.byte	19
	.byte	'Ifx_CPU_PSTR_Bits',0,1,129,4,3
	.word	2981
	.byte	19
	.byte	'Ifx_CPU_PSW_Bits',0,1,147,4,3
	.word	9763
	.byte	19
	.byte	'Ifx_CPU_SEGEN_Bits',0,1,156,4,3
	.word	416
	.byte	19
	.byte	'Ifx_CPU_SMACON_Bits',0,1,171,4,3
	.word	1396
	.byte	9
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,1,174,4,16,4,14
	.byte	'EN',0,4
	.word	160
	.byte	32,0,2,35,2,0,19
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,1,177,4,3
	.word	13887
	.byte	9
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,1,180,4,16,4,14
	.byte	'reserved_0',0,4
	.word	160
	.byte	32,0,2,35,2,0,19
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,1,183,4,3
	.word	13970
	.byte	9
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,1,186,4,16,4,14
	.byte	'EN',0,4
	.word	160
	.byte	32,0,2,35,2,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,1,189,4,3
	.word	14061
	.byte	9
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,1,192,4,16,4,14
	.byte	'reserved_0',0,4
	.word	160
	.byte	32,0,2,35,2,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,1,195,4,3
	.word	14152
	.byte	9
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,1,198,4,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	5,3,2,35,0,14
	.byte	'ADDR',0,4
	.word	160
	.byte	27,0,2,35,2,0,19
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,1,202,4,3
	.word	14251
	.byte	9
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,1,205,4,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	5,3,2,35,0,14
	.byte	'ADDR',0,4
	.word	160
	.byte	27,0,2,35,2,0,19
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,1,209,4,3
	.word	14358
	.byte	19
	.byte	'Ifx_CPU_SWEVT_Bits',0,1,220,4,3
	.word	8725
	.byte	19
	.byte	'Ifx_CPU_SYSCON_Bits',0,1,234,4,3
	.word	10174
	.byte	19
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,1,241,4,3
	.word	627
	.byte	19
	.byte	'Ifx_CPU_TPS_CON_Bits',0,1,252,4,3
	.word	6384
	.byte	19
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,1,130,5,3
	.word	6579
	.byte	19
	.byte	'Ifx_CPU_TR_ADR_Bits',0,1,136,5,3
	.word	7109
	.byte	19
	.byte	'Ifx_CPU_TR_EVT_Bits',0,1,156,5,3
	.word	6767
	.byte	19
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,1,170,5,3
	.word	8942
	.byte	19
	.byte	'Ifx_CPU_A',0,1,183,5,3
	.word	11770
	.byte	19
	.byte	'Ifx_CPU_BIV',0,1,191,5,3
	.word	10654
	.byte	19
	.byte	'Ifx_CPU_BTV',0,1,199,5,3
	.word	10763
	.byte	19
	.byte	'Ifx_CPU_CCNT',0,1,207,5,3
	.word	7420
	.byte	19
	.byte	'Ifx_CPU_CCTRL',0,1,215,5,3
	.word	7244
	.byte	19
	.byte	'Ifx_CPU_COMPAT',0,1,223,5,3
	.word	3993
	.byte	19
	.byte	'Ifx_CPU_CORE_ID',0,1,231,5,3
	.word	10526
	.byte	19
	.byte	'Ifx_CPU_CPR_L',0,1,239,5,3
	.word	5617
	.byte	19
	.byte	'Ifx_CPU_CPR_U',0,1,247,5,3
	.word	5734
	.byte	19
	.byte	'Ifx_CPU_CPU_ID',0,1,255,5,3
	.word	10388
	.byte	19
	.byte	'Ifx_CPU_CPXE',0,1,135,6,3
	.word	5918
	.byte	19
	.byte	'Ifx_CPU_CREVT',0,1,143,6,3
	.word	8514
	.byte	19
	.byte	'Ifx_CPU_CUS_ID',0,1,151,6,3
	.word	11475
	.byte	19
	.byte	'Ifx_CPU_D',0,1,159,6,3
	.word	11635
	.byte	19
	.byte	'Ifx_CPU_DATR',0,1,167,6,3
	.word	2025
	.byte	19
	.byte	'Ifx_CPU_DBGSR',0,1,175,6,3
	.word	8062
	.byte	19
	.byte	'Ifx_CPU_DBGTCR',0,1,183,6,3
	.word	9416
	.byte	19
	.byte	'Ifx_CPU_DCON0',0,1,191,6,3
	.word	2771
	.byte	19
	.byte	'Ifx_CPU_DCON2',0,1,199,6,3
	.word	1204
	.byte	19
	.byte	'Ifx_CPU_DCX',0,1,207,6,3
	.word	9294
	.byte	19
	.byte	'Ifx_CPU_DEADD',0,1,215,6,3
	.word	2272
	.byte	19
	.byte	'Ifx_CPU_DIEAR',0,1,223,6,3
	.word	2381
	.byte	19
	.byte	'Ifx_CPU_DIETR',0,1,231,6,3
	.word	2479
	.byte	19
	.byte	'Ifx_CPU_DMS',0,1,239,6,3
	.word	9172
	.byte	19
	.byte	'Ifx_CPU_DPR_L',0,1,247,6,3
	.word	5293
	.byte	19
	.byte	'Ifx_CPU_DPR_U',0,1,255,6,3
	.word	5411
	.byte	19
	.byte	'Ifx_CPU_DPRE',0,1,135,7,3
	.word	6044
	.byte	19
	.byte	'Ifx_CPU_DPWE',0,1,143,7,3
	.word	6172
	.byte	19
	.byte	'Ifx_CPU_DSTR',0,1,151,7,3
	.word	1638
	.byte	19
	.byte	'Ifx_CPU_EXEVT',0,1,159,7,3
	.word	8331
	.byte	19
	.byte	'Ifx_CPU_FCX',0,1,167,7,3
	.word	11171
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,1,175,7,3
	.word	4187
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,1,183,7,3
	.word	4675
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,1,191,7,3
	.word	4565
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,1,199,7,3
	.word	4889
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,1,207,7,3
	.word	5005
	.byte	19
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,1,215,7,3
	.word	5121
	.byte	19
	.byte	'Ifx_CPU_ICNT',0,1,223,7,3
	.word	7539
	.byte	19
	.byte	'Ifx_CPU_ICR',0,1,231,7,3
	.word	10974
	.byte	19
	.byte	'Ifx_CPU_ISP',0,1,239,7,3
	.word	10879
	.byte	19
	.byte	'Ifx_CPU_LCX',0,1,247,7,3
	.word	11306
	.byte	19
	.byte	'Ifx_CPU_M1CNT',0,1,255,7,3
	.word	7659
	.byte	19
	.byte	'Ifx_CPU_M2CNT',0,1,135,8,3
	.word	7781
	.byte	19
	.byte	'Ifx_CPU_M3CNT',0,1,143,8,3
	.word	7903
	.byte	19
	.byte	'Ifx_CPU_PC',0,1,151,8,3
	.word	10007
	.byte	19
	.byte	'Ifx_CPU_PCON0',0,1,159,8,3
	.word	3455
	.byte	19
	.byte	'Ifx_CPU_PCON1',0,1,167,8,3
	.word	3185
	.byte	19
	.byte	'Ifx_CPU_PCON2',0,1,175,8,3
	.word	3325
	.byte	19
	.byte	'Ifx_CPU_PCXI',0,1,183,8,3
	.word	9576
	.byte	19
	.byte	'Ifx_CPU_PIEAR',0,1,191,8,3
	.word	3600
	.byte	19
	.byte	'Ifx_CPU_PIETR',0,1,199,8,3
	.word	3698
	.byte	19
	.byte	'Ifx_CPU_PMA0',0,1,207,8,3
	.word	763
	.byte	19
	.byte	'Ifx_CPU_PMA1',0,1,215,8,3
	.word	905
	.byte	19
	.byte	'Ifx_CPU_PMA2',0,1,223,8,3
	.word	1047
	.byte	19
	.byte	'Ifx_CPU_PSTR',0,1,231,8,3
	.word	2953
	.byte	19
	.byte	'Ifx_CPU_PSW',0,1,239,8,3
	.word	9735
	.byte	19
	.byte	'Ifx_CPU_SEGEN',0,1,247,8,3
	.word	388
	.byte	19
	.byte	'Ifx_CPU_SMACON',0,1,255,8,3
	.word	1368
	.byte	13,1,130,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	13887
	.byte	2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_ACCENA',0,1,135,9,3
	.word	16048
	.byte	13,1,138,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	13970
	.byte	2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_ACCENB',0,1,143,9,3
	.word	16118
	.byte	13,1,146,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	14061
	.byte	2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,1,151,9,3
	.word	16188
	.byte	13,1,154,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	14152
	.byte	2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,1,159,9,3
	.word	16262
	.byte	13,1,162,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	14251
	.byte	2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,1,167,9,3
	.word	16336
	.byte	13,1,170,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	14358
	.byte	2,35,0,0,19
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,1,175,9,3
	.word	16406
	.byte	19
	.byte	'Ifx_CPU_SWEVT',0,1,183,9,3
	.word	8697
	.byte	19
	.byte	'Ifx_CPU_SYSCON',0,1,191,9,3
	.word	10146
	.byte	19
	.byte	'Ifx_CPU_TASK_ASI',0,1,199,9,3
	.word	599
	.byte	19
	.byte	'Ifx_CPU_TPS_CON',0,1,207,9,3
	.word	6356
	.byte	19
	.byte	'Ifx_CPU_TPS_TIMER',0,1,215,9,3
	.word	6551
	.byte	19
	.byte	'Ifx_CPU_TR_ADR',0,1,223,9,3
	.word	7081
	.byte	19
	.byte	'Ifx_CPU_TR_EVT',0,1,231,9,3
	.word	6739
	.byte	19
	.byte	'Ifx_CPU_TRIG_ACC',0,1,239,9,3
	.word	8914
	.byte	3
	.word	5598
	.byte	19
	.byte	'Ifx_CPU_CPR',0,1,254,9,3
	.word	16675
	.byte	3
	.word	5274
	.byte	19
	.byte	'Ifx_CPU_DPR',0,1,133,10,3
	.word	16701
	.byte	9
	.byte	'_Ifx_CPU_SPROT_RGN',0,1,136,10,25,16,12
	.byte	'LA',0,4
	.word	16336
	.byte	2,35,0,12
	.byte	'UA',0,4
	.word	16406
	.byte	2,35,4,12
	.byte	'ACCENA',0,4
	.word	16188
	.byte	2,35,8,12
	.byte	'ACCENB',0,4
	.word	16262
	.byte	2,35,12,0,3
	.word	16727
	.byte	19
	.byte	'Ifx_CPU_SPROT_RGN',0,1,142,10,3
	.word	16809
	.byte	3
	.word	6337
	.byte	19
	.byte	'Ifx_CPU_TPS',0,1,149,10,3
	.word	16841
	.byte	3
	.word	6721
	.byte	19
	.byte	'Ifx_CPU_TR',0,1,156,10,3
	.word	16867
	.byte	3
	.word	339
	.byte	19
	.byte	'Ifx_CPU',0,1,133,11,3
	.word	16892
	.byte	9
	.byte	'_Ifx_SRC_SRCR_Bits',0,7,45,16,4,14
	.byte	'SRPN',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	301
	.byte	2,6,2,35,1,14
	.byte	'SRE',0,1
	.word	301
	.byte	1,5,2,35,1,14
	.byte	'TOS',0,1
	.word	301
	.byte	2,3,2,35,1,14
	.byte	'reserved_13',0,1
	.word	301
	.byte	3,0,2,35,1,14
	.byte	'ECC',0,1
	.word	301
	.byte	6,2,2,35,2,14
	.byte	'reserved_22',0,1
	.word	301
	.byte	2,0,2,35,2,14
	.byte	'SRR',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'CLRR',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'SETR',0,1
	.word	301
	.byte	1,5,2,35,3,14
	.byte	'IOV',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'IOVCLR',0,1
	.word	301
	.byte	1,3,2,35,3,14
	.byte	'SWS',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'SWSCLR',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SRC_SRCR_Bits',0,7,62,3
	.word	16914
	.byte	13,7,70,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	16914
	.byte	2,35,0,0,19
	.byte	'Ifx_SRC_SRCR',0,7,75,3
	.word	17230
	.byte	9
	.byte	'_Ifx_SRC_AGBT',0,7,86,25,4,12
	.byte	'SR',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	17290
	.byte	19
	.byte	'Ifx_SRC_AGBT',0,7,89,3
	.word	17322
	.byte	9
	.byte	'_Ifx_SRC_ASCLIN',0,7,92,25,12,12
	.byte	'TX',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'RX',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'ERR',0,4
	.word	17230
	.byte	2,35,8,0,3
	.word	17348
	.byte	19
	.byte	'Ifx_SRC_ASCLIN',0,7,97,3
	.word	17407
	.byte	9
	.byte	'_Ifx_SRC_BCUSPB',0,7,100,25,4,12
	.byte	'SBSRC',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	17435
	.byte	19
	.byte	'Ifx_SRC_BCUSPB',0,7,103,3
	.word	17472
	.byte	9
	.byte	'_Ifx_SRC_CAN',0,7,106,25,64,10,64
	.word	17230
	.byte	11,15,0,12
	.byte	'INT',0,64
	.word	17518
	.byte	2,35,0,0,3
	.word	17500
	.byte	19
	.byte	'Ifx_SRC_CAN',0,7,109,3
	.word	17541
	.byte	9
	.byte	'_Ifx_SRC_CCU6',0,7,112,25,16,12
	.byte	'SR0',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'SR1',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'SR2',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'SR3',0,4
	.word	17230
	.byte	2,35,12,0,3
	.word	17566
	.byte	19
	.byte	'Ifx_SRC_CCU6',0,7,118,3
	.word	17638
	.byte	9
	.byte	'_Ifx_SRC_CERBERUS',0,7,121,25,8,10,8
	.word	17230
	.byte	11,1,0,12
	.byte	'SR',0,8
	.word	17687
	.byte	2,35,0,0,3
	.word	17664
	.byte	19
	.byte	'Ifx_SRC_CERBERUS',0,7,124,3
	.word	17709
	.byte	9
	.byte	'_Ifx_SRC_CIF',0,7,127,25,16,12
	.byte	'MI',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'MIEP',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'ISP',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'MJPEG',0,4
	.word	17230
	.byte	2,35,12,0,3
	.word	17739
	.byte	19
	.byte	'Ifx_SRC_CIF',0,7,133,1,3
	.word	17812
	.byte	9
	.byte	'_Ifx_SRC_CPU',0,7,136,1,25,4,12
	.byte	'SBSRC',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	17838
	.byte	19
	.byte	'Ifx_SRC_CPU',0,7,139,1,3
	.word	17873
	.byte	9
	.byte	'_Ifx_SRC_DAM',0,7,142,1,25,24,10,24
	.word	17230
	.byte	11,5,0,12
	.byte	'SR',0,24
	.word	17918
	.byte	2,35,0,0,3
	.word	17899
	.byte	19
	.byte	'Ifx_SRC_DAM',0,7,145,1,3
	.word	17940
	.byte	9
	.byte	'_Ifx_SRC_DMA',0,7,148,1,25,144,2,12
	.byte	'ERR',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'reserved_4',0,12
	.word	9138
	.byte	2,35,4,10,128,2
	.word	17230
	.byte	11,63,0,12
	.byte	'CH',0,128,2
	.word	18019
	.byte	2,35,16,0,3
	.word	17966
	.byte	19
	.byte	'Ifx_SRC_DMA',0,7,153,1,3
	.word	18043
	.byte	9
	.byte	'_Ifx_SRC_DSADC',0,7,156,1,25,8,12
	.byte	'SRM',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'SRA',0,4
	.word	17230
	.byte	2,35,4,0,3
	.word	18069
	.byte	19
	.byte	'Ifx_SRC_DSADC',0,7,160,1,3
	.word	18117
	.byte	9
	.byte	'_Ifx_SRC_EMEM',0,7,163,1,25,4,12
	.byte	'SR',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	18145
	.byte	19
	.byte	'Ifx_SRC_EMEM',0,7,166,1,3
	.word	18178
	.byte	9
	.byte	'_Ifx_SRC_ERAY',0,7,169,1,25,80,12
	.byte	'INT',0,8
	.word	17687
	.byte	2,35,0,12
	.byte	'TINT',0,8
	.word	17687
	.byte	2,35,8,12
	.byte	'NDAT',0,8
	.word	17687
	.byte	2,35,16,12
	.byte	'MBSC',0,8
	.word	17687
	.byte	2,35,24,12
	.byte	'OBUSY',0,4
	.word	17230
	.byte	2,35,32,12
	.byte	'IBUSY',0,4
	.word	17230
	.byte	2,35,36,10,40
	.word	301
	.byte	11,39,0,12
	.byte	'reserved_28',0,40
	.word	18310
	.byte	2,35,40,0,3
	.word	18205
	.byte	19
	.byte	'Ifx_SRC_ERAY',0,7,178,1,3
	.word	18341
	.byte	9
	.byte	'_Ifx_SRC_ETH',0,7,181,1,25,4,12
	.byte	'SR',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	18368
	.byte	19
	.byte	'Ifx_SRC_ETH',0,7,184,1,3
	.word	18400
	.byte	9
	.byte	'_Ifx_SRC_FCE',0,7,187,1,25,4,12
	.byte	'SR',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	18426
	.byte	19
	.byte	'Ifx_SRC_FCE',0,7,190,1,3
	.word	18458
	.byte	9
	.byte	'_Ifx_SRC_GPSR',0,7,193,1,25,32,12
	.byte	'SR0',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'SR1',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'SR2',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'SR3',0,4
	.word	17230
	.byte	2,35,12,12
	.byte	'reserved_10',0,16
	.word	11441
	.byte	2,35,16,0,3
	.word	18484
	.byte	19
	.byte	'Ifx_SRC_GPSR',0,7,200,1,3
	.word	18578
	.byte	9
	.byte	'_Ifx_SRC_GPT12',0,7,203,1,25,48,12
	.byte	'CIRQ',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'T2',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'T3',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'T4',0,4
	.word	17230
	.byte	2,35,12,12
	.byte	'T5',0,4
	.word	17230
	.byte	2,35,16,12
	.byte	'T6',0,4
	.word	17230
	.byte	2,35,20,12
	.byte	'reserved_18',0,24
	.word	2737
	.byte	2,35,24,0,3
	.word	18605
	.byte	19
	.byte	'Ifx_SRC_GPT12',0,7,212,1,3
	.word	18722
	.byte	9
	.byte	'_Ifx_SRC_GTM',0,7,215,1,25,208,18,12
	.byte	'AEIIRQ',0,4
	.word	17230
	.byte	2,35,0,10,12
	.word	17230
	.byte	11,2,0,12
	.byte	'ARUIRQ',0,12
	.word	18786
	.byte	2,35,4,12
	.byte	'reserved_10',0,4
	.word	1991
	.byte	2,35,16,12
	.byte	'BRCIRQ',0,4
	.word	17230
	.byte	2,35,20,12
	.byte	'CMPIRQ',0,4
	.word	17230
	.byte	2,35,24,12
	.byte	'SPEIRQ',0,8
	.word	17687
	.byte	2,35,28,12
	.byte	'reserved_24',0,8
	.word	1334
	.byte	2,35,36,10,32
	.word	17230
	.byte	11,7,0,10,32
	.word	18901
	.byte	11,0,0,12
	.byte	'PSM',0,32
	.word	18910
	.byte	2,35,44,10,88
	.word	301
	.byte	11,87,0,12
	.byte	'reserved_4C',0,88
	.word	18932
	.byte	2,35,76,10,108
	.word	17230
	.byte	11,26,0,12
	.byte	'DPLL',0,108
	.word	18962
	.byte	3,35,164,1,10,96
	.word	301
	.byte	11,95,0,12
	.byte	'reserved_110',0,96
	.word	18986
	.byte	3,35,144,2,12
	.byte	'ERR',0,4
	.word	17230
	.byte	3,35,240,2,12
	.byte	'reserved_174',0,12
	.word	9138
	.byte	3,35,244,2,10,128,1
	.word	18901
	.byte	11,3,0,12
	.byte	'TIM',0,128,1
	.word	19055
	.byte	3,35,128,3,10,128,3
	.word	301
	.byte	11,255,2,0,12
	.byte	'reserved_200',0,128,3
	.word	19080
	.byte	3,35,128,4,12
	.byte	'MCS',0,128,1
	.word	19055
	.byte	3,35,128,7,12
	.byte	'reserved_400',0,128,3
	.word	19080
	.byte	3,35,128,8,10,96
	.word	18901
	.byte	11,2,0,12
	.byte	'TOM',0,96
	.word	19154
	.byte	3,35,128,11,10,160,3
	.word	301
	.byte	11,159,3,0,12
	.byte	'reserved_5E0',0,160,3
	.word	19177
	.byte	3,35,224,11,10,16
	.word	17230
	.byte	11,3,0,10,80
	.word	19212
	.byte	11,4,0,12
	.byte	'ATOM',0,80
	.word	19221
	.byte	3,35,128,15,10,176,2
	.word	301
	.byte	11,175,2,0,12
	.byte	'reserved_7D0',0,176,2
	.word	19245
	.byte	3,35,208,15,12
	.byte	'MCSW0',0,16
	.word	19212
	.byte	3,35,128,18,10,48
	.word	301
	.byte	11,47,0,12
	.byte	'reserved_910',0,48
	.word	19296
	.byte	3,35,144,18,12
	.byte	'MCSW1',0,16
	.word	19212
	.byte	3,35,192,18,0,3
	.word	18750
	.byte	19
	.byte	'Ifx_SRC_GTM',0,7,241,1,3
	.word	19345
	.byte	9
	.byte	'_Ifx_SRC_HSCT',0,7,244,1,25,4,12
	.byte	'SR',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	19371
	.byte	19
	.byte	'Ifx_SRC_HSCT',0,7,247,1,3
	.word	19404
	.byte	9
	.byte	'_Ifx_SRC_HSM',0,7,250,1,25,8,12
	.byte	'HSM',0,8
	.word	17687
	.byte	2,35,0,0,3
	.word	19431
	.byte	19
	.byte	'Ifx_SRC_HSM',0,7,253,1,3
	.word	19464
	.byte	9
	.byte	'_Ifx_SRC_HSSL',0,7,128,2,25,16,12
	.byte	'COK',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'RDI',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'ERR',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'TRG',0,4
	.word	17230
	.byte	2,35,12,0,3
	.word	19490
	.byte	19
	.byte	'Ifx_SRC_HSSL',0,7,134,2,3
	.word	19563
	.byte	9
	.byte	'_Ifx_SRC_I2C',0,7,137,2,25,80,12
	.byte	'BREQ',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'LBREQ',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'SREQ',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'LSREQ',0,4
	.word	17230
	.byte	2,35,12,12
	.byte	'ERR',0,4
	.word	17230
	.byte	2,35,16,12
	.byte	'P',0,4
	.word	17230
	.byte	2,35,20,10,56
	.word	301
	.byte	11,55,0,12
	.byte	'reserved_18',0,56
	.word	19691
	.byte	2,35,24,0,3
	.word	19590
	.byte	19
	.byte	'Ifx_SRC_I2C',0,7,146,2,3
	.word	19722
	.byte	9
	.byte	'_Ifx_SRC_LMU',0,7,149,2,25,4,12
	.byte	'SR',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	19748
	.byte	19
	.byte	'Ifx_SRC_LMU',0,7,152,2,3
	.word	19780
	.byte	9
	.byte	'_Ifx_SRC_MSC',0,7,155,2,25,20,12
	.byte	'SR0',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'SR1',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'SR2',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'SR3',0,4
	.word	17230
	.byte	2,35,12,12
	.byte	'SR4',0,4
	.word	17230
	.byte	2,35,16,0,3
	.word	19806
	.byte	19
	.byte	'Ifx_SRC_MSC',0,7,162,2,3
	.word	19891
	.byte	9
	.byte	'_Ifx_SRC_PMU',0,7,165,2,25,4,12
	.byte	'SR',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	19917
	.byte	19
	.byte	'Ifx_SRC_PMU',0,7,168,2,3
	.word	19949
	.byte	9
	.byte	'_Ifx_SRC_PSI5',0,7,171,2,25,32,12
	.byte	'SR',0,32
	.word	18901
	.byte	2,35,0,0,3
	.word	19975
	.byte	19
	.byte	'Ifx_SRC_PSI5',0,7,174,2,3
	.word	20008
	.byte	9
	.byte	'_Ifx_SRC_PSI5S',0,7,177,2,25,32,12
	.byte	'SR',0,32
	.word	18901
	.byte	2,35,0,0,3
	.word	20035
	.byte	19
	.byte	'Ifx_SRC_PSI5S',0,7,180,2,3
	.word	20069
	.byte	9
	.byte	'_Ifx_SRC_QSPI',0,7,183,2,25,24,12
	.byte	'TX',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'RX',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'ERR',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'PT',0,4
	.word	17230
	.byte	2,35,12,12
	.byte	'reserved_10',0,4
	.word	1991
	.byte	2,35,16,12
	.byte	'U',0,4
	.word	17230
	.byte	2,35,20,0,3
	.word	20097
	.byte	19
	.byte	'Ifx_SRC_QSPI',0,7,191,2,3
	.word	20199
	.byte	9
	.byte	'_Ifx_SRC_SCU',0,7,194,2,25,20,12
	.byte	'DTS',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'ERU',0,16
	.word	19212
	.byte	2,35,4,0,3
	.word	20226
	.byte	19
	.byte	'Ifx_SRC_SCU',0,7,198,2,3
	.word	20272
	.byte	9
	.byte	'_Ifx_SRC_SENT',0,7,201,2,25,40,10,40
	.word	17230
	.byte	11,9,0,12
	.byte	'SR',0,40
	.word	20318
	.byte	2,35,0,0,3
	.word	20298
	.byte	19
	.byte	'Ifx_SRC_SENT',0,7,204,2,3
	.word	20340
	.byte	9
	.byte	'_Ifx_SRC_SMU',0,7,207,2,25,12,12
	.byte	'SR',0,12
	.word	18786
	.byte	2,35,0,0,3
	.word	20367
	.byte	19
	.byte	'Ifx_SRC_SMU',0,7,210,2,3
	.word	20399
	.byte	9
	.byte	'_Ifx_SRC_STM',0,7,213,2,25,8,12
	.byte	'SR0',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'SR1',0,4
	.word	17230
	.byte	2,35,4,0,3
	.word	20425
	.byte	19
	.byte	'Ifx_SRC_STM',0,7,217,2,3
	.word	20471
	.byte	9
	.byte	'_Ifx_SRC_VADCCG',0,7,220,2,25,16,12
	.byte	'SR0',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'SR1',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'SR2',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'SR3',0,4
	.word	17230
	.byte	2,35,12,0,3
	.word	20497
	.byte	19
	.byte	'Ifx_SRC_VADCCG',0,7,226,2,3
	.word	20572
	.byte	9
	.byte	'_Ifx_SRC_VADCG',0,7,229,2,25,16,12
	.byte	'SR0',0,4
	.word	17230
	.byte	2,35,0,12
	.byte	'SR1',0,4
	.word	17230
	.byte	2,35,4,12
	.byte	'SR2',0,4
	.word	17230
	.byte	2,35,8,12
	.byte	'SR3',0,4
	.word	17230
	.byte	2,35,12,0,3
	.word	20601
	.byte	19
	.byte	'Ifx_SRC_VADCG',0,7,235,2,3
	.word	20675
	.byte	9
	.byte	'_Ifx_SRC_XBAR',0,7,238,2,25,4,12
	.byte	'SRC',0,4
	.word	17230
	.byte	2,35,0,0,3
	.word	20703
	.byte	19
	.byte	'Ifx_SRC_XBAR',0,7,241,2,3
	.word	20737
	.byte	9
	.byte	'_Ifx_SRC_GAGBT',0,7,254,2,25,4,10,4
	.word	17290
	.byte	11,0,0,3
	.word	20785
	.byte	12
	.byte	'AGBT',0,4
	.word	20794
	.byte	2,35,0,0,3
	.word	20764
	.byte	19
	.byte	'Ifx_SRC_GAGBT',0,7,129,3,3
	.word	20814
	.byte	9
	.byte	'_Ifx_SRC_GASCLIN',0,7,132,3,25,48,10,48
	.word	17348
	.byte	11,3,0,3
	.word	20865
	.byte	12
	.byte	'ASCLIN',0,48
	.word	20874
	.byte	2,35,0,0,3
	.word	20842
	.byte	19
	.byte	'Ifx_SRC_GASCLIN',0,7,135,3,3
	.word	20896
	.byte	9
	.byte	'_Ifx_SRC_GBCU',0,7,138,3,25,4,3
	.word	17435
	.byte	12
	.byte	'SPB',0,4
	.word	20946
	.byte	2,35,0,0,3
	.word	20926
	.byte	19
	.byte	'Ifx_SRC_GBCU',0,7,141,3,3
	.word	20965
	.byte	9
	.byte	'_Ifx_SRC_GCAN',0,7,144,3,25,64,10,64
	.word	17500
	.byte	11,0,0,3
	.word	21012
	.byte	12
	.byte	'CAN',0,64
	.word	21021
	.byte	2,35,0,0,3
	.word	20992
	.byte	19
	.byte	'Ifx_SRC_GCAN',0,7,147,3,3
	.word	21040
	.byte	9
	.byte	'_Ifx_SRC_GCCU6',0,7,150,3,25,32,10,32
	.word	17566
	.byte	11,1,0,3
	.word	21088
	.byte	12
	.byte	'CCU6',0,32
	.word	21097
	.byte	2,35,0,0,3
	.word	21067
	.byte	19
	.byte	'Ifx_SRC_GCCU6',0,7,153,3,3
	.word	21117
	.byte	9
	.byte	'_Ifx_SRC_GCERBERUS',0,7,156,3,25,8,3
	.word	17664
	.byte	12
	.byte	'CERBERUS',0,8
	.word	21170
	.byte	2,35,0,0,3
	.word	21145
	.byte	19
	.byte	'Ifx_SRC_GCERBERUS',0,7,159,3,3
	.word	21194
	.byte	9
	.byte	'_Ifx_SRC_GCIF',0,7,162,3,25,16,10,16
	.word	17739
	.byte	11,0,0,3
	.word	21246
	.byte	12
	.byte	'CIF',0,16
	.word	21255
	.byte	2,35,0,0,3
	.word	21226
	.byte	19
	.byte	'Ifx_SRC_GCIF',0,7,165,3,3
	.word	21274
	.byte	9
	.byte	'_Ifx_SRC_GCPU',0,7,168,3,25,12,10,12
	.word	17838
	.byte	11,2,0,3
	.word	21321
	.byte	12
	.byte	'CPU',0,12
	.word	21330
	.byte	2,35,0,0,3
	.word	21301
	.byte	19
	.byte	'Ifx_SRC_GCPU',0,7,171,3,3
	.word	21349
	.byte	9
	.byte	'_Ifx_SRC_GDAM',0,7,174,3,25,24,10,24
	.word	17899
	.byte	11,0,0,3
	.word	21396
	.byte	12
	.byte	'DAM',0,24
	.word	21405
	.byte	2,35,0,0,3
	.word	21376
	.byte	19
	.byte	'Ifx_SRC_GDAM',0,7,177,3,3
	.word	21424
	.byte	9
	.byte	'_Ifx_SRC_GDMA',0,7,180,3,25,144,2,10,144,2
	.word	17966
	.byte	11,0,0,3
	.word	21472
	.byte	12
	.byte	'DMA',0,144,2
	.word	21482
	.byte	2,35,0,0,3
	.word	21451
	.byte	19
	.byte	'Ifx_SRC_GDMA',0,7,183,3,3
	.word	21502
	.byte	9
	.byte	'_Ifx_SRC_GDSADC',0,7,186,3,25,48,10,48
	.word	18069
	.byte	11,5,0,3
	.word	21551
	.byte	12
	.byte	'DSADC',0,48
	.word	21560
	.byte	2,35,0,0,3
	.word	21529
	.byte	19
	.byte	'Ifx_SRC_GDSADC',0,7,189,3,3
	.word	21581
	.byte	9
	.byte	'_Ifx_SRC_GEMEM',0,7,192,3,25,4,10,4
	.word	18145
	.byte	11,0,0,3
	.word	21631
	.byte	12
	.byte	'EMEM',0,4
	.word	21640
	.byte	2,35,0,0,3
	.word	21610
	.byte	19
	.byte	'Ifx_SRC_GEMEM',0,7,195,3,3
	.word	21660
	.byte	9
	.byte	'_Ifx_SRC_GERAY',0,7,198,3,25,80,10,80
	.word	18205
	.byte	11,0,0,3
	.word	21709
	.byte	12
	.byte	'ERAY',0,80
	.word	21718
	.byte	2,35,0,0,3
	.word	21688
	.byte	19
	.byte	'Ifx_SRC_GERAY',0,7,201,3,3
	.word	21738
	.byte	9
	.byte	'_Ifx_SRC_GETH',0,7,204,3,25,4,10,4
	.word	18368
	.byte	11,0,0,3
	.word	21786
	.byte	12
	.byte	'ETH',0,4
	.word	21795
	.byte	2,35,0,0,3
	.word	21766
	.byte	19
	.byte	'Ifx_SRC_GETH',0,7,207,3,3
	.word	21814
	.byte	9
	.byte	'_Ifx_SRC_GFCE',0,7,210,3,25,4,10,4
	.word	18426
	.byte	11,0,0,3
	.word	21861
	.byte	12
	.byte	'FCE',0,4
	.word	21870
	.byte	2,35,0,0,3
	.word	21841
	.byte	19
	.byte	'Ifx_SRC_GFCE',0,7,213,3,3
	.word	21889
	.byte	9
	.byte	'_Ifx_SRC_GGPSR',0,7,216,3,25,96,10,96
	.word	18484
	.byte	11,2,0,3
	.word	21937
	.byte	12
	.byte	'GPSR',0,96
	.word	21946
	.byte	2,35,0,0,3
	.word	21916
	.byte	19
	.byte	'Ifx_SRC_GGPSR',0,7,219,3,3
	.word	21966
	.byte	9
	.byte	'_Ifx_SRC_GGPT12',0,7,222,3,25,48,10,48
	.word	18605
	.byte	11,0,0,3
	.word	22016
	.byte	12
	.byte	'GPT12',0,48
	.word	22025
	.byte	2,35,0,0,3
	.word	21994
	.byte	19
	.byte	'Ifx_SRC_GGPT12',0,7,225,3,3
	.word	22046
	.byte	9
	.byte	'_Ifx_SRC_GGTM',0,7,228,3,25,208,18,10,208,18
	.word	18750
	.byte	11,0,0,3
	.word	22096
	.byte	12
	.byte	'GTM',0,208,18
	.word	22106
	.byte	2,35,0,0,3
	.word	22075
	.byte	19
	.byte	'Ifx_SRC_GGTM',0,7,231,3,3
	.word	22126
	.byte	9
	.byte	'_Ifx_SRC_GHSCT',0,7,234,3,25,4,10,4
	.word	19371
	.byte	11,0,0,3
	.word	22174
	.byte	12
	.byte	'HSCT',0,4
	.word	22183
	.byte	2,35,0,0,3
	.word	22153
	.byte	19
	.byte	'Ifx_SRC_GHSCT',0,7,237,3,3
	.word	22203
	.byte	9
	.byte	'_Ifx_SRC_GHSM',0,7,240,3,25,8,10,8
	.word	19431
	.byte	11,0,0,3
	.word	22251
	.byte	12
	.byte	'HSM',0,8
	.word	22260
	.byte	2,35,0,0,3
	.word	22231
	.byte	19
	.byte	'Ifx_SRC_GHSM',0,7,243,3,3
	.word	22279
	.byte	9
	.byte	'_Ifx_SRC_GHSSL',0,7,246,3,25,68,10,64
	.word	19490
	.byte	11,3,0,3
	.word	22327
	.byte	12
	.byte	'HSSL',0,64
	.word	22336
	.byte	2,35,0,12
	.byte	'EXI',0,4
	.word	17230
	.byte	2,35,64,0,3
	.word	22306
	.byte	19
	.byte	'Ifx_SRC_GHSSL',0,7,250,3,3
	.word	22369
	.byte	9
	.byte	'_Ifx_SRC_GI2C',0,7,253,3,25,80,10,80
	.word	19590
	.byte	11,0,0,3
	.word	22417
	.byte	12
	.byte	'I2C',0,80
	.word	22426
	.byte	2,35,0,0,3
	.word	22397
	.byte	19
	.byte	'Ifx_SRC_GI2C',0,7,128,4,3
	.word	22445
	.byte	9
	.byte	'_Ifx_SRC_GLMU',0,7,131,4,25,4,10,4
	.word	19748
	.byte	11,0,0,3
	.word	22492
	.byte	12
	.byte	'LMU',0,4
	.word	22501
	.byte	2,35,0,0,3
	.word	22472
	.byte	19
	.byte	'Ifx_SRC_GLMU',0,7,134,4,3
	.word	22520
	.byte	9
	.byte	'_Ifx_SRC_GMSC',0,7,137,4,25,40,10,40
	.word	19806
	.byte	11,1,0,3
	.word	22567
	.byte	12
	.byte	'MSC',0,40
	.word	22576
	.byte	2,35,0,0,3
	.word	22547
	.byte	19
	.byte	'Ifx_SRC_GMSC',0,7,140,4,3
	.word	22595
	.byte	9
	.byte	'_Ifx_SRC_GPMU',0,7,143,4,25,8,10,8
	.word	19917
	.byte	11,1,0,3
	.word	22642
	.byte	12
	.byte	'PMU',0,8
	.word	22651
	.byte	2,35,0,0,3
	.word	22622
	.byte	19
	.byte	'Ifx_SRC_GPMU',0,7,146,4,3
	.word	22670
	.byte	9
	.byte	'_Ifx_SRC_GPSI5',0,7,149,4,25,32,10,32
	.word	19975
	.byte	11,0,0,3
	.word	22718
	.byte	12
	.byte	'PSI5',0,32
	.word	22727
	.byte	2,35,0,0,3
	.word	22697
	.byte	19
	.byte	'Ifx_SRC_GPSI5',0,7,152,4,3
	.word	22747
	.byte	9
	.byte	'_Ifx_SRC_GPSI5S',0,7,155,4,25,32,10,32
	.word	20035
	.byte	11,0,0,3
	.word	22797
	.byte	12
	.byte	'PSI5S',0,32
	.word	22806
	.byte	2,35,0,0,3
	.word	22775
	.byte	19
	.byte	'Ifx_SRC_GPSI5S',0,7,158,4,3
	.word	22827
	.byte	9
	.byte	'_Ifx_SRC_GQSPI',0,7,161,4,25,96,10,96
	.word	20097
	.byte	11,3,0,3
	.word	22877
	.byte	12
	.byte	'QSPI',0,96
	.word	22886
	.byte	2,35,0,0,3
	.word	22856
	.byte	19
	.byte	'Ifx_SRC_GQSPI',0,7,164,4,3
	.word	22906
	.byte	9
	.byte	'_Ifx_SRC_GSCU',0,7,167,4,25,20,3
	.word	20226
	.byte	12
	.byte	'SCU',0,20
	.word	22954
	.byte	2,35,0,0,3
	.word	22934
	.byte	19
	.byte	'Ifx_SRC_GSCU',0,7,170,4,3
	.word	22973
	.byte	9
	.byte	'_Ifx_SRC_GSENT',0,7,173,4,25,40,10,40
	.word	20298
	.byte	11,0,0,3
	.word	23021
	.byte	12
	.byte	'SENT',0,40
	.word	23030
	.byte	2,35,0,0,3
	.word	23000
	.byte	19
	.byte	'Ifx_SRC_GSENT',0,7,176,4,3
	.word	23050
	.byte	9
	.byte	'_Ifx_SRC_GSMU',0,7,179,4,25,12,10,12
	.word	20367
	.byte	11,0,0,3
	.word	23098
	.byte	12
	.byte	'SMU',0,12
	.word	23107
	.byte	2,35,0,0,3
	.word	23078
	.byte	19
	.byte	'Ifx_SRC_GSMU',0,7,182,4,3
	.word	23126
	.byte	9
	.byte	'_Ifx_SRC_GSTM',0,7,185,4,25,24,10,24
	.word	20425
	.byte	11,2,0,3
	.word	23173
	.byte	12
	.byte	'STM',0,24
	.word	23182
	.byte	2,35,0,0,3
	.word	23153
	.byte	19
	.byte	'Ifx_SRC_GSTM',0,7,188,4,3
	.word	23201
	.byte	9
	.byte	'_Ifx_SRC_GVADC',0,7,191,4,25,192,2,10,128,1
	.word	20601
	.byte	11,7,0,3
	.word	23250
	.byte	12
	.byte	'G',0,128,1
	.word	23260
	.byte	2,35,0,10,160,1
	.word	301
	.byte	11,159,1,0,12
	.byte	'reserved_80',0,160,1
	.word	23277
	.byte	3,35,128,1,10,32
	.word	20497
	.byte	11,1,0,3
	.word	23311
	.byte	12
	.byte	'CG',0,32
	.word	23320
	.byte	3,35,160,2,0,3
	.word	23228
	.byte	19
	.byte	'Ifx_SRC_GVADC',0,7,196,4,3
	.word	23339
	.byte	9
	.byte	'_Ifx_SRC_GXBAR',0,7,199,4,25,4,3
	.word	20703
	.byte	12
	.byte	'XBAR',0,4
	.word	23388
	.byte	2,35,0,0,3
	.word	23367
	.byte	19
	.byte	'Ifx_SRC_GXBAR',0,7,202,4,3
	.word	23408
	.byte	9
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,8,45,16,4,14
	.byte	'EN0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'EN1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'EN2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'EN3',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'EN4',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'EN5',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'EN6',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'EN7',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'EN8',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'EN9',0,1
	.word	301
	.byte	1,6,2,35,1,14
	.byte	'EN10',0,1
	.word	301
	.byte	1,5,2,35,1,14
	.byte	'EN11',0,1
	.word	301
	.byte	1,4,2,35,1,14
	.byte	'EN12',0,1
	.word	301
	.byte	1,3,2,35,1,14
	.byte	'EN13',0,1
	.word	301
	.byte	1,2,2,35,1,14
	.byte	'EN14',0,1
	.word	301
	.byte	1,1,2,35,1,14
	.byte	'EN15',0,1
	.word	301
	.byte	1,0,2,35,1,14
	.byte	'EN16',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'EN17',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'EN18',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'EN19',0,1
	.word	301
	.byte	1,4,2,35,2,14
	.byte	'EN20',0,1
	.word	301
	.byte	1,3,2,35,2,14
	.byte	'EN21',0,1
	.word	301
	.byte	1,2,2,35,2,14
	.byte	'EN22',0,1
	.word	301
	.byte	1,1,2,35,2,14
	.byte	'EN23',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'EN24',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'EN25',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'EN26',0,1
	.word	301
	.byte	1,5,2,35,3,14
	.byte	'EN27',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'EN28',0,1
	.word	301
	.byte	1,3,2,35,3,14
	.byte	'EN29',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'EN30',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'EN31',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_ACCEN0_Bits',0,8,79,3
	.word	23436
	.byte	9
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,8,82,16,4,14
	.byte	'reserved_0',0,4
	.word	160
	.byte	32,0,2,35,2,0,19
	.byte	'Ifx_SCU_ACCEN1_Bits',0,8,85,3
	.word	23993
	.byte	9
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,8,88,16,4,14
	.byte	'STM0DIS',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'STM1DIS',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'STM2DIS',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,4
	.word	160
	.byte	29,0,2,35,2,0,19
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,8,94,3
	.word	24070
	.byte	9
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,8,97,16,4,14
	.byte	'BAUD1DIV',0,1
	.word	301
	.byte	4,4,2,35,0,14
	.byte	'BAUD2DIV',0,1
	.word	301
	.byte	4,0,2,35,0,14
	.byte	'SRIDIV',0,1
	.word	301
	.byte	4,4,2,35,1,14
	.byte	'LPDIV',0,1
	.word	301
	.byte	4,0,2,35,1,14
	.byte	'SPBDIV',0,1
	.word	301
	.byte	4,4,2,35,2,14
	.byte	'FSI2DIV',0,1
	.word	301
	.byte	2,2,2,35,2,14
	.byte	'reserved_22',0,1
	.word	301
	.byte	2,0,2,35,2,14
	.byte	'FSIDIV',0,1
	.word	301
	.byte	2,6,2,35,3,14
	.byte	'reserved_26',0,1
	.word	301
	.byte	2,4,2,35,3,14
	.byte	'CLKSEL',0,1
	.word	301
	.byte	2,2,2,35,3,14
	.byte	'UP',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON0_Bits',0,8,111,3
	.word	24206
	.byte	9
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,8,114,16,4,14
	.byte	'CANDIV',0,1
	.word	301
	.byte	4,4,2,35,0,14
	.byte	'ERAYDIV',0,1
	.word	301
	.byte	4,0,2,35,0,14
	.byte	'STMDIV',0,1
	.word	301
	.byte	4,4,2,35,1,14
	.byte	'GTMDIV',0,1
	.word	301
	.byte	4,0,2,35,1,14
	.byte	'ETHDIV',0,1
	.word	301
	.byte	4,4,2,35,2,14
	.byte	'ASCLINFDIV',0,1
	.word	301
	.byte	4,0,2,35,2,14
	.byte	'ASCLINSDIV',0,1
	.word	301
	.byte	4,4,2,35,3,14
	.byte	'INSEL',0,1
	.word	301
	.byte	2,2,2,35,3,14
	.byte	'UP',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON1_Bits',0,8,126,3
	.word	24486
	.byte	9
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,8,129,1,16,4,14
	.byte	'BBBDIV',0,1
	.word	301
	.byte	4,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	160
	.byte	26,2,2,35,2,14
	.byte	'UP',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON2_Bits',0,8,135,1,3
	.word	24724
	.byte	9
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,8,138,1,16,4,14
	.byte	'PLLDIV',0,1
	.word	301
	.byte	6,2,2,35,0,14
	.byte	'PLLSEL',0,1
	.word	301
	.byte	2,0,2,35,0,14
	.byte	'PLLERAYDIV',0,1
	.word	301
	.byte	6,2,2,35,1,14
	.byte	'PLLERAYSEL',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'SRIDIV',0,1
	.word	301
	.byte	6,2,2,35,2,14
	.byte	'SRISEL',0,1
	.word	301
	.byte	2,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	5,3,2,35,3,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'UP',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON3_Bits',0,8,150,1,3
	.word	24852
	.byte	9
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,8,153,1,16,4,14
	.byte	'SPBDIV',0,1
	.word	301
	.byte	6,2,2,35,0,14
	.byte	'SPBSEL',0,1
	.word	301
	.byte	2,0,2,35,0,14
	.byte	'GTMDIV',0,1
	.word	301
	.byte	6,2,2,35,1,14
	.byte	'GTMSEL',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'STMDIV',0,1
	.word	301
	.byte	6,2,2,35,2,14
	.byte	'STMSEL',0,1
	.word	301
	.byte	2,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	5,3,2,35,3,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'UP',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON4_Bits',0,8,165,1,3
	.word	25095
	.byte	9
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,8,168,1,16,4,14
	.byte	'MAXDIV',0,1
	.word	301
	.byte	4,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	160
	.byte	26,2,2,35,2,14
	.byte	'UP',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CCUCON5_Bits',0,8,174,1,3
	.word	25330
	.byte	9
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,8,177,1,16,4,14
	.byte	'CPU0DIV',0,1
	.word	301
	.byte	6,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	160
	.byte	26,0,2,35,2,0,19
	.byte	'Ifx_SCU_CCUCON6_Bits',0,8,181,1,3
	.word	25458
	.byte	9
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,8,184,1,16,4,14
	.byte	'CPU1DIV',0,1
	.word	301
	.byte	6,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	160
	.byte	26,0,2,35,2,0,19
	.byte	'Ifx_SCU_CCUCON7_Bits',0,8,188,1,3
	.word	25558
	.byte	9
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,8,191,1,16,4,14
	.byte	'CPU2DIV',0,1
	.word	301
	.byte	6,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	160
	.byte	26,0,2,35,2,0,19
	.byte	'Ifx_SCU_CCUCON8_Bits',0,8,195,1,3
	.word	25658
	.byte	9
	.byte	'_Ifx_SCU_CHIPID_Bits',0,8,198,1,16,4,14
	.byte	'CHREV',0,1
	.word	301
	.byte	6,2,2,35,0,14
	.byte	'CHTEC',0,1
	.word	301
	.byte	2,0,2,35,0,14
	.byte	'CHID',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'EEA',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'UCODE',0,1
	.word	301
	.byte	7,0,2,35,2,14
	.byte	'FSIZE',0,1
	.word	301
	.byte	4,4,2,35,3,14
	.byte	'SP',0,1
	.word	301
	.byte	2,2,2,35,3,14
	.byte	'SEC',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_CHIPID_Bits',0,8,209,1,3
	.word	25758
	.byte	9
	.byte	'_Ifx_SCU_DTSCON_Bits',0,8,212,1,16,4,14
	.byte	'PWD',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'START',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	2,4,2,35,0,14
	.byte	'CAL',0,4
	.word	160
	.byte	22,6,2,35,2,14
	.byte	'reserved_26',0,1
	.word	301
	.byte	5,1,2,35,3,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_DTSCON_Bits',0,8,220,1,3
	.word	25966
	.byte	9
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,8,223,1,16,4,14
	.byte	'LOWER',0,2
	.word	11926
	.byte	10,6,2,35,0,14
	.byte	'reserved_10',0,1
	.word	301
	.byte	5,1,2,35,1,14
	.byte	'LLU',0,1
	.word	301
	.byte	1,0,2,35,1,14
	.byte	'UPPER',0,2
	.word	11926
	.byte	10,6,2,35,2,14
	.byte	'reserved_26',0,1
	.word	301
	.byte	4,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'UOF',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_DTSLIM_Bits',0,8,232,1,3
	.word	26131
	.byte	9
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,8,235,1,16,4,14
	.byte	'RESULT',0,2
	.word	11926
	.byte	10,6,2,35,0,14
	.byte	'reserved_10',0,1
	.word	301
	.byte	4,2,2,35,1,14
	.byte	'RDY',0,1
	.word	301
	.byte	1,1,2,35,1,14
	.byte	'BUSY',0,1
	.word	301
	.byte	1,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,8,242,1,3
	.word	26314
	.byte	9
	.byte	'_Ifx_SCU_EICR_Bits',0,8,245,1,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	4,4,2,35,0,14
	.byte	'EXIS0',0,1
	.word	301
	.byte	3,1,2,35,0,14
	.byte	'reserved_7',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'FEN0',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'REN0',0,1
	.word	301
	.byte	1,6,2,35,1,14
	.byte	'LDEN0',0,1
	.word	301
	.byte	1,5,2,35,1,14
	.byte	'EIEN0',0,1
	.word	301
	.byte	1,4,2,35,1,14
	.byte	'INP0',0,1
	.word	301
	.byte	3,1,2,35,1,14
	.byte	'reserved_15',0,4
	.word	160
	.byte	5,12,2,35,2,14
	.byte	'EXIS1',0,1
	.word	301
	.byte	3,1,2,35,2,14
	.byte	'reserved_23',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'FEN1',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'REN1',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'LDEN1',0,1
	.word	301
	.byte	1,5,2,35,3,14
	.byte	'EIEN1',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'INP1',0,1
	.word	301
	.byte	3,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EICR_Bits',0,8,136,2,3
	.word	26468
	.byte	9
	.byte	'_Ifx_SCU_EIFR_Bits',0,8,139,2,16,4,14
	.byte	'INTF0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'INTF1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'INTF2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'INTF3',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'INTF4',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'INTF5',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'INTF6',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'INTF7',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	160
	.byte	24,0,2,35,2,0,19
	.byte	'Ifx_SCU_EIFR_Bits',0,8,150,2,3
	.word	26832
	.byte	9
	.byte	'_Ifx_SCU_EMSR_Bits',0,8,153,2,16,4,14
	.byte	'POL',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'MODE',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'ENON',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'PSEL',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,2
	.word	11926
	.byte	12,0,2,35,0,14
	.byte	'EMSF',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'SEMSF',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'reserved_18',0,1
	.word	301
	.byte	6,0,2,35,2,14
	.byte	'EMSFM',0,1
	.word	301
	.byte	2,6,2,35,3,14
	.byte	'SEMSFM',0,1
	.word	301
	.byte	2,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	301
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_EMSR_Bits',0,8,166,2,3
	.word	27043
	.byte	9
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,8,169,2,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	7,1,2,35,0,14
	.byte	'EDCON',0,2
	.word	11926
	.byte	2,7,2,35,0,14
	.byte	'reserved_9',0,4
	.word	160
	.byte	23,0,2,35,2,0,19
	.byte	'Ifx_SCU_ESRCFG_Bits',0,8,174,2,3
	.word	27295
	.byte	9
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,8,177,2,16,4,14
	.byte	'ARI',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'ARC',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	160
	.byte	30,0,2,35,2,0,19
	.byte	'Ifx_SCU_ESROCFG_Bits',0,8,182,2,3
	.word	27413
	.byte	9
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,8,185,2,16,4,14
	.byte	'reserved_0',0,4
	.word	160
	.byte	28,4,2,35,2,14
	.byte	'EVR13OFF',0,1
	.word	301
	.byte	1,3,2,35,3,14
	.byte	'BPEVR13OFF',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVR13CON_Bits',0,8,192,2,3
	.word	27524
	.byte	9
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,8,195,2,16,4,14
	.byte	'reserved_0',0,4
	.word	160
	.byte	28,4,2,35,2,14
	.byte	'EVR33OFF',0,1
	.word	301
	.byte	1,3,2,35,3,14
	.byte	'BPEVR33OFF',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVR33CON_Bits',0,8,202,2,3
	.word	27687
	.byte	9
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,8,205,2,16,4,14
	.byte	'ADC13V',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'ADC33V',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'ADCSWDV',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'VAL',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,8,212,2,3
	.word	27850
	.byte	9
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,8,215,2,16,4,14
	.byte	'DVS13TRIM',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'DVS33TRIM',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'VAL',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,8,222,2,3
	.word	28008
	.byte	9
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,8,225,2,16,4,14
	.byte	'EVR13OVMOD',0,1
	.word	301
	.byte	2,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	2,4,2,35,0,14
	.byte	'EVR13UVMOD',0,1
	.word	301
	.byte	2,2,2,35,0,14
	.byte	'reserved_6',0,1
	.word	301
	.byte	2,0,2,35,0,14
	.byte	'EVR33OVMOD',0,1
	.word	301
	.byte	2,6,2,35,1,14
	.byte	'reserved_10',0,1
	.word	301
	.byte	2,4,2,35,1,14
	.byte	'EVR33UVMOD',0,1
	.word	301
	.byte	2,2,2,35,1,14
	.byte	'reserved_14',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'SWDOVMOD',0,1
	.word	301
	.byte	2,6,2,35,2,14
	.byte	'reserved_18',0,1
	.word	301
	.byte	2,4,2,35,2,14
	.byte	'SWDUVMOD',0,1
	.word	301
	.byte	2,2,2,35,2,14
	.byte	'reserved_22',0,2
	.word	11926
	.byte	8,2,2,35,2,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,8,241,2,3
	.word	28173
	.byte	9
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,8,244,2,16,4,14
	.byte	'EVR13OVVAL',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'EVR33OVVAL',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'SWDOVVAL',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	6,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVROVMON_Bits',0,8,252,2,3
	.word	28541
	.byte	9
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,8,255,2,16,4,14
	.byte	'RST13TRIM',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	160
	.byte	16,8,2,35,2,14
	.byte	'RST13OFF',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'BPRST13OFF',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'RST33OFF',0,1
	.word	301
	.byte	1,5,2,35,3,14
	.byte	'BPRST33OFF',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'RSTSWDOFF',0,1
	.word	301
	.byte	1,3,2,35,3,14
	.byte	'BPRSTSWDOFF',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,8,139,3,3
	.word	28720
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,8,142,3,16,4,14
	.byte	'SD5P',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'SD5I',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'SD5D',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,8,149,3,3
	.word	28985
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,8,152,3,16,4,14
	.byte	'SD33P',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'SD33I',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'SD33D',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,8,159,3,3
	.word	29138
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,8,162,3,16,4,14
	.byte	'CT5REG0',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'CT5REG1',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'CT5REG2',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,8,169,3,3
	.word	29294
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,8,172,3,16,4,14
	.byte	'CT5REG3',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'CT5REG4',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	15,1,2,35,2,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,8,178,3,3
	.word	29456
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,8,181,3,16,4,14
	.byte	'CT33REG0',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'CT33REG1',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'CT33REG2',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,8,188,3,3
	.word	29599
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,8,191,3,16,4,14
	.byte	'CT33REG3',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'CT33REG4',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	15,1,2,35,2,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,8,197,3,3
	.word	29764
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,8,200,3,16,4,14
	.byte	'SDFREQSPRD',0,2
	.word	11926
	.byte	16,0,2,35,0,14
	.byte	'SDFREQ',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'SDSTEP',0,1
	.word	301
	.byte	4,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	301
	.byte	2,2,2,35,3,14
	.byte	'SDSAMPLE',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,8,208,3,3
	.word	29909
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,8,211,3,16,4,14
	.byte	'DRVP',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'SDMINMAXDC',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'DRVN',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'SDLUT',0,1
	.word	301
	.byte	6,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,8,219,3,3
	.word	30090
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,8,222,3,16,4,14
	.byte	'SDPWMPRE',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'SDPID',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'SDVOKLVL',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,8,229,3,3
	.word	30264
	.byte	9
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,8,232,3,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'SYNCDIV',0,1
	.word	301
	.byte	3,5,2,35,1,14
	.byte	'reserved_11',0,4
	.word	160
	.byte	20,1,2,35,2,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,8,238,3,3
	.word	30424
	.byte	9
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,8,241,3,16,4,14
	.byte	'EVR13',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'OV13',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'EVR33',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'OV33',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'OVSWD',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'UV13',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'UV33',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'UVSWD',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'EXTPASS13',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'EXTPASS33',0,1
	.word	301
	.byte	1,6,2,35,1,14
	.byte	'BGPROK',0,1
	.word	301
	.byte	1,5,2,35,1,14
	.byte	'reserved_11',0,4
	.word	160
	.byte	21,0,2,35,2,0,19
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,8,255,3,3
	.word	30568
	.byte	9
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,8,130,4,16,4,14
	.byte	'EVR13TRIM',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'SDVOUTSEL',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	14,2,2,35,2,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,8,137,4,3
	.word	30842
	.byte	9
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,8,140,4,16,4,14
	.byte	'EVR13UVVAL',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'EVR33UVVAL',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'SWDUVVAL',0,1
	.word	301
	.byte	8,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	6,2,2,35,3,14
	.byte	'SLCK',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,8,148,4,3
	.word	30997
	.byte	9
	.byte	'_Ifx_SCU_EXTCON_Bits',0,8,151,4,16,4,14
	.byte	'EN0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'SEL0',0,1
	.word	301
	.byte	4,2,2,35,0,14
	.byte	'reserved_6',0,2
	.word	11926
	.byte	10,0,2,35,0,14
	.byte	'EN1',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'NSEL',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'SEL1',0,1
	.word	301
	.byte	4,2,2,35,2,14
	.byte	'reserved_22',0,1
	.word	301
	.byte	2,0,2,35,2,14
	.byte	'DIV1',0,1
	.word	301
	.byte	8,0,2,35,3,0,19
	.byte	'Ifx_SCU_EXTCON_Bits',0,8,162,4,3
	.word	31176
	.byte	9
	.byte	'_Ifx_SCU_FDR_Bits',0,8,165,4,16,4,14
	.byte	'STEP',0,2
	.word	11926
	.byte	10,6,2,35,0,14
	.byte	'reserved_10',0,1
	.word	301
	.byte	4,2,2,35,1,14
	.byte	'DM',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'RESULT',0,2
	.word	11926
	.byte	10,6,2,35,2,14
	.byte	'reserved_26',0,1
	.word	301
	.byte	5,1,2,35,3,14
	.byte	'DISCLK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_FDR_Bits',0,8,173,4,3
	.word	31394
	.byte	9
	.byte	'_Ifx_SCU_FMR_Bits',0,8,176,4,16,4,14
	.byte	'FS0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'FS1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'FS2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'FS3',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'FS4',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'FS5',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'FS6',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'FS7',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'FC0',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'FC1',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'FC2',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'FC3',0,1
	.word	301
	.byte	1,4,2,35,2,14
	.byte	'FC4',0,1
	.word	301
	.byte	1,3,2,35,2,14
	.byte	'FC5',0,1
	.word	301
	.byte	1,2,2,35,2,14
	.byte	'FC6',0,1
	.word	301
	.byte	1,1,2,35,2,14
	.byte	'FC7',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	8,0,2,35,3,0,19
	.byte	'Ifx_SCU_FMR_Bits',0,8,196,4,3
	.word	31557
	.byte	9
	.byte	'_Ifx_SCU_ID_Bits',0,8,199,4,16,4,14
	.byte	'MODREV',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'MODTYPE',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'MODNUMBER',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_ID_Bits',0,8,204,4,3
	.word	31893
	.byte	9
	.byte	'_Ifx_SCU_IGCR_Bits',0,8,207,4,16,4,14
	.byte	'IPEN00',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'IPEN01',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'IPEN02',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'IPEN03',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'IPEN04',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'IPEN05',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'IPEN06',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'IPEN07',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	301
	.byte	5,3,2,35,1,14
	.byte	'GEEN0',0,1
	.word	301
	.byte	1,2,2,35,1,14
	.byte	'IGP0',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'IPEN10',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'IPEN11',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'IPEN12',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'IPEN13',0,1
	.word	301
	.byte	1,4,2,35,2,14
	.byte	'IPEN14',0,1
	.word	301
	.byte	1,3,2,35,2,14
	.byte	'IPEN15',0,1
	.word	301
	.byte	1,2,2,35,2,14
	.byte	'IPEN16',0,1
	.word	301
	.byte	1,1,2,35,2,14
	.byte	'IPEN17',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	5,3,2,35,3,14
	.byte	'GEEN1',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'IGP1',0,1
	.word	301
	.byte	2,0,2,35,3,0,19
	.byte	'Ifx_SCU_IGCR_Bits',0,8,231,4,3
	.word	32000
	.byte	9
	.byte	'_Ifx_SCU_IN_Bits',0,8,234,4,16,4,14
	.byte	'P0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'P1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	160
	.byte	30,0,2,35,2,0,19
	.byte	'Ifx_SCU_IN_Bits',0,8,239,4,3
	.word	32452
	.byte	9
	.byte	'_Ifx_SCU_IOCR_Bits',0,8,242,4,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	4,4,2,35,0,14
	.byte	'PC0',0,1
	.word	301
	.byte	4,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	301
	.byte	4,4,2,35,1,14
	.byte	'PC1',0,1
	.word	301
	.byte	4,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_IOCR_Bits',0,8,249,4,3
	.word	32551
	.byte	9
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,8,252,4,16,4,14
	.byte	'LBISTREQ',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'LBISTREQP',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'PATTERNS',0,2
	.word	11926
	.byte	14,0,2,35,0,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,8,130,5,3
	.word	32701
	.byte	9
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,8,133,5,16,4,14
	.byte	'SEED',0,4
	.word	160
	.byte	23,9,2,35,2,14
	.byte	'reserved_23',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'SPLITSH',0,1
	.word	301
	.byte	3,5,2,35,3,14
	.byte	'BODY',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'LBISTFREQU',0,1
	.word	301
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,8,140,5,3
	.word	32850
	.byte	9
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,8,143,5,16,4,14
	.byte	'SIGNATURE',0,4
	.word	160
	.byte	24,8,2,35,2,14
	.byte	'reserved_24',0,1
	.word	301
	.byte	7,1,2,35,3,14
	.byte	'LBISTDONE',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,8,148,5,3
	.word	33011
	.byte	9
	.byte	'_Ifx_SCU_LCLCON_Bits',0,8,151,5,16,4,14
	.byte	'reserved_0',0,2
	.word	11926
	.byte	16,0,2,35,0,14
	.byte	'LS',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,2
	.word	11926
	.byte	14,1,2,35,2,14
	.byte	'LSEN',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_LCLCON_Bits',0,8,157,5,3
	.word	33141
	.byte	9
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,8,160,5,16,4,14
	.byte	'LCLT0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'LCLT1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	160
	.byte	30,0,2,35,2,0,19
	.byte	'Ifx_SCU_LCLTEST_Bits',0,8,165,5,3
	.word	33273
	.byte	9
	.byte	'_Ifx_SCU_MANID_Bits',0,8,168,5,16,4,14
	.byte	'DEPT',0,1
	.word	301
	.byte	5,3,2,35,0,14
	.byte	'MANUF',0,2
	.word	11926
	.byte	11,0,2,35,0,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_MANID_Bits',0,8,173,5,3
	.word	33388
	.byte	9
	.byte	'_Ifx_SCU_OMR_Bits',0,8,176,5,16,4,14
	.byte	'PS0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'PS1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,2
	.word	11926
	.byte	14,0,2,35,0,14
	.byte	'PCL0',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'PCL1',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'reserved_18',0,2
	.word	11926
	.byte	14,0,2,35,2,0,19
	.byte	'Ifx_SCU_OMR_Bits',0,8,184,5,3
	.word	33499
	.byte	9
	.byte	'_Ifx_SCU_OSCCON_Bits',0,8,187,5,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'PLLLV',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'OSCRES',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'GAINSEL',0,1
	.word	301
	.byte	2,3,2,35,0,14
	.byte	'MODE',0,1
	.word	301
	.byte	2,1,2,35,0,14
	.byte	'SHBY',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'PLLHV',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'reserved_9',0,1
	.word	301
	.byte	1,6,2,35,1,14
	.byte	'X1D',0,1
	.word	301
	.byte	1,5,2,35,1,14
	.byte	'X1DEN',0,1
	.word	301
	.byte	1,4,2,35,1,14
	.byte	'reserved_12',0,1
	.word	301
	.byte	4,0,2,35,1,14
	.byte	'OSCVAL',0,1
	.word	301
	.byte	5,3,2,35,2,14
	.byte	'reserved_21',0,1
	.word	301
	.byte	2,1,2,35,2,14
	.byte	'APREN',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'CAP0EN',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'CAP1EN',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'CAP2EN',0,1
	.word	301
	.byte	1,5,2,35,3,14
	.byte	'CAP3EN',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	301
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_OSCCON_Bits',0,8,208,5,3
	.word	33657
	.byte	9
	.byte	'_Ifx_SCU_OUT_Bits',0,8,211,5,16,4,14
	.byte	'P0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'P1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	160
	.byte	30,0,2,35,2,0,19
	.byte	'Ifx_SCU_OUT_Bits',0,8,216,5,3
	.word	34069
	.byte	9
	.byte	'_Ifx_SCU_OVCCON_Bits',0,8,219,5,16,4,14
	.byte	'CSEL0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'CSEL1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'CSEL2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,2
	.word	11926
	.byte	13,0,2,35,0,14
	.byte	'OVSTRT',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'OVSTP',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'DCINVAL',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	301
	.byte	5,0,2,35,2,14
	.byte	'OVCONF',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'POVCONF',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'reserved_26',0,1
	.word	301
	.byte	6,0,2,35,3,0,19
	.byte	'Ifx_SCU_OVCCON_Bits',0,8,232,5,3
	.word	34170
	.byte	9
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,8,235,5,16,4,14
	.byte	'OVEN0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'OVEN1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'OVEN2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,4
	.word	160
	.byte	29,0,2,35,2,0,19
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,8,241,5,3
	.word	34437
	.byte	9
	.byte	'_Ifx_SCU_PDISC_Bits',0,8,244,5,16,4,14
	.byte	'PDIS0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'PDIS1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	160
	.byte	30,0,2,35,2,0,19
	.byte	'Ifx_SCU_PDISC_Bits',0,8,249,5,3
	.word	34573
	.byte	9
	.byte	'_Ifx_SCU_PDR_Bits',0,8,252,5,16,4,14
	.byte	'PD0',0,1
	.word	301
	.byte	3,5,2,35,0,14
	.byte	'PL0',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'PD1',0,1
	.word	301
	.byte	3,1,2,35,0,14
	.byte	'PL1',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	160
	.byte	24,0,2,35,2,0,19
	.byte	'Ifx_SCU_PDR_Bits',0,8,131,6,3
	.word	34684
	.byte	9
	.byte	'_Ifx_SCU_PDRR_Bits',0,8,134,6,16,4,14
	.byte	'PDR0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'PDR1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'PDR2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'PDR3',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'PDR4',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'PDR5',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'PDR6',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'PDR7',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	160
	.byte	24,0,2,35,2,0,19
	.byte	'Ifx_SCU_PDRR_Bits',0,8,145,6,3
	.word	34817
	.byte	9
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,8,148,6,16,4,14
	.byte	'VCOBYP',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'VCOPWD',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'MODEN',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'SETFINDIS',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'CLRFINDIS',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'OSCDISCDIS',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'reserved_7',0,2
	.word	11926
	.byte	2,7,2,35,0,14
	.byte	'NDIV',0,1
	.word	301
	.byte	7,0,2,35,1,14
	.byte	'PLLPWD',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'RESLD',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	301
	.byte	5,0,2,35,2,14
	.byte	'PDIV',0,1
	.word	301
	.byte	4,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	301
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_PLLCON0_Bits',0,8,165,6,3
	.word	35020
	.byte	9
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,8,168,6,16,4,14
	.byte	'K2DIV',0,1
	.word	301
	.byte	7,1,2,35,0,14
	.byte	'reserved_7',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'K3DIV',0,1
	.word	301
	.byte	7,1,2,35,1,14
	.byte	'reserved_15',0,1
	.word	301
	.byte	1,0,2,35,1,14
	.byte	'K1DIV',0,1
	.word	301
	.byte	7,1,2,35,2,14
	.byte	'reserved_23',0,2
	.word	11926
	.byte	9,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLCON1_Bits',0,8,176,6,3
	.word	35376
	.byte	9
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,8,179,6,16,4,14
	.byte	'MODCFG',0,2
	.word	11926
	.byte	16,0,2,35,0,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLCON2_Bits',0,8,183,6,3
	.word	35554
	.byte	9
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,8,186,6,16,4,14
	.byte	'VCOBYP',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'VCOPWD',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	2,4,2,35,0,14
	.byte	'SETFINDIS',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'CLRFINDIS',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'OSCDISCDIS',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'reserved_7',0,2
	.word	11926
	.byte	2,7,2,35,0,14
	.byte	'NDIV',0,1
	.word	301
	.byte	5,2,2,35,1,14
	.byte	'reserved_14',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'PLLPWD',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'RESLD',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	301
	.byte	5,0,2,35,2,14
	.byte	'PDIV',0,1
	.word	301
	.byte	4,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	301
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,8,203,6,3
	.word	35654
	.byte	9
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,8,206,6,16,4,14
	.byte	'K2DIV',0,1
	.word	301
	.byte	7,1,2,35,0,14
	.byte	'reserved_7',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'K3DIV',0,1
	.word	301
	.byte	4,4,2,35,1,14
	.byte	'reserved_12',0,1
	.word	301
	.byte	4,0,2,35,1,14
	.byte	'K1DIV',0,1
	.word	301
	.byte	7,1,2,35,2,14
	.byte	'reserved_23',0,2
	.word	11926
	.byte	9,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,8,214,6,3
	.word	36024
	.byte	9
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,8,217,6,16,4,14
	.byte	'VCOBYST',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'PWDSTAT',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'VCOLOCK',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'FINDIS',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'K1RDY',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'K2RDY',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'reserved_6',0,4
	.word	160
	.byte	26,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,8,226,6,3
	.word	36210
	.byte	9
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,8,229,6,16,4,14
	.byte	'VCOBYST',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'VCOLOCK',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'FINDIS',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'K1RDY',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'K2RDY',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'reserved_6',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'MODRUN',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,4
	.word	160
	.byte	24,0,2,35,2,0,19
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,8,240,6,3
	.word	36408
	.byte	9
	.byte	'_Ifx_SCU_PMCSR_Bits',0,8,243,6,16,4,14
	.byte	'REQSLP',0,1
	.word	301
	.byte	2,6,2,35,0,14
	.byte	'SMUSLP',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'reserved_3',0,1
	.word	301
	.byte	5,0,2,35,0,14
	.byte	'PMST',0,1
	.word	301
	.byte	3,5,2,35,1,14
	.byte	'reserved_11',0,4
	.word	160
	.byte	21,0,2,35,2,0,19
	.byte	'Ifx_SCU_PMCSR_Bits',0,8,250,6,3
	.word	36641
	.byte	9
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,8,253,6,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'ESR1WKEN',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'PINAWKEN',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'PINBWKEN',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'ESR0DFEN',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'ESR0EDCON',0,1
	.word	301
	.byte	2,1,2,35,0,14
	.byte	'ESR1DFEN',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'ESR1EDCON',0,1
	.word	301
	.byte	2,6,2,35,1,14
	.byte	'PINADFEN',0,1
	.word	301
	.byte	1,5,2,35,1,14
	.byte	'PINAEDCON',0,1
	.word	301
	.byte	2,3,2,35,1,14
	.byte	'PINBDFEN',0,1
	.word	301
	.byte	1,2,2,35,1,14
	.byte	'PINBEDCON',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'reserved_16',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'STBYRAMSEL',0,1
	.word	301
	.byte	2,5,2,35,2,14
	.byte	'reserved_19',0,1
	.word	301
	.byte	2,3,2,35,2,14
	.byte	'TRISTEN',0,1
	.word	301
	.byte	1,2,2,35,2,14
	.byte	'TRISTREQ',0,1
	.word	301
	.byte	1,1,2,35,2,14
	.byte	'PORSTDF',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'PWRWKEN',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'DCDCSYNC',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'BLNKFIL',0,1
	.word	301
	.byte	3,3,2,35,3,14
	.byte	'ESR0TRIST',0,1
	.word	301
	.byte	1,2,2,35,3,14
	.byte	'reserved_30',0,1
	.word	301
	.byte	1,1,2,35,3,14
	.byte	'LCK',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,8,151,7,3
	.word	36793
	.byte	9
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,8,154,7,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'CPUIDLSEL',0,1
	.word	301
	.byte	3,5,2,35,1,14
	.byte	'reserved_11',0,1
	.word	301
	.byte	1,4,2,35,1,14
	.byte	'IRADIS',0,1
	.word	301
	.byte	1,3,2,35,1,14
	.byte	'reserved_13',0,4
	.word	160
	.byte	11,8,2,35,2,14
	.byte	'CPUSEL',0,1
	.word	301
	.byte	3,5,2,35,3,14
	.byte	'STBYEVEN',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'STBYEV',0,1
	.word	301
	.byte	3,1,2,35,3,14
	.byte	'reserved_31',0,1
	.word	301
	.byte	1,0,2,35,3,0,19
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,8,165,7,3
	.word	37341
	.byte	9
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,8,168,7,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	2,6,2,35,0,14
	.byte	'ESR1WKP',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'ESR1OVRUN',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'PINAWKP',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'PINAOVRUN',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'PINBWKP',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'PINBOVRUN',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'PWRWKP',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'PORSTDF',0,1
	.word	301
	.byte	1,6,2,35,1,14
	.byte	'HWCFGEVR',0,1
	.word	301
	.byte	3,3,2,35,1,14
	.byte	'STBYRAM',0,1
	.word	301
	.byte	2,1,2,35,1,14
	.byte	'TRIST',0,1
	.word	301
	.byte	1,0,2,35,1,14
	.byte	'reserved_16',0,1
	.word	301
	.byte	4,4,2,35,2,14
	.byte	'ESR1WKEN',0,1
	.word	301
	.byte	1,3,2,35,2,14
	.byte	'PINAWKEN',0,1
	.word	301
	.byte	1,2,2,35,2,14
	.byte	'PINBWKEN',0,1
	.word	301
	.byte	1,1,2,35,2,14
	.byte	'PWRWKEN',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'BLNKFIL',0,1
	.word	301
	.byte	3,5,2,35,3,14
	.byte	'ESR0TRIST',0,1
	.word	301
	.byte	1,4,2,35,3,14
	.byte	'reserved_28',0,1
	.word	301
	.byte	4,0,2,35,3,0,19
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,8,190,7,3
	.word	37586
	.byte	9
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,8,193,7,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	2,6,2,35,0,14
	.byte	'ESR1WKPCLR',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'ESR1OVRUNCLR',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'PINAWKPCLR',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'PINAOVRUNCLR',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'PINBWKPCLR',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'PINBOVRUNCLR',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'PWRWKPCLR',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'reserved_9',0,4
	.word	160
	.byte	23,0,2,35,2,0,19
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,8,204,7,3
	.word	38047
	.byte	9
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,8,207,7,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'CLRC',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,2
	.word	11926
	.byte	10,4,2,35,0,14
	.byte	'CSS0',0,1
	.word	301
	.byte	1,3,2,35,1,14
	.byte	'CSS1',0,1
	.word	301
	.byte	1,2,2,35,1,14
	.byte	'CSS2',0,1
	.word	301
	.byte	1,1,2,35,1,14
	.byte	'reserved_15',0,1
	.word	301
	.byte	1,0,2,35,1,14
	.byte	'USRINFO',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_RSTCON2_Bits',0,8,217,7,3
	.word	38317
	.byte	9
	.byte	'_Ifx_SCU_RSTCON_Bits',0,8,220,7,16,4,14
	.byte	'ESR0',0,1
	.word	301
	.byte	2,6,2,35,0,14
	.byte	'ESR1',0,1
	.word	301
	.byte	2,4,2,35,0,14
	.byte	'reserved_4',0,1
	.word	301
	.byte	2,2,2,35,0,14
	.byte	'SMU',0,1
	.word	301
	.byte	2,0,2,35,0,14
	.byte	'SW',0,1
	.word	301
	.byte	2,6,2,35,1,14
	.byte	'STM0',0,1
	.word	301
	.byte	2,4,2,35,1,14
	.byte	'STM1',0,1
	.word	301
	.byte	2,2,2,35,1,14
	.byte	'STM2',0,1
	.word	301
	.byte	2,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_RSTCON_Bits',0,8,231,7,3
	.word	38526
	.byte	9
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,8,234,7,16,4,14
	.byte	'ESR0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'ESR1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'SMU',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'SW',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'STM0',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'STM1',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'STM2',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'reserved_8',0,1
	.word	301
	.byte	8,0,2,35,1,14
	.byte	'PORST',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'reserved_17',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'CB0',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'CB1',0,1
	.word	301
	.byte	1,4,2,35,2,14
	.byte	'CB3',0,1
	.word	301
	.byte	1,3,2,35,2,14
	.byte	'reserved_21',0,1
	.word	301
	.byte	2,1,2,35,2,14
	.byte	'EVR13',0,1
	.word	301
	.byte	1,0,2,35,2,14
	.byte	'EVR33',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'SWD',0,1
	.word	301
	.byte	1,6,2,35,3,14
	.byte	'reserved_26',0,1
	.word	301
	.byte	2,4,2,35,3,14
	.byte	'STBYR',0,1
	.word	301
	.byte	1,3,2,35,3,14
	.byte	'reserved_29',0,1
	.word	301
	.byte	3,0,2,35,3,0,19
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,8,129,8,3
	.word	38737
	.byte	9
	.byte	'_Ifx_SCU_SAFECON_Bits',0,8,132,8,16,4,14
	.byte	'HBT',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,4
	.word	160
	.byte	31,0,2,35,2,0,19
	.byte	'Ifx_SCU_SAFECON_Bits',0,8,136,8,3
	.word	39169
	.byte	9
	.byte	'_Ifx_SCU_STSTAT_Bits',0,8,139,8,16,4,14
	.byte	'HWCFG',0,1
	.word	301
	.byte	8,0,2,35,0,14
	.byte	'FTM',0,1
	.word	301
	.byte	7,1,2,35,1,14
	.byte	'MODE',0,1
	.word	301
	.byte	1,0,2,35,1,14
	.byte	'reserved_16',0,1
	.word	301
	.byte	1,7,2,35,2,14
	.byte	'LUDIS',0,1
	.word	301
	.byte	1,6,2,35,2,14
	.byte	'reserved_18',0,1
	.word	301
	.byte	1,5,2,35,2,14
	.byte	'TRSTL',0,1
	.word	301
	.byte	1,4,2,35,2,14
	.byte	'SPDEN',0,1
	.word	301
	.byte	1,3,2,35,2,14
	.byte	'reserved_21',0,1
	.word	301
	.byte	3,0,2,35,2,14
	.byte	'RAMINT',0,1
	.word	301
	.byte	1,7,2,35,3,14
	.byte	'reserved_25',0,1
	.word	301
	.byte	7,0,2,35,3,0,19
	.byte	'Ifx_SCU_STSTAT_Bits',0,8,152,8,3
	.word	39265
	.byte	9
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,8,155,8,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'SWRSTREQ',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,4
	.word	160
	.byte	30,0,2,35,2,0,19
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,8,160,8,3
	.word	39531
	.byte	9
	.byte	'_Ifx_SCU_SYSCON_Bits',0,8,163,8,16,4,14
	.byte	'CCTRIG0',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'RAMINTM',0,1
	.word	301
	.byte	2,4,2,35,0,14
	.byte	'SETLUDIS',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'reserved_5',0,1
	.word	301
	.byte	3,0,2,35,0,14
	.byte	'DATM',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'reserved_9',0,4
	.word	160
	.byte	23,0,2,35,2,0,19
	.byte	'Ifx_SCU_SYSCON_Bits',0,8,172,8,3
	.word	39656
	.byte	9
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,8,175,8,16,4,14
	.byte	'ESR0T',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	160
	.byte	28,0,2,35,2,0,19
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,8,182,8,3
	.word	39853
	.byte	9
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,8,185,8,16,4,14
	.byte	'ESR0T',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	160
	.byte	28,0,2,35,2,0,19
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,8,192,8,3
	.word	40006
	.byte	9
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,8,195,8,16,4,14
	.byte	'ESR0T',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	160
	.byte	28,0,2,35,2,0,19
	.byte	'Ifx_SCU_TRAPSET_Bits',0,8,202,8,3
	.word	40159
	.byte	9
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,8,205,8,16,4,14
	.byte	'ESR0T',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'ESR1T',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'reserved_2',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'SMUT',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,4
	.word	160
	.byte	28,0,2,35,2,0,19
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,8,212,8,3
	.word	40312
	.byte	9
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,8,215,8,16,4,14
	.byte	'ENDINIT',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'LCK',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'PW',0,4
	.word	442
	.byte	14,16,2,35,0,14
	.byte	'REL',0,4
	.word	442
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,8,221,8,3
	.word	40467
	.byte	9
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,8,224,8,16,4,14
	.byte	'reserved_0',0,1
	.word	301
	.byte	2,6,2,35,0,14
	.byte	'IR0',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'DR',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'IR1',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'UR',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'PAR',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'TCR',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'TCTR',0,1
	.word	301
	.byte	7,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,8,236,8,3
	.word	40597
	.byte	9
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,8,239,8,16,4,14
	.byte	'AE',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'OE',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'IS0',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'DS',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'TO',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'IS1',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'US',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'PAS',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'TCS',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'TCT',0,1
	.word	301
	.byte	7,0,2,35,1,14
	.byte	'TIM',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,8,252,8,3
	.word	40835
	.byte	9
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,8,255,8,16,4,14
	.byte	'ENDINIT',0,4
	.word	442
	.byte	1,31,2,35,0,14
	.byte	'LCK',0,4
	.word	442
	.byte	1,30,2,35,0,14
	.byte	'PW',0,4
	.word	442
	.byte	14,16,2,35,0,14
	.byte	'REL',0,4
	.word	442
	.byte	16,0,2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,8,133,9,3
	.word	41058
	.byte	9
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,8,136,9,16,4,14
	.byte	'CLRIRF',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'reserved_1',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'IR0',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'DR',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'reserved_4',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'IR1',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'UR',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'PAR',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'TCR',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'TCTR',0,1
	.word	301
	.byte	7,0,2,35,1,14
	.byte	'reserved_16',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,8,149,9,3
	.word	41184
	.byte	9
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,8,152,9,16,4,14
	.byte	'AE',0,1
	.word	301
	.byte	1,7,2,35,0,14
	.byte	'OE',0,1
	.word	301
	.byte	1,6,2,35,0,14
	.byte	'IS0',0,1
	.word	301
	.byte	1,5,2,35,0,14
	.byte	'DS',0,1
	.word	301
	.byte	1,4,2,35,0,14
	.byte	'TO',0,1
	.word	301
	.byte	1,3,2,35,0,14
	.byte	'IS1',0,1
	.word	301
	.byte	1,2,2,35,0,14
	.byte	'US',0,1
	.word	301
	.byte	1,1,2,35,0,14
	.byte	'PAS',0,1
	.word	301
	.byte	1,0,2,35,0,14
	.byte	'TCS',0,1
	.word	301
	.byte	1,7,2,35,1,14
	.byte	'TCT',0,1
	.word	301
	.byte	7,0,2,35,1,14
	.byte	'TIM',0,2
	.word	11926
	.byte	16,0,2,35,2,0,19
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,8,165,9,3
	.word	41436
	.byte	13,8,173,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	23436
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_ACCEN0',0,8,178,9,3
	.word	41655
	.byte	13,8,181,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	23993
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_ACCEN1',0,8,186,9,3
	.word	41719
	.byte	13,8,189,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24070
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_ARSTDIS',0,8,194,9,3
	.word	41783
	.byte	13,8,197,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24206
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON0',0,8,202,9,3
	.word	41848
	.byte	13,8,205,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24486
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON1',0,8,210,9,3
	.word	41913
	.byte	13,8,213,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24724
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON2',0,8,218,9,3
	.word	41978
	.byte	13,8,221,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	24852
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON3',0,8,226,9,3
	.word	42043
	.byte	13,8,229,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25095
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON4',0,8,234,9,3
	.word	42108
	.byte	13,8,237,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25330
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON5',0,8,242,9,3
	.word	42173
	.byte	13,8,245,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25458
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON6',0,8,250,9,3
	.word	42238
	.byte	13,8,253,9,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25558
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON7',0,8,130,10,3
	.word	42303
	.byte	13,8,133,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25658
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CCUCON8',0,8,138,10,3
	.word	42368
	.byte	13,8,141,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25758
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_CHIPID',0,8,146,10,3
	.word	42433
	.byte	13,8,149,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	25966
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_DTSCON',0,8,154,10,3
	.word	42497
	.byte	13,8,157,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26131
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_DTSLIM',0,8,162,10,3
	.word	42561
	.byte	13,8,165,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26314
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_DTSSTAT',0,8,170,10,3
	.word	42625
	.byte	13,8,173,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26468
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EICR',0,8,178,10,3
	.word	42690
	.byte	13,8,181,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	26832
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EIFR',0,8,186,10,3
	.word	42752
	.byte	13,8,189,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27043
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EMSR',0,8,194,10,3
	.word	42814
	.byte	13,8,197,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27295
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_ESRCFG',0,8,202,10,3
	.word	42876
	.byte	13,8,205,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27413
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_ESROCFG',0,8,210,10,3
	.word	42940
	.byte	13,8,213,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27524
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVR13CON',0,8,218,10,3
	.word	43005
	.byte	13,8,221,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27687
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVR33CON',0,8,226,10,3
	.word	43071
	.byte	13,8,229,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	27850
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRADCSTAT',0,8,234,10,3
	.word	43137
	.byte	13,8,237,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28008
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRDVSTAT',0,8,242,10,3
	.word	43205
	.byte	13,8,245,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28173
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRMONCTRL',0,8,250,10,3
	.word	43272
	.byte	13,8,253,10,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28541
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVROVMON',0,8,130,11,3
	.word	43340
	.byte	13,8,133,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28720
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRRSTCON',0,8,138,11,3
	.word	43406
	.byte	13,8,141,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	28985
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,8,146,11,3
	.word	43473
	.byte	13,8,149,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29138
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,8,154,11,3
	.word	43542
	.byte	13,8,157,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29294
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,8,162,11,3
	.word	43611
	.byte	13,8,165,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29456
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,8,170,11,3
	.word	43680
	.byte	13,8,173,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29599
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,8,178,11,3
	.word	43749
	.byte	13,8,181,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29764
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,8,186,11,3
	.word	43818
	.byte	13,8,189,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	29909
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL1',0,8,194,11,3
	.word	43887
	.byte	13,8,197,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30090
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL2',0,8,202,11,3
	.word	43955
	.byte	13,8,205,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30264
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL3',0,8,210,11,3
	.word	44023
	.byte	13,8,213,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30424
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSDCTRL4',0,8,218,11,3
	.word	44091
	.byte	13,8,221,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30568
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRSTAT',0,8,226,11,3
	.word	44159
	.byte	13,8,229,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30842
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRTRIM',0,8,234,11,3
	.word	44224
	.byte	13,8,237,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	30997
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EVRUVMON',0,8,242,11,3
	.word	44289
	.byte	13,8,245,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31176
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_EXTCON',0,8,250,11,3
	.word	44355
	.byte	13,8,253,11,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31394
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_FDR',0,8,130,12,3
	.word	44419
	.byte	13,8,133,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31557
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_FMR',0,8,138,12,3
	.word	44480
	.byte	13,8,141,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	31893
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_ID',0,8,146,12,3
	.word	44541
	.byte	13,8,149,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32000
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_IGCR',0,8,154,12,3
	.word	44601
	.byte	13,8,157,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32452
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_IN',0,8,162,12,3
	.word	44663
	.byte	13,8,165,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32551
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_IOCR',0,8,170,12,3
	.word	44723
	.byte	13,8,173,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32701
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_LBISTCTRL0',0,8,178,12,3
	.word	44785
	.byte	13,8,181,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	32850
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_LBISTCTRL1',0,8,186,12,3
	.word	44853
	.byte	13,8,189,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33011
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_LBISTCTRL2',0,8,194,12,3
	.word	44921
	.byte	13,8,197,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33141
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_LCLCON',0,8,202,12,3
	.word	44989
	.byte	13,8,205,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33273
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_LCLTEST',0,8,210,12,3
	.word	45053
	.byte	13,8,213,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33388
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_MANID',0,8,218,12,3
	.word	45118
	.byte	13,8,221,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33499
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_OMR',0,8,226,12,3
	.word	45181
	.byte	13,8,229,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	33657
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_OSCCON',0,8,234,12,3
	.word	45242
	.byte	13,8,237,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	34069
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_OUT',0,8,242,12,3
	.word	45306
	.byte	13,8,245,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	34170
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_OVCCON',0,8,250,12,3
	.word	45367
	.byte	13,8,253,12,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	34437
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_OVCENABLE',0,8,130,13,3
	.word	45431
	.byte	13,8,133,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	34573
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PDISC',0,8,138,13,3
	.word	45498
	.byte	13,8,141,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	34684
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PDR',0,8,146,13,3
	.word	45561
	.byte	13,8,149,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	34817
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PDRR',0,8,154,13,3
	.word	45622
	.byte	13,8,157,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	35020
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PLLCON0',0,8,162,13,3
	.word	45684
	.byte	13,8,165,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	35376
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PLLCON1',0,8,170,13,3
	.word	45749
	.byte	13,8,173,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	35554
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PLLCON2',0,8,178,13,3
	.word	45814
	.byte	13,8,181,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	35654
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PLLERAYCON0',0,8,186,13,3
	.word	45879
	.byte	13,8,189,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	36024
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PLLERAYCON1',0,8,194,13,3
	.word	45948
	.byte	13,8,197,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	36210
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PLLERAYSTAT',0,8,202,13,3
	.word	46017
	.byte	13,8,205,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	36408
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PLLSTAT',0,8,210,13,3
	.word	46086
	.byte	13,8,213,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	36641
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PMCSR',0,8,218,13,3
	.word	46151
	.byte	13,8,221,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	36793
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PMSWCR0',0,8,226,13,3
	.word	46214
	.byte	13,8,229,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	37341
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PMSWCR1',0,8,234,13,3
	.word	46279
	.byte	13,8,237,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	37586
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PMSWSTAT',0,8,242,13,3
	.word	46344
	.byte	13,8,245,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	38047
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_PMSWSTATCLR',0,8,250,13,3
	.word	46410
	.byte	13,8,253,13,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	38526
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_RSTCON',0,8,130,14,3
	.word	46479
	.byte	13,8,133,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	38317
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_RSTCON2',0,8,138,14,3
	.word	46543
	.byte	13,8,141,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	38737
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_RSTSTAT',0,8,146,14,3
	.word	46608
	.byte	13,8,149,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	39169
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_SAFECON',0,8,154,14,3
	.word	46673
	.byte	13,8,157,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	39265
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_STSTAT',0,8,162,14,3
	.word	46738
	.byte	13,8,165,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	39531
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_SWRSTCON',0,8,170,14,3
	.word	46802
	.byte	13,8,173,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	39656
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_SYSCON',0,8,178,14,3
	.word	46868
	.byte	13,8,181,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	39853
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_TRAPCLR',0,8,186,14,3
	.word	46932
	.byte	13,8,189,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40006
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_TRAPDIS',0,8,194,14,3
	.word	46997
	.byte	13,8,197,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40159
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_TRAPSET',0,8,202,14,3
	.word	47062
	.byte	13,8,205,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40312
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_TRAPSTAT',0,8,210,14,3
	.word	47127
	.byte	13,8,213,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40467
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_CON0',0,8,218,14,3
	.word	47193
	.byte	13,8,221,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40597
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_CON1',0,8,226,14,3
	.word	47262
	.byte	13,8,229,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	40835
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_WDTCPU_SR',0,8,234,14,3
	.word	47331
	.byte	13,8,237,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41058
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_CON0',0,8,242,14,3
	.word	47398
	.byte	13,8,245,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41184
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_CON1',0,8,250,14,3
	.word	47465
	.byte	13,8,253,14,9,4,12
	.byte	'U',0,4
	.word	160
	.byte	2,35,0,12
	.byte	'I',0,4
	.word	238
	.byte	2,35,0,12
	.byte	'B',0,4
	.word	41436
	.byte	2,35,0,0,19
	.byte	'Ifx_SCU_WDTS_SR',0,8,130,15,3
	.word	47532
	.byte	9
	.byte	'_Ifx_SCU_WDTCPU',0,8,141,15,25,12,12
	.byte	'CON0',0,4
	.word	47193
	.byte	2,35,0,12
	.byte	'CON1',0,4
	.word	47262
	.byte	2,35,4,12
	.byte	'SR',0,4
	.word	47331
	.byte	2,35,8,0,3
	.word	47597
	.byte	19
	.byte	'Ifx_SCU_WDTCPU',0,8,146,15,3
	.word	47660
	.byte	9
	.byte	'_Ifx_SCU_WDTS',0,8,149,15,25,12,12
	.byte	'CON0',0,4
	.word	47398
	.byte	2,35,0,12
	.byte	'CON1',0,4
	.word	47465
	.byte	2,35,4,12
	.byte	'SR',0,4
	.word	47532
	.byte	2,35,8,0,3
	.word	47689
	.byte	19
	.byte	'Ifx_SCU_WDTS',0,8,154,15,3
	.word	47750
.L204:
	.byte	10,12
	.word	318
	.byte	11,2,0,10,12
	.word	11901
	.byte	11,2,0
.L205:
	.byte	21
	.word	47786
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L69:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,36,0,3,8,11,15,62,15,0,0,3,53,0,73,19,0,0,4,46,1,3,8,73
	.byte	19,54,15,39,12,63,12,60,12,0,0,5,15,0,73,19,0,0,6,5,0,3,8,73,19,0,0,7,5,0,73,19,0,0,8,46,0,3,8,54,15,39
	.byte	12,63,12,60,12,0,0,9,19,1,3,8,58,15,59,15,57,15,11,15,0,0,10,1,1,11,15,73,19,0,0,11,33,0,47,15,0,0,12
	.byte	13,0,3,8,11,15,73,19,56,9,0,0,13,23,1,58,15,59,15,57,15,11,15,0,0,14,13,0,3,8,11,15,73,19,13,15,12,15
	.byte	56,9,0,0,15,46,0,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,16,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,60,12,0,0,17,5,0,3,8,58,15,59,15,57,15,73,19,0,0,18,59,0,3,8,0,0,19,22,0,3,8,58,15,59,15,57
	.byte	15,73,19,0,0,20,21,0,54,15,0,0,21,38,0,73,19,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L70:
	.word	.L249-.L248
.L248:
	.half	3
	.word	.L251-.L250
.L250:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc\\TC27xC',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\tricore_general\\ssc\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\tricore\\inc',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\BSW\\mcal_base\\general\\inc',0,0
	.byte	'IfxCpu_regdef.h',0,1,0,0
	.byte	'Mcal_WdgLib.h',0,2,0,0
	.byte	'Mcal.h',0,2,0,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0
	.byte	'Platform_Types.h',0,3,0,0
	.byte	'Std_Types.h',0,4,0,0
	.byte	'IfxSrc_regdef.h',0,1,0,0
	.byte	'IfxScu_regdef.h',0,1,0,0,0
.L251:
.L249:
	.sdecl	'.debug_info',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_info'
.L71:
	.word	236
	.half	3
	.word	.L72
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L74,.L73
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_GetCoreId',0,1,238,1,7
	.word	.L146
	.byte	1,1,1
	.word	.L42,.L147,.L41
	.byte	4
	.word	.L42,.L147
	.byte	5
	.byte	'RetVal',0,1,240,1,9
	.word	.L146,.L148
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_abbrev'
.L72:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_line'
.L73:
	.word	.L253-.L252
.L252:
	.half	3
	.word	.L255-.L254
.L254:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L255:
	.byte	5,19,7,0,5,2
	.word	.L42
	.byte	3,241,1,1,5,12,9
	.half	.L256-.L42
	.byte	1,5,3,9
	.half	.L206-.L256
	.byte	3,1,1,5,1,9
	.half	.L2-.L206
	.byte	3,1,1,7,9
	.half	.L75-.L2
	.byte	0,1,1
.L253:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_ranges'
.L74:
	.word	-1,.L42,0,.L75-.L42,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_info'
.L76:
	.word	291
	.half	3
	.word	.L77
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L79,.L78
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_GetDsprReMapAddress',0,1,137,2,8
	.word	.L149
	.byte	1,1,1
	.word	.L44,.L150,.L43
	.byte	4
	.byte	'Address',0,1,137,2,40
	.word	.L149,.L151
	.byte	5
	.word	.L44,.L150
	.byte	6
	.byte	'RetAddress',0,1,139,2,10
	.word	.L149,.L152
	.byte	6
	.byte	'CoreId',0,1,140,2,10
	.word	.L146,.L153
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_abbrev'
.L77:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_line'
.L78:
	.word	.L258-.L257
.L257:
	.half	3
	.word	.L260-.L259
.L259:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L260:
	.byte	5,8,7,0,5,2
	.word	.L44
	.byte	3,136,2,1,5,16,9
	.half	.L208-.L44
	.byte	3,9,1,5,44,9
	.half	.L261-.L208
	.byte	1,5,3,9
	.half	.L262-.L261
	.byte	1,5,28,7,9
	.half	.L263-.L262
	.byte	3,2,1,5,12,9
	.half	.L207-.L263
	.byte	3,13,1,9
	.half	.L264-.L207
	.byte	3,8,1,5,21,9
	.half	.L4-.L264
	.byte	3,121,1,5,50,9
	.half	.L265-.L4
	.byte	1,5,8,9
	.half	.L266-.L265
	.byte	1,5,33,7,9
	.half	.L267-.L266
	.byte	3,2,1,5,57,9
	.half	.L268-.L267
	.byte	1,5,8,9
	.half	.L7-.L268
	.byte	3,3,1,5,22,9
	.half	.L5-.L7
	.byte	3,4,1,5,51,9
	.half	.L269-.L5
	.byte	1,5,9,9
	.half	.L270-.L269
	.byte	1,5,34,7,9
	.half	.L271-.L270
	.byte	3,2,1,5,58,9
	.half	.L272-.L271
	.byte	1,5,9,9
	.half	.L9-.L272
	.byte	3,5,1,5,22,9
	.half	.L6-.L9
	.byte	3,4,1,5,51,9
	.half	.L273-.L6
	.byte	1,5,9,9
	.half	.L274-.L273
	.byte	1,5,33,7,9
	.half	.L275-.L274
	.byte	3,2,1,5,25,9
	.half	.L209-.L275
	.byte	3,1,1,5,57,9
	.half	.L210-.L209
	.byte	3,127,1,5,9,9
	.half	.L11-.L210
	.byte	3,5,1,5,3,9
	.half	.L3-.L11
	.byte	3,3,1,5,1,9
	.half	.L13-.L3
	.byte	3,1,1,7,9
	.half	.L80-.L13
	.byte	0,1,1
.L258:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_ranges'
.L79:
	.word	-1,.L44,0,.L80-.L44,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_StartCore')
	.sect	'.debug_info'
.L81:
	.word	295
	.half	3
	.word	.L82
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L84,.L83
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_StartCore',0,1,149,3,6,1,1,1
	.word	.L50,.L154,.L49
	.byte	4
	.byte	'CpuNo',0,1,149,3,28
	.word	.L146,.L155
	.byte	4
	.byte	'Pcval',0,1,149,3,42
	.word	.L149,.L156
	.byte	5
	.word	.L50,.L154
	.byte	6
	.byte	'CpuBase',0,1,151,3,12
	.word	.L157,.L158
	.byte	6
	.byte	'DbgsrValue',0,1,152,3,26
	.word	.L159,.L160
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_StartCore')
	.sect	'.debug_abbrev'
.L82:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_StartCore')
	.sect	'.debug_line'
.L83:
	.word	.L277-.L276
.L276:
	.half	3
	.word	.L279-.L278
.L278:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L279:
	.byte	5,6,7,0,5,2
	.word	.L50
	.byte	3,148,3,1,5,3,9
	.half	.L219-.L50
	.byte	3,5,1,5,34,7,9
	.half	.L280-.L219
	.byte	3,2,1,5,13,9
	.half	.L216-.L280
	.byte	1,5,27,9
	.half	.L221-.L216
	.byte	3,3,1,5,34,9
	.half	.L220-.L221
	.byte	3,3,1,5,18,9
	.half	.L218-.L220
	.byte	1,5,17,9
	.half	.L281-.L218
	.byte	3,1,1,5,23,9
	.half	.L282-.L281
	.byte	1,5,34,9
	.half	.L283-.L282
	.byte	3,1,1,5,22,9
	.half	.L284-.L283
	.byte	1,5,1,9
	.half	.L16-.L284
	.byte	3,2,1,7,9
	.half	.L85-.L16
	.byte	0,1,1
.L277:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_StartCore')
	.sect	'.debug_ranges'
.L84:
	.word	-1,.L50,0,.L85-.L50,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_info'
.L86:
	.word	279
	.half	3
	.word	.L87
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L89,.L88
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_SetCpuPC',0,1,243,2,6,1,1,1
	.word	.L48,.L161,.L47
	.byte	4
	.byte	'CpuNo',0,1,243,2,27
	.word	.L146,.L162
	.byte	4
	.byte	'ProgramCounter',0,1,243,2,41
	.word	.L149,.L163
	.byte	5
	.word	.L48,.L161
	.byte	6
	.byte	'CpuBase',0,1,245,2,12
	.word	.L157,.L164
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_abbrev'
.L87:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_line'
.L88:
	.word	.L286-.L285
.L285:
	.half	3
	.word	.L288-.L287
.L287:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L288:
	.byte	5,6,7,0,5,2
	.word	.L48
	.byte	3,242,2,1,5,3,9
	.half	.L214-.L48
	.byte	3,4,1,5,34,7,9
	.half	.L289-.L214
	.byte	3,3,1,5,19,9
	.half	.L213-.L289
	.byte	3,2,1,5,1,9
	.half	.L15-.L213
	.byte	3,2,1,7,9
	.half	.L90-.L15
	.byte	0,1,1
.L286:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_ranges'
.L89:
	.word	-1,.L48,0,.L90-.L48,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_LockResource')
	.sect	'.debug_info'
.L91:
	.word	264
	.half	3
	.word	.L92
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L94,.L93
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_LockResource',0,1,193,3,8
	.word	.L149
	.byte	1,1,1
	.word	.L52,.L165,.L51
	.byte	4
	.byte	'ResourcePtr',0,1,193,3,34
	.word	.L166,.L167
	.byte	5
	.word	.L52,.L165
	.byte	6
	.byte	'RetVal',0,1,199,3,10
	.word	.L149,.L168
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_LockResource')
	.sect	'.debug_abbrev'
.L92:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_LockResource')
	.sect	'.debug_line'
.L93:
	.word	.L291-.L290
.L290:
	.half	3
	.word	.L293-.L292
.L292:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L293:
	.byte	5,10,7,0,5,2
	.word	.L52
	.byte	3,200,3,1,5,3,9
	.half	.L222-.L52
	.byte	3,2,1,5,22,7,9
	.half	.L294-.L222
	.byte	3,2,1,5,3,9
	.half	.L17-.L294
	.byte	3,4,1,5,1,9
	.half	.L18-.L17
	.byte	3,1,1,7,9
	.half	.L95-.L18
	.byte	0,1,1
.L291:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_LockResource')
	.sect	'.debug_ranges'
.L94:
	.word	-1,.L52,0,.L95-.L52,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_info'
.L96:
	.word	241
	.half	3
	.word	.L97
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L99,.L98
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_UnlockResource',0,1,230,3,7,1,1,1
	.word	.L54,.L169,.L53
	.byte	4
	.byte	'ResourcePtr',0,1,230,3,35
	.word	.L166,.L170
	.byte	5
	.word	.L54,.L169
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_abbrev'
.L97:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_line'
.L98:
	.word	.L296-.L295
.L295:
	.half	3
	.word	.L298-.L297
.L297:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L298:
	.byte	5,3,7,0,5,2
	.word	.L54
	.byte	3,231,3,1,5,20,7,9
	.half	.L299-.L54
	.byte	3,5,1,5,18,9
	.half	.L300-.L299
	.byte	1,5,1,9
	.half	.L19-.L300
	.byte	3,2,1,7,9
	.half	.L100-.L19
	.byte	0,1,1
.L296:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_ranges'
.L99:
	.word	-1,.L54,0,.L100-.L54,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_info'
.L101:
	.word	308
	.half	3
	.word	.L102
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L104,.L103
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_GetSpinLock',0,1,136,4,16
	.word	.L146
	.byte	1,1,1
	.word	.L56,.L171,.L55
	.byte	4
	.byte	'SpinLckPtr',0,1,136,4,41
	.word	.L166,.L172
	.byte	4
	.byte	'Timeout',0,1,136,4,59
	.word	.L149,.L173
	.byte	5
	.word	.L56,.L171
	.byte	6
	.byte	'RetVal',0,1,138,4,18
	.word	.L146,.L174
	.byte	6
	.byte	'SpinLockVal',0,1,139,4,10
	.word	.L149,.L175
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_abbrev'
.L102:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_line'
.L103:
	.word	.L302-.L301
.L301:
	.half	3
	.word	.L304-.L303
.L303:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L304:
	.byte	5,10,7,0,5,2
	.word	.L56
	.byte	3,140,4,1,5,3,9
	.half	.L223-.L56
	.byte	3,2,1,5,19,7,9
	.half	.L21-.L223
	.byte	3,5,1,5,11,9
	.half	.L224-.L21
	.byte	3,2,1,5,7,9
	.half	.L305-.L224
	.byte	3,3,1,5,16,7,9
	.half	.L306-.L305
	.byte	3,2,1,5,22,9
	.half	.L307-.L306
	.byte	1,5,16,9
	.half	.L22-.L307
	.byte	3,4,1,5,13,9
	.half	.L23-.L22
	.byte	3,3,1,5,46,7,9
	.half	.L308-.L23
	.byte	1,5,3,7,9
	.half	.L20-.L308
	.byte	3,3,1,5,1,9
	.half	.L25-.L20
	.byte	3,1,1,7,9
	.half	.L105-.L25
	.byte	0,1,1
.L302:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_ranges'
.L104:
	.word	-1,.L56,0,.L105-.L56,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_info'
.L106:
	.word	241
	.half	3
	.word	.L107
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L109,.L108
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_ReleaseSpinLock',0,1,191,4,6,1,1,1
	.word	.L58,.L176,.L57
	.byte	4
	.byte	'SpinLckPtr',0,1,191,4,35
	.word	.L166,.L177
	.byte	5
	.word	.L58,.L176
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_abbrev'
.L107:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_line'
.L108:
	.word	.L310-.L309
.L309:
	.half	3
	.word	.L312-.L311
.L311:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L312:
	.byte	5,3,7,0,5,2
	.word	.L58
	.byte	3,192,4,1,5,19,7,9
	.half	.L313-.L58
	.byte	3,3,1,5,17,9
	.half	.L314-.L313
	.byte	1,5,1,9
	.half	.L26-.L314
	.byte	3,2,1,7,9
	.half	.L110-.L26
	.byte	0,1,1
.L310:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_ranges'
.L109:
	.word	-1,.L58,0,.L110-.L58,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_info'
.L111:
	.word	291
	.half	3
	.word	.L112
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L114,.L113
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_SuspendAllInterrupts',0,1,221,4,6,1,1,1
	.word	.L60,.L178,.L59
	.byte	4
	.word	.L60,.L178
	.byte	5
	.byte	'CoreID',0,1,224,4,10
	.word	.L149,.L179
	.byte	5
	.byte	'ICRState',0,1,225,4,10
	.word	.L149,.L180
	.byte	5
	.byte	'ICRStateRedn',0,1,226,4,10
	.word	.L149,.L181
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_abbrev'
.L112:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_line'
.L113:
	.word	.L316-.L315
.L315:
	.half	3
	.word	.L318-.L317
.L317:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L318:
	.byte	5,20,7,0,5,2
	.word	.L60
	.byte	3,231,4,1,5,29,9
	.half	.L225-.L60
	.byte	3,2,1,5,6,9
	.half	.L319-.L225
	.byte	1,5,28,9
	.half	.L320-.L319
	.byte	1,5,3,9
	.half	.L321-.L320
	.byte	1,5,24,7,9
	.half	.L322-.L321
	.byte	3,2,1,5,29,9
	.half	.L227-.L322
	.byte	3,2,1,5,5,9
	.half	.L323-.L227
	.byte	3,3,1,5,24,9
	.half	.L324-.L323
	.byte	3,3,1,5,5,9
	.half	.L325-.L324
	.byte	1,5,23,9
	.half	.L326-.L325
	.byte	1,5,32,9
	.half	.L327-.L326
	.byte	1,5,28,9
	.half	.L328-.L327
	.byte	3,1,1,5,5,9
	.half	.L329-.L328
	.byte	1,5,27,9
	.half	.L330-.L329
	.byte	1,5,36,9
	.half	.L331-.L330
	.byte	1,5,26,9
	.half	.L27-.L331
	.byte	3,3,1,5,3,9
	.half	.L332-.L27
	.byte	1,5,25,9
	.half	.L333-.L332
	.byte	1,5,26,9
	.half	.L334-.L333
	.byte	1,5,3,9
	.half	.L335-.L334
	.byte	1,5,25,9
	.half	.L336-.L335
	.byte	1,5,33,9
	.half	.L337-.L336
	.byte	1,5,30,9
	.half	.L338-.L337
	.byte	3,1,1,5,3,9
	.half	.L339-.L338
	.byte	1,5,29,9
	.half	.L340-.L339
	.byte	1,5,30,9
	.half	.L341-.L340
	.byte	1,5,3,9
	.half	.L342-.L341
	.byte	1,5,29,9
	.half	.L343-.L342
	.byte	1,5,37,9
	.half	.L344-.L343
	.byte	1,5,29,9
	.half	.L345-.L344
	.byte	3,6,1,5,6,9
	.half	.L346-.L345
	.byte	1,5,28,9
	.half	.L347-.L346
	.byte	1,5,69,9
	.half	.L348-.L347
	.byte	1,5,42,9
	.half	.L226-.L348
	.byte	1,5,68,9
	.half	.L349-.L226
	.byte	1,5,41,9
	.half	.L350-.L349
	.byte	1,5,3,9
	.half	.L351-.L350
	.byte	1,5,28,7,9
	.half	.L352-.L351
	.byte	3,2,1,5,1,9
	.half	.L28-.L352
	.byte	3,3,1,7,9
	.half	.L115-.L28
	.byte	0,1,1
.L316:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_ranges'
.L114:
	.word	-1,.L60,0,.L115-.L60,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_info'
.L116:
	.word	360
	.half	3
	.word	.L117
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L119,.L118
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_ResumeAllInterrupts',0,1,155,5,6,1,1,1
	.word	.L62,.L182,.L61
	.byte	4
	.word	.L62,.L182
	.byte	5
	.byte	'CoreID',0,1,158,5,10
	.word	.L149,.L183
	.byte	5
	.byte	'IntDisableCntr',0,1,159,5,10
	.word	.L149,.L184
	.byte	5
	.byte	'IntDisableCntrRedn',0,1,160,5,10
	.word	.L149,.L185
	.byte	5
	.byte	'SavedIntState',0,1,161,5,10
	.word	.L149,.L186
	.byte	5
	.byte	'SavedIntStateRedn',0,1,162,5,10
	.word	.L149,.L187
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_abbrev'
.L117:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_line'
.L118:
	.word	.L354-.L353
.L353:
	.half	3
	.word	.L356-.L355
.L355:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L356:
	.byte	5,20,7,0,5,2
	.word	.L62
	.byte	3,167,5,1,5,43,9
	.half	.L229-.L62
	.byte	3,3,1,5,20,9
	.half	.L357-.L229
	.byte	1,5,42,9
	.half	.L358-.L357
	.byte	1,5,51,9
	.half	.L231-.L358
	.byte	3,1,1,5,24,9
	.half	.L359-.L231
	.byte	1,5,50,9
	.half	.L360-.L359
	.byte	1,5,38,9
	.half	.L232-.L360
	.byte	3,1,1,5,19,9
	.half	.L361-.L232
	.byte	1,5,37,9
	.half	.L362-.L361
	.byte	1,5,46,9
	.half	.L233-.L362
	.byte	3,1,1,5,23,9
	.half	.L363-.L233
	.byte	1,5,45,9
	.half	.L364-.L363
	.byte	1,5,26,9
	.half	.L234-.L364
	.byte	3,5,1,5,6,9
	.half	.L365-.L234
	.byte	1,5,25,7,9
	.half	.L366-.L365
	.byte	3,1,1,5,21,9
	.half	.L235-.L366
	.byte	1,5,28,7,9
	.half	.L29-.L235
	.byte	3,2,1,5,3,9
	.half	.L30-.L29
	.byte	3,3,1,5,19,7,9
	.half	.L367-.L30
	.byte	3,2,1,5,23,9
	.half	.L368-.L367
	.byte	3,1,1,5,26,9
	.half	.L31-.L368
	.byte	3,3,1,5,3,9
	.half	.L369-.L31
	.byte	1,5,25,9
	.half	.L370-.L369
	.byte	1,5,34,9
	.half	.L371-.L370
	.byte	1,5,30,9
	.half	.L372-.L371
	.byte	3,1,1,5,3,9
	.half	.L230-.L372
	.byte	1,5,29,9
	.half	.L373-.L230
	.byte	1,5,38,9
	.half	.L374-.L373
	.byte	1,5,3,9
	.half	.L375-.L374
	.byte	3,3,1,5,5,7,9
	.half	.L376-.L375
	.byte	3,2,1,5,7,7,9
	.half	.L377-.L376
	.byte	3,4,1,5,1,9
	.half	.L32-.L377
	.byte	3,4,1,7,9
	.half	.L120-.L32
	.byte	0,1,1
.L354:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_ranges'
.L119:
	.word	-1,.L62,0,.L120-.L62,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SetRegValSV')
	.sect	'.debug_info'
.L121:
	.word	310
	.half	3
	.word	.L122
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L124,.L123
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_SetRegValSV',0,1,149,6,20,1,1,1
	.word	.L66,.L188,.L65
	.byte	4
	.byte	'Address',0,1,149,6,55
	.word	.L189,.L190
	.byte	4
	.byte	'SetMask',0,1,150,6,10
	.word	.L149,.L191
	.byte	4
	.byte	'ClearMask',0,1,150,6,26
	.word	.L149,.L192
	.byte	4
	.byte	'InitProtectionType',0,1,150,6,43
	.word	.L146,.L193
	.byte	5
	.word	.L66,.L188
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SetRegValSV')
	.sect	'.debug_abbrev'
.L122:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_SetRegValSV')
	.sect	'.debug_line'
.L123:
	.word	.L379-.L378
.L378:
	.half	3
	.word	.L381-.L380
.L380:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L381:
	.byte	5,20,7,0,5,2
	.word	.L66
	.byte	3,148,6,1,5,5,9
	.half	.L242-.L66
	.byte	3,5,1,5,29,7,9
	.half	.L382-.L242
	.byte	3,2,1,5,50,9
	.half	.L383-.L382
	.byte	1,5,39,9
	.half	.L243-.L383
	.byte	1,5,63,9
	.half	.L384-.L243
	.byte	1,5,16,9
	.half	.L385-.L384
	.byte	1,5,75,9
	.half	.L386-.L385
	.byte	1,5,10,9
	.half	.L35-.L386
	.byte	3,2,1,5,24,7,9
	.half	.L387-.L35
	.byte	3,2,1,5,29,9
	.half	.L238-.L387
	.byte	3,2,1,5,50,9
	.half	.L388-.L238
	.byte	1,5,39,9
	.half	.L244-.L388
	.byte	1,5,63,9
	.half	.L389-.L244
	.byte	1,5,16,9
	.half	.L390-.L389
	.byte	1,5,22,9
	.half	.L391-.L390
	.byte	3,2,1,5,26,9
	.half	.L392-.L391
	.byte	3,124,1,5,10,9
	.half	.L37-.L392
	.byte	3,6,1,5,37,7,9
	.half	.L393-.L37
	.byte	3,2,1,5,29,9
	.half	.L245-.L393
	.byte	3,2,1,5,50,9
	.half	.L394-.L245
	.byte	1,5,39,9
	.half	.L246-.L394
	.byte	1,5,63,9
	.half	.L395-.L246
	.byte	1,5,16,9
	.half	.L241-.L395
	.byte	1,5,34,9
	.half	.L396-.L241
	.byte	3,2,1,5,64,9
	.half	.L397-.L396
	.byte	3,124,1,5,1,9
	.half	.L36-.L397
	.byte	3,40,1,7,9
	.half	.L125-.L36
	.byte	0,1,1
.L379:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_SetRegValSV')
	.sect	'.debug_ranges'
.L124:
	.word	-1,.L66,0,.L125-.L66,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_UpdateRegSV')
	.sect	'.debug_info'
.L126:
	.word	328
	.half	3
	.word	.L127
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L129,.L128
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_UpdateRegSV',0,1,237,5,20,1,1,1
	.word	.L64,.L194,.L63
	.byte	4
	.byte	'Address',0,1,237,5,55
	.word	.L189,.L195
	.byte	4
	.byte	'SetMask',0,1,238,5,14
	.word	.L149,.L196
	.byte	4
	.byte	'ClearMask',0,1,238,5,30
	.word	.L149,.L197
	.byte	4
	.byte	'InitProtectionType',0,1,238,5,47
	.word	.L146,.L198
	.byte	4
	.byte	'Area',0,1,238,5,74
	.word	.L199,.L200
	.byte	5
	.word	.L64,.L194
	.byte	0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_UpdateRegSV')
	.sect	'.debug_abbrev'
.L127:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_UpdateRegSV')
	.sect	'.debug_line'
.L128:
	.word	.L399-.L398
.L398:
	.half	3
	.word	.L401-.L400
.L400:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L401:
	.byte	5,20,7,0,5,2
	.word	.L64
	.byte	3,236,5,1,5,55,9
	.half	.L237-.L64
	.byte	3,6,1,5,5,9
	.half	.L236-.L237
	.byte	3,1,1,5,1,7,9
	.half	.L34-.L236
	.byte	3,2,1,7,9
	.half	.L130-.L34
	.byte	0,1,1
.L399:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_UpdateRegSV')
	.sect	'.debug_ranges'
.L129:
	.word	-1,.L64,0,.L130-.L64,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_info'
.L131:
	.word	258
	.half	3
	.word	.L132
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1
	.word	.L134,.L133
	.byte	2
	.word	.L67
	.byte	3
	.byte	'Mcal_GetCpuAddress',0,1,213,2,17
	.word	.L157
	.byte	1,1
	.word	.L46,.L201,.L45
	.byte	4
	.byte	'CpuId',0,1,213,2,42
	.word	.L146,.L202
	.byte	5
	.word	.L46,.L201
	.byte	6
	.byte	'module',0,1,215,2,12
	.word	.L157,.L203
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_abbrev'
.L132:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_line'
.L133:
	.word	.L403-.L402
.L402:
	.half	3
	.word	.L405-.L404
.L404:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0,0,0,0,0
.L405:
	.byte	5,12,7,0,5,2
	.word	.L46
	.byte	3,217,2,1,5,30,9
	.half	.L406-.L46
	.byte	1,5,3,9
	.half	.L212-.L406
	.byte	3,2,1,5,1,9
	.half	.L14-.L212
	.byte	3,1,1,7,9
	.half	.L135-.L14
	.byte	0,1,1
.L403:
	.sdecl	'.debug_ranges',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_ranges'
.L134:
	.word	-1,.L46,0,.L135-.L46,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SavedIntState')
	.sect	'.debug_info'
.L136:
	.word	191
	.half	3
	.word	.L137
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L67
	.byte	3
	.byte	'Mcal_SavedIntState',0,4,105,15
	.word	.L204
	.byte	5,3
	.word	Mcal_SavedIntState
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SavedIntState')
	.sect	'.debug_abbrev'
.L137:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_IntDisableCounter')
	.sect	'.debug_info'
.L138:
	.word	195
	.half	3
	.word	.L139
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L67
	.byte	3
	.byte	'Mcal_IntDisableCounter',0,4,106,15
	.word	.L204
	.byte	5,3
	.word	Mcal_IntDisableCounter
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_IntDisableCounter')
	.sect	'.debug_abbrev'
.L139:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_SavedIntStateRedn')
	.sect	'.debug_info'
.L140:
	.word	195
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L67
	.byte	3
	.byte	'Mcal_SavedIntStateRedn',0,4,107,15
	.word	.L204
	.byte	5,3
	.word	Mcal_SavedIntStateRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_SavedIntStateRedn')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_IntDisableCounterRedn')
	.sect	'.debug_info'
.L142:
	.word	199
	.half	3
	.word	.L143
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L67
	.byte	3
	.byte	'Mcal_IntDisableCounterRedn',0,4,110,15
	.word	.L204
	.byte	5,3
	.word	Mcal_IntDisableCounterRedn
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_IntDisableCounterRedn')
	.sect	'.debug_abbrev'
.L143:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_info',debug,cluster('Mcal_CpuAddressMap')
	.sect	'.debug_info'
.L144:
	.word	192
	.half	3
	.word	.L145
	.byte	4,1
	.byte	'..\\BSW\\mcal_base\\tricore_general\\ssc\\src\\Mcal_TcLib.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'C:\\Workspace_AURIX\\DEVICECONTROL_MCAL\\Debug\\',0,1,1,2
	.word	.L67
	.byte	3
	.byte	'Mcal_CpuAddressMap',0,4,163,1,23
	.word	.L205
	.byte	5,3
	.word	Mcal_CpuAddressMap
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('Mcal_CpuAddressMap')
	.sect	'.debug_abbrev'
.L145:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,2,9,0,0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_loc'
.L41:
	.word	-1,.L42,0,.L147-.L42
	.half	2
	.byte	138,0
	.word	0,0
.L148:
	.word	-1,.L42,.L206-.L42,.L147-.L42
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_loc'
.L202:
	.word	-1,.L46,0,.L201-.L46
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
.L45:
	.word	-1,.L46,0,.L201-.L46
	.half	2
	.byte	138,0
	.word	0,0
.L203:
	.word	-1,.L46,.L212-.L46,.L201-.L46
	.half	1
	.byte	98
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_loc'
.L151:
	.word	-1,.L44,0,.L207-.L44
	.half	5
	.byte	144,34,157,32,0
	.word	.L208-.L44,.L209-.L44
	.half	5
	.byte	144,36,157,32,0
	.word	.L210-.L44,.L150-.L44
	.half	5
	.byte	144,36,157,32,0
	.word	.L211-.L44,.L150-.L44
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
.L153:
	.word	-1,.L44,.L207-.L44,.L3-.L44
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
.L43:
	.word	-1,.L44,0,.L150-.L44
	.half	2
	.byte	138,0
	.word	0,0
.L152:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_loc'
.L55:
	.word	-1,.L56,0,.L171-.L56
	.half	2
	.byte	138,0
	.word	0,0
.L174:
	.word	-1,.L56,.L223-.L56,.L171-.L56
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
.L172:
	.word	-1,.L56,0,.L171-.L56
	.half	1
	.byte	100
	.word	0,0
.L175:
	.word	-1,.L56,.L224-.L56,.L20-.L56
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L173:
	.word	-1,.L56,0,.L171-.L56
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_LockResource')
	.sect	'.debug_loc'
.L51:
	.word	-1,.L52,0,.L165-.L52
	.half	2
	.byte	138,0
	.word	0,0
.L167:
	.word	-1,.L52,0,.L165-.L52
	.half	1
	.byte	100
	.word	0,0
.L168:
	.word	-1,.L52,.L222-.L52,.L165-.L52
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_loc'
.L57:
	.word	-1,.L58,0,.L176-.L58
	.half	2
	.byte	138,0
	.word	0,0
.L177:
	.word	-1,.L58,0,.L176-.L58
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_loc'
.L183:
	.word	-1,.L62,.L229-.L62,.L230-.L62
	.half	5
	.byte	144,36,157,32,0
	.word	0,0
.L184:
	.word	-1,.L62,.L231-.L62,.L182-.L62
	.half	5
	.byte	144,36,157,32,32
	.word	0,0
.L185:
	.word	-1,.L62,.L232-.L62,.L182-.L62
	.half	5
	.byte	144,37,157,32,0
	.word	0,0
.L61:
	.word	-1,.L62,0,.L182-.L62
	.half	2
	.byte	138,0
	.word	0,0
.L186:
	.word	-1,.L62,.L233-.L62,.L182-.L62
	.half	5
	.byte	144,37,157,32,32
	.word	0,0
.L187:
	.word	-1,.L62,.L234-.L62,.L235-.L62
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_loc'
.L164:
	.word	-1,.L48,.L213-.L48,.L15-.L48
	.half	1
	.byte	98
	.word	0,0
.L162:
	.word	-1,.L48,0,.L213-.L48
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
.L47:
	.word	-1,.L48,0,.L161-.L48
	.half	2
	.byte	138,0
	.word	0,0
.L163:
	.word	-1,.L48,0,.L213-.L48
	.half	5
	.byte	144,34,157,32,32
	.word	.L214-.L48,.L161-.L48
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SetRegValSV')
	.sect	'.debug_loc'
.L190:
	.word	-1,.L66,0,.L238-.L66
	.half	1
	.byte	100
	.word	.L239-.L66,.L188-.L66
	.half	1
	.byte	111
	.word	.L37-.L66,.L245-.L66
	.half	1
	.byte	100
	.word	0,0
.L192:
	.word	-1,.L66,0,.L238-.L66
	.half	5
	.byte	144,34,157,32,32
	.word	.L242-.L66,.L243-.L66
	.half	5
	.byte	144,39,157,32,32
	.word	.L35-.L66,.L244-.L66
	.half	5
	.byte	144,39,157,32,32
	.word	.L37-.L66,.L245-.L66
	.half	5
	.byte	144,34,157,32,32
	.word	.L37-.L66,.L246-.L66
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
.L193:
	.word	-1,.L66,0,.L238-.L66
	.half	5
	.byte	144,35,157,32,0
	.word	.L37-.L66,.L245-.L66
	.half	5
	.byte	144,35,157,32,0
	.word	0,0
.L65:
	.word	-1,.L66,0,.L188-.L66
	.half	2
	.byte	138,0
	.word	0,0
.L191:
	.word	-1,.L66,0,.L238-.L66
	.half	5
	.byte	144,34,157,32,0
	.word	.L240-.L66,.L241-.L66
	.half	5
	.byte	144,36,157,32,0
	.word	.L37-.L66,.L247-.L66
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_StartCore')
	.sect	'.debug_loc'
.L158:
	.word	-1,.L50,.L216-.L50,.L220-.L50
	.half	1
	.byte	98
	.word	.L221-.L50,.L16-.L50
	.half	1
	.byte	111
	.word	0,0
.L155:
	.word	-1,.L50,0,.L216-.L50
	.half	5
	.byte	144,34,157,32,0
	.word	.L217-.L50,.L218-.L50
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
.L160:
	.word	-1,.L50,0,.L154-.L50
	.half	2
	.byte	145,120
	.word	0,0
.L49:
	.word	-1,.L50,0,.L215-.L50
	.half	2
	.byte	138,0
	.word	.L215-.L50,.L154-.L50
	.half	2
	.byte	138,8
	.word	.L154-.L50,.L154-.L50
	.half	2
	.byte	138,0
	.word	0,0
.L156:
	.word	-1,.L50,0,.L216-.L50
	.half	5
	.byte	144,34,157,32,32
	.word	.L219-.L50,.L154-.L50
	.half	5
	.byte	144,36,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_loc'
.L179:
	.word	-1,.L60,.L225-.L60,.L226-.L60
	.half	5
	.byte	144,33,157,32,0
	.word	0,0
.L180:
	.word	-1,.L60,.L227-.L60,.L27-.L60
	.half	5
	.byte	144,32,157,32,32
	.word	0,0
.L181:
	.word	-1,.L60,.L228-.L60,.L27-.L60
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L59:
	.word	-1,.L60,0,.L178-.L60
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_loc'
.L53:
	.word	-1,.L54,0,.L169-.L54
	.half	2
	.byte	138,0
	.word	0,0
.L170:
	.word	-1,.L54,0,.L169-.L54
	.half	1
	.byte	100
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Mcal_UpdateRegSV')
	.sect	'.debug_loc'
.L195:
	.word	-1,.L64,0,.L236-.L64
	.half	1
	.byte	100
	.word	0,0
.L200:
	.word	-1,.L64,0,.L236-.L64
	.half	5
	.byte	144,35,157,32,32
	.word	.L237-.L64,.L194-.L64
	.half	5
	.byte	144,39,157,32,32
	.word	0,0
.L197:
	.word	-1,.L64,0,.L236-.L64
	.half	5
	.byte	144,34,157,32,32
	.word	0,0
.L198:
	.word	-1,.L64,0,.L236-.L64
	.half	5
	.byte	144,35,157,32,0
	.word	0,0
.L63:
	.word	-1,.L64,0,.L194-.L64
	.half	2
	.byte	138,0
	.word	0,0
.L196:
	.word	-1,.L64,0,.L236-.L64
	.half	5
	.byte	144,34,157,32,0
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L407:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,26,8,27,8,30,8,29,8,28,8,16,8,17,8,24,8,25,8,31,8,32,8,33,8,34,8,35,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetCoreId')
	.sect	'.debug_frame'
	.word	24
	.word	.L407,.L42,.L147-.L42
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetDsprReMapAddress')
	.sect	'.debug_frame'
	.word	12
	.word	.L407,.L44,.L150-.L44
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetCpuAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L407,.L46,.L201-.L46
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_SetCpuPC')
	.sect	'.debug_frame'
	.word	12
	.word	.L407,.L48,.L161-.L48
	.sdecl	'.debug_frame',debug,cluster('Mcal_StartCore')
	.sect	'.debug_frame'
	.word	36
	.word	.L407,.L50,.L154-.L50
	.byte	4
	.word	(.L215-.L50)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L154-.L215)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_LockResource')
	.sect	'.debug_frame'
	.word	24
	.word	.L407,.L52,.L165-.L52
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_UnlockResource')
	.sect	'.debug_frame'
	.word	24
	.word	.L407,.L54,.L169-.L54
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_GetSpinLock')
	.sect	'.debug_frame'
	.word	24
	.word	.L407,.L56,.L171-.L56
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_ReleaseSpinLock')
	.sect	'.debug_frame'
	.word	24
	.word	.L407,.L58,.L176-.L58
	.byte	8,18,8,19,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('Mcal_SuspendAllInterrupts')
	.sect	'.debug_frame'
	.word	12
	.word	.L407,.L60,.L178-.L60
	.sdecl	'.debug_frame',debug,cluster('Mcal_ResumeAllInterrupts')
	.sect	'.debug_frame'
	.word	12
	.word	.L407,.L62,.L182-.L62
	.sdecl	'.debug_frame',debug,cluster('Mcal_UpdateRegSV')
	.sect	'.debug_frame'
	.word	12
	.word	.L407,.L64,.L194-.L64
	.sdecl	'.debug_frame',debug,cluster('Mcal_SetRegValSV')
	.sect	'.debug_frame'
	.word	12
	.word	.L407,.L66,.L188-.L66

; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   849  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   850  #if (IFX_MCAL_RUN_MODE_DEFINE != (0U))
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   851  /*******************************************************************************
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   852  ** Traceability     : [cover parentID=]        [/cover]                       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   853  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   854  ** Syntax           : void Mcal_SVModeExecution (volatile uint32 *Address,    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   855     uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)                **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   856  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   857  ** Service ID       : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   858  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   859  ** Sync/Async       : Synchronous                                             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   860  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   861  ** Reentrancy       : Reentrant                                               **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   862  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   863  ** Parameters (in) :  Address - Address of the SFR to be modified             **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   864  **                    SetMask - Set mask to be ored with the value            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   865  **                    ClearMask - Clear mask to be anded with the value       **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   866  **                    InitProtectionType - Type of the protection required    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   867  **                    for SFR update.                                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   868  **                      MCAL_TIN_NO_ENDINIT (0U)                              **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   869  **                      MCAL_TIN_CPU_ENDINIT  (1U)                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   870  **                      MCAL_TIN_SAFETY_ENDINIT  (2U)                         **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   871  ** Parameters(out)   : Value referenced by Address will be modified           **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   872  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   873  ** Return value     : None                                                    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   874  **                                                                            **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   875  ** Description      : Mcal_SVModeExecution, updates the value pointed by      **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   876  ** Address based on SetMask and ClearMask. This function will be called from  **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   877  ** SYSCALL . This function is not available if MCAL run in Supervisor Mode    **
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   878  *******************************************************************************/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   879  IFX_NO_INLINE void Mcal_SVModeExecution (volatile uint32 *Address, \ 
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   880                     uint32 SetMask, uint32 ClearMask, uint8 InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   881  {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   882  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   883    if (MCAL_TIN_CPU_ENDINIT == InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   884    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   885      Mcal_ResetENDINIT();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   886  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   887      *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   888  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   889      Mcal_SetENDINIT();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   890    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   891    else if (MCAL_TIN_SAFETY_ENDINIT == InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   892    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   893      Mcal_ResetSafetyENDINIT_Timed(MCAL_SAFETY_ENDINT_TIMEOUT);
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   894  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   895      *Address =(uint32)( ((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   896  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   897      Mcal_SetSafetyENDINIT_Timed();
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   898    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   899    else if(MCAL_TIN_NO_ENDINIT == InitProtectionType)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   900    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   901      *Address =(uint32)(((*Address) & (uint32)(~ClearMask)) | (SetMask));
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   902    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   903    else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   904    {
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   905      /*Do Nothing*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   906    }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   907  }
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   908  
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   909  #endif
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   910  /* (IFX_MCAL_RUN_MODE_DEFINE != (0U)) */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   911  #if (IFX_MCAL_USED == STD_ON)
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   912  /*Memory Map of the Code*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   913  #define MCAL_TCLIB_STOP_SEC_CODE
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   914  /*
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   915    Allows to map variables, constants and code of modules to individual
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   916    memory sections.
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   917  */
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   918  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   919   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   920  #include "MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   921  #else
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   922  #define IFX_MCAL_TCLIB_STOP_SEC_CODE_ASIL_B
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   923  /*IFX_MISRA_RULE_19_01_STATUS=File inclusion after pre-processor directives is
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   924   allowed only for MemMap.h*/
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   925  #include "Ifx_MemMap.h"
; ..\BSW\mcal_base\tricore_general\ssc\src\Mcal_TcLib.c	   926  #endif

	; Module end
