{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745519848238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745519848249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 01:37:28 2025 " "Processing started: Fri Apr 25 01:37:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745519848249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519848249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mobileNet -c mobileNet " "Command: quartus_map --read_settings_files=on --write_settings_files=off mobileNet -c mobileNet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519848249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745519848832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745519848833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/mastercontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/mastercontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 masterControl " "Found entity 1: masterControl" {  } { { "../src/masterControl.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/masterControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519866965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519866965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/weightgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/weightgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 weightGen " "Found entity 1: weightGen" {  } { { "../src/weightGen.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/weightGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519866972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519866972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/registeraverage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/registeraverage.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerAverage " "Found entity 1: registerAverage" {  } { { "../src/registerAverage.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/registerAverage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519866979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519866979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fullyConnected.v(35) " "Verilog HDL information at fullyConnected.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../src/fullyConnected.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1745519866985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/fullyconnected.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/fullyconnected.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullyConnected " "Found entity 1: fullyConnected" {  } { { "../src/fullyConnected.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/fullyConnected.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519866987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519866987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/ramcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/ramcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramControl " "Found entity 1: ramControl" {  } { { "../src/ramControl.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/ramControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519866997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519866997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/spimaster.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/spimaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../src/spiMaster.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/spiMaster.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867008 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdramController.v(72) " "Verilog HDL warning at sdramController.v(72): extended using \"x\" or \"z\"" {  } { { "../src/sdramController.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1745519867014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/sdramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/sdramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../src/sdramController.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/sdramController.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/ramconv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/ramconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramConv " "Found entity 1: ramConv" {  } { { "../src/ramConv.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/ramConv.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/plus9para.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/plus9para.v" { { "Info" "ISGN_ENTITY_NAME" "1 plus9Para " "Found entity 1: plus9Para" {  } { { "../src/plus9Para.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/plus9Para.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../src/mux2to1.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/multi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../src/multi.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/coreconv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/coreconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 coreConv " "Found entity 1: coreConv" {  } { { "../src/coreConv.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/coreConv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/conv.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/ntkhi/desktop/datn/implement/src/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "../src/conv.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867064 ""} { "Info" "ISGN_ENTITY_NAME" "2 plus3para " "Found entity 2: plus3para" {  } { { "../src/conv.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/conv.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ntkhi/desktop/datn/implement/src/average.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ntkhi/desktop/datn/implement/src/average.v" { { "Info" "ISGN_ENTITY_NAME" "1 average " "Found entity 1: average" {  } { { "../src/average.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/average.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745519867072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519867072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "masterControl " "Elaborating entity \"masterControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745519867209 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_wrActiveCam GND " "Pin \"o_wrActiveCam\" is stuck at GND" {  } { { "../src/masterControl.v" "" { Text "C:/Users/ntkhi/Desktop/DATN/Implement/src/masterControl.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745519867928 "|masterControl|o_wrActiveCam"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745519867928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745519868027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745519868735 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ntkhi/Desktop/DATN/Implement/quartus/output_files/mobileNet.map.smsg " "Generated suppressed messages file C:/Users/ntkhi/Desktop/DATN/Implement/quartus/output_files/mobileNet.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519868791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745519869020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745519869020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745519869125 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745519869125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745519869125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745519869125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745519869174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 01:37:49 2025 " "Processing ended: Fri Apr 25 01:37:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745519869174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745519869174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745519869174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745519869174 ""}
