#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 25 15:16:33 2019
# Process ID: 2936
# Current directory: C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1
# Command line: vivado.exe -log DebugAccessPort.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebugAccessPort.tcl
# Log file: C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1/DebugAccessPort.vds
# Journal file: C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DebugAccessPort.tcl -notrace
Command: synth_design -top DebugAccessPort -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19916 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 376.316 ; gain = 101.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DebugAccessPort' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2748]
INFO: [Synth 8-6157] synthesizing module 'UartTxRx' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:14]
INFO: [Synth 8-6155] done synthesizing module 'UartTxRx' (1#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:14]
INFO: [Synth 8-6157] synthesizing module 'BrainfuckProcessor' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:675]
INFO: [Synth 8-6155] done synthesizing module 'BrainfuckProcessor' (2#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:675]
INFO: [Synth 8-6157] synthesizing module 'UntiChatter' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2304]
INFO: [Synth 8-6155] done synthesizing module 'UntiChatter' (3#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2304]
INFO: [Synth 8-6157] synthesizing module 'Fifo' [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'Fifo' (4#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'DebugAccessPort' (5#1) [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2748]
WARNING: [Synth 8-3917] design DebugAccessPort has port io_triLed2[2] driven by constant 0
WARNING: [Synth 8-3331] design UartTxRx has unconnected port io_rxReady
WARNING: [Synth 8-3331] design DebugAccessPort has unconnected port io_switches_2
WARNING: [Synth 8-3331] design DebugAccessPort has unconnected port io_switches_3
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 440.977 ; gain = 165.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 440.977 ; gain = 165.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 440.977 ; gain = 165.871
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rxDurationCounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rxDurationCounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_72" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2131]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/repos/arty-chisel-brainfxxk/chisel-practice/bf/DebugAccessPort.v:2024]
INFO: [Synth 8-5544] ROM "errorCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "errorCode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 447.742 ; gain = 172.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---RAMs : 
	             512K Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	  13 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 82    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DebugAccessPort 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module UartTxRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
Module BrainfuckProcessor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	             512K Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	  13 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 44    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module UntiChatter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Fifo 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design DebugAccessPort has port io_triLed2[2] driven by constant 0
WARNING: [Synth 8-3331] design DebugAccessPort has unconnected port io_switches_1
WARNING: [Synth 8-3331] design DebugAccessPort has unconnected port io_switches_2
WARNING: [Synth 8-3331] design DebugAccessPort has unconnected port io_switches_3
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 908.430 ; gain = 633.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+-----------------------+-----------+----------------------+----------------------------------+
|Module Name     | RTL Object            | Inference | Size (Depth x Width) | Primitives                       | 
+----------------+-----------------------+-----------+----------------------+----------------------------------+
|DebugAccessPort | fifoUartToBf/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|DebugAccessPort | bf/instMem_reg        | Implied   | 64 K x 8             | RAM64X1D x 4096  RAM64M x 4096   | 
|DebugAccessPort | bf/stackMem_reg       | Implied   | 64 K x 8             | RAM64X1D x 6144  RAM64M x 6144   | 
|DebugAccessPort | fifoBfToUart/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|DebugAccessPort | bf/branchStackMem_reg | Implied   | 16 x 16              | RAM32M x 3                       | 
+----------------+-----------------------+-----------+----------------------+----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 908.430 ; gain = 633.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+-----------------------+-----------+----------------------+----------------------------------+
|Module Name     | RTL Object            | Inference | Size (Depth x Width) | Primitives                       | 
+----------------+-----------------------+-----------+----------------------+----------------------------------+
|DebugAccessPort | fifoUartToBf/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|DebugAccessPort | bf/instMem_reg        | Implied   | 64 K x 8             | RAM64X1D x 4096  RAM64M x 4096   | 
|DebugAccessPort | bf/stackMem_reg       | Implied   | 64 K x 8             | RAM64X1D x 6144  RAM64M x 6144   | 
|DebugAccessPort | fifoBfToUart/mem_reg  | Implied   | 16 x 8               | RAM32M x 2                       | 
|DebugAccessPort | bf/branchStackMem_reg | Implied   | 16 x 16              | RAM32M x 3                       | 
+----------------+-----------------------+-----------+----------------------+----------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    37|
|3     |LUT1     |    53|
|4     |LUT2     |   230|
|5     |LUT3     |   540|
|6     |LUT4     | 12484|
|7     |LUT5     |  3853|
|8     |LUT6     | 15289|
|9     |MUXF7    |  3265|
|10    |MUXF8    |  1632|
|11    |RAM32M   |     7|
|12    |RAM64M   |  6148|
|13    |RAM64X1D |  6148|
|14    |FDRE     |   902|
|15    |FDSE     |     7|
|16    |IBUF     |     4|
|17    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   | 50617|
|2     |  bf             |BrainfuckProcessor | 50188|
|3     |  chatterProgram |UntiChatter        |    58|
|4     |  fifoBfToUart   |Fifo               |    38|
|5     |  fifoUartToBf   |Fifo_0             |   163|
|6     |  uart           |UartTxRx           |   140|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1128.578 ; gain = 853.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1128.578 ; gain = 853.473
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1128.578 ; gain = 853.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17237 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DebugAccessPort' is not ideal for floorplanning, since the cellview 'BrainfuckProcessor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1128.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12303 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6148 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 6148 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 1128.578 ; gain = 865.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1128.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/repos/arty-chisel-brainfxxk/viavdo/arty-chisel-brainfxxk.runs/synth_1/DebugAccessPort.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1128.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DebugAccessPort_utilization_synth.rpt -pb DebugAccessPort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 15:18:31 2019...
