#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	ACC_CMU_ACC_QCH = QCH_TYPE,
	BTM_ACC_QCH,
	BTM_ISPPRE_QCH,
	CSIS_LINK_MUX3X6_QCH_CSIS0,
	CSIS_LINK_MUX3X6_QCH_CSIS1,
	CSIS_LINK_MUX3X6_QCH_CSIS2,
	CSIS_LINK_MUX3X6_QCH_CSIS0P1,
	CSIS_LINK_MUX3X6_QCH_CSIS1P1,
	CSIS_LINK_MUX3X6_QCH_CSIS2P1,
	D_TZPC_ACC_QCH,
	HUB_QCH_GDC0,
	HUB_QCH_GDC1,
	HUB_QCH_VRA,
	HUB_QCH_C2COMX,
	HUB_QCH_ISPPRE,
	HUB_QCH_ISPPRE_C2,
	HUB_QCH_GDC0_C2,
	HUB_QCH_GDC1_C2,
	LHM_AST_C2C_ISPB0ACC_QCH,
	LHM_AST_C2C_ISPB1ACC_QCH,
	LHM_AST_OTF_ISPB0ACC_QCH,
	LHM_AST_OTF_ISPB1ACC_QCH,
	LHM_AXI_P_ACC_QCH,
	LHS_AST_C2C_ACCTAA0_QCH,
	LHS_AST_C2C_ACCTAA1_QCH,
	LHS_AST_D0_ACCDPUM_QCH,
	LHS_AST_D1_ACCDPUM_QCH,
	LHS_AST_OTF_ACCTAA0_QCH,
	LHS_AST_OTF_ACCTAA1_QCH,
	LHS_AXI_D0_ACC_QCH,
	LHS_AXI_D1_ACC_QCH,
	PPMU_ACC_QCH,
	PPMU_ISPPRE_QCH,
	QE_GDC0_QCH,
	QE_GDC1_QCH,
	QE_ISPPRE_QCH,
	QE_VRA_QCH,
	SYSMMU_ACC_QCH_S0,
	SYSMMU_ACC_QCH_S1,
	SYSMMU_ISPPRE_QCH_S0,
	SYSMMU_ISPPRE_QCH_S1,
	SYSREG_ACC_QCH,
	VGEN_ISPPRE_QCH,
	VGEN_LITE_ACC_QCH,
	APBIF_GPIO_ALIVE_QCH,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_TOP_RTC_QCH,
	APM_CMU_APM_QCH,
	D_TZPC_APM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	INTMEM_QCH,
	LHM_AXI_P_APM_QCH,
	LHM_AXI_P_SFIAPM_QCH,
	LHS_AXI_D_APM_QCH,
	LHS_AXI_G_DBGCORE_QCH,
	LHS_AXI_G_SCAN2DRAM_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_SFI0_QCH,
	MAILBOX_APM_SFI1_QCH,
	MAILBOX_AP_DBGCORE_QCH,
	PMU_INTR_GEN_QCH,
	ROM_CRC32_HCU_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG,
	SPEEDY_APM_QCH,
	SPEEDY_SUB0_APM_QCH,
	SS_DBGCORE_QCH_GREBE,
	SS_DBGCORE_QCH_DBG,
	SYSREG_APM_QCH,
	WDT_APM_QCH,
	ABOX_QCH_ACLK,
	ABOX_QCH_BCLK0,
	ABOX_QCH_BCLK1,
	ABOX_QCH_BCLK2,
	ABOX_QCH_BCLK3,
	ABOX_DMY_QCH_CPU,
	ABOX_DMY_QCH_IRQ,
	ABOX_QCH_CNT,
	ABOX_QCH_BCLK4,
	ABOX_QCH_BCLK5,
	ABOX_QCH_BCLK6,
	ABOX_QCH_SWP0,
	ABOX_QCH_SWP1,
	ABOX_QCH_SWP2,
	ABOX_QCH_SWP3,
	AUD_CMU_AUD_QCH,
	BTM_D_AUD_QCH,
	DFTMUX_AUD_QCH,
	D_TZPC_AUD_QCH,
	GPIO_AUD_QCH,
	LHM_AXI_P_AUD_QCH,
	LHS_AXI_D_AUD_QCH,
	PPMU_D_AUD_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH,
	RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH,
	SYSMMU_AXI_D_AUD_QCH_S0,
	SYSMMU_AXI_D_AUD_QCH_S1,
	SYSREG_AUD_QCH,
	VGEN_AUD0_QCH,
	VGEN_AUD1_QCH,
	VGEN_LITE_AUD_QCH,
	WDT_AUD0_QCH,
	WDT_AUD1_QCH,
	WDT_AUD2_QCH,
	WDT_AUD3_QCH,
	ADM_AHB_SSS_QCH,
	BAAW_D_SSS_QCH,
	BAAW_P_SFI_BUSC_QCH,
	BUSC_CMU_BUSC_QCH,
	CMU_BUSC_CMUREF_QCH,
	D_TZPC_BUSC_QCH,
	LHM_ACEL_D0_G2D_QCH,
	LHM_ACEL_D1_G2D_QCH,
	LHM_ACEL_D2_G2D_QCH,
	LHM_ACEL_D_FSYS1_QCH,
	LHM_ACEL_D_FSYS2_QCH,
	LHM_AXI_D0_ACC_QCH,
	LHM_AXI_D0_DPUM_QCH,
	LHM_AXI_D0_DPUS0_QCH,
	LHM_AXI_D0_DPUS1_QCH,
	LHM_AXI_D0_MFC_QCH,
	LHM_AXI_D1_ACC_QCH,
	LHM_AXI_D1_DPUM_QCH,
	LHM_AXI_D1_DPUS0_QCH,
	LHM_AXI_D1_DPUS1_QCH,
	LHM_AXI_D1_MFC_QCH,
	LHM_AXI_D2_DPUM_QCH,
	LHM_AXI_D2_DPUS0_QCH,
	LHM_AXI_D2_DPUS1_QCH,
	LHM_AXI_D3_DPUM_QCH,
	LHM_AXI_D3_DPUS0_QCH,
	LHM_AXI_D3_DPUS1_QCH,
	LHM_AXI_D_BUSMC_DP_QCH,
	LHM_AXI_D_ISPB0_QCH,
	LHM_AXI_D_ISPB1_QCH,
	LHM_AXI_D_SSS_QCH,
	LHM_AXI_D_TAA0_QCH,
	LHM_AXI_D_TAA1_QCH,
	LHS_AXI_D0_PCIE_QCH,
	LHS_AXI_D1_PCIE_QCH,
	LHS_AXI_D_DNCSRAM_QCH,
	LHS_AXI_D_SSS_QCH,
	LHS_AXI_P_ACC_QCH,
	LHS_AXI_P_AUD_QCH,
	LHS_AXI_P_BUSMC_QCH,
	LHS_AXI_P_DNC_QCH,
	LHS_AXI_P_DPTX_QCH,
	LHS_AXI_P_DPUM_QCH,
	LHS_AXI_P_DPUS0_QCH,
	LHS_AXI_P_DPUS1_QCH,
	LHS_AXI_P_FSYS0_QCH,
	LHS_AXI_P_FSYS1_QCH,
	LHS_AXI_P_FSYS2_QCH,
	LHS_AXI_P_G2D_QCH,
	LHS_AXI_P_ISPB0_QCH,
	LHS_AXI_P_ISPB1_QCH,
	LHS_AXI_P_MFC_QCH,
	LHS_AXI_P_MIF0_QCH,
	LHS_AXI_P_MIF1_QCH,
	LHS_AXI_P_MIF2_QCH,
	LHS_AXI_P_MIF3_QCH,
	LHS_AXI_P_NPU00_QCH,
	LHS_AXI_P_NPU01_QCH,
	LHS_AXI_P_NPU10_QCH,
	LHS_AXI_P_NPU11_QCH,
	LHS_AXI_P_PERIC0_QCH,
	LHS_AXI_P_PERIC1_QCH,
	LHS_AXI_P_PERIS_QCH,
	LHS_AXI_P_SFI_QCH,
	LHS_AXI_P_TAA0_QCH,
	LHS_AXI_P_TAA1_QCH,
	QE_RTIC_QCH,
	QE_SSS_QCH,
	RTIC_QCH,
	SIREX_QCH,
	SSS_QCH,
	SYSMMU_BUSC_QCH,
	SYSREG_BUSC_QCH,
	TREX_D_BUSC_QCH,
	TREX_P_BUSMC_QCH,
	VGEN_LITE_BUSC_QCH,
	BUSIF_CMUTOPC_QCH,
	BUSMC_CMU_BUSMC_QCH,
	CMU_BUSMC_CMUREF_QCH,
	D_TZPC_BUSMC_QCH,
	LHM_ACEL_D0_DNC_QCH,
	LHM_ACEL_D0_FSYS0_QCH,
	LHM_ACEL_D1_DNC_QCH,
	LHM_ACEL_D1_FSYS0_QCH,
	LHM_ACEL_D2_DNC_QCH,
	LHM_ACEL_D3_DNC_QCH,
	LHM_ACEL_D4_DNC_QCH,
	LHM_ACEL_D5_DNC_QCH,
	LHM_ACEL_D6_DNC_QCH,
	LHM_ACEL_D7_DNC_QCH,
	LHM_ACEL_DC_DNC_QCH,
	LHM_AXI_D_APM_QCH,
	LHM_AXI_D_AUD_QCH,
	LHM_AXI_D_SFI_QCH,
	LHM_AXI_P_BUSMC_QCH,
	LHS_AXI_D_BUSMC_DP_QCH,
	MMCACHE0_QCH,
	MMCACHE1_QCH,
	PDMA0_QCH,
	QE_PDMA0_QCH,
	QE_SPDMA_QCH,
	SFMPU_BUSMC_QCH,
	SPDMA_QCH,
	SYSMMU_BUSMC_QCH,
	SYSMMU_SFI_QCH,
	SYSREG_BUSMC_QCH,
	TREX_D0_BUSMC_QCH,
	TREX_D1_BUSMC_QCH,
	TREX_RB_BUSMC_QCH,
	VGEN_LITE_APM_QCH,
	VGEN_PDMA0_QCH,
	VGEN_SFI_QCH,
	CMU_TOP_CMUREF_QCH,
	PLLCLKOUT_CMU_QCH,
	ACE_SLICE_G3D0_0_QCH,
	ACE_SLICE_G3D0_1_QCH,
	ACE_SLICE_G3D1_0_QCH,
	ACE_SLICE_G3D1_1_QCH,
	ACE_SLICE_G3D1_1_0_QCH,
	ACE_SLICE_G3D1_1_1_QCH,
	ACE_SLICE_G3D1_1_2_QCH,
	ACE_SLICE_G3D1_1_3_QCH,
	ACE_SLICE_G3D1_2_QCH,
	ACE_SLICE_G3D1_3_QCH,
	BDU_QCH,
	CCI_QCH,
	CMU_CORE_CMUREF_QCH,
	CORE_CMU_CORE_QCH,
	D_TZPC_CORE_QCH,
	LHM_ACE_D0_CLUSTER0_QCH,
	LHM_ACE_D0_CLUSTER1_QCH,
	LHM_ACE_D0_G3D1_QCH,
	LHM_ACE_D1_CLUSTER0_QCH,
	LHM_ACE_D1_CLUSTER1_QCH,
	LHM_ACE_D1_G3D1_QCH,
	LHM_ACE_D2_G3D1_QCH,
	LHM_ACE_D3_G3D1_QCH,
	LHM_ACE_D_G3D00_QCH,
	LHM_ACE_D_G3D01_QCH,
	LHM_AXI_G_CSSYS_QCH,
	LHS_ATB_T_BDU_QCH,
	LHS_AXI_P_APM_QCH,
	LHS_AXI_P_CPUCL0_QCH,
	LHS_AXI_P_CPUCL1_QCH,
	LHS_AXI_P_G3D00_QCH,
	LHS_AXI_P_G3D01_QCH,
	LHS_AXI_P_G3D1_QCH,
	PPCFW_G3D0_0_QCH,
	PPCFW_G3D0_1_QCH,
	PPCFW_G3D1_QCH,
	PPC_CPUCL0_0_QCH,
	PPC_CPUCL0_1_QCH,
	PPC_CPUCL1_0_QCH,
	PPC_CPUCL1_1_QCH,
	PPC_G3D0_0_QCH,
	PPC_G3D0_1_QCH,
	PPC_G3D1_0_QCH,
	PPC_G3D1_1_QCH,
	PPC_G3D1_2_QCH,
	PPC_G3D1_3_QCH,
	PPC_IRPS0_QCH,
	PPC_IRPS1_QCH,
	PPC_IRPS2_QCH,
	PPC_IRPS3_QCH,
	PPMU_CPUCL0_0_QCH,
	PPMU_CPUCL0_1_QCH,
	PPMU_CPUCL1_0_QCH,
	PPMU_CPUCL1_1_QCH,
	PPMU_G3D1_0_QCH,
	PPMU_G3D1_1_QCH,
	PPMU_G3D1_2_QCH,
	PPMU_G3D1_3_QCH,
	SYSMMU_G3D0_0_QCH,
	SYSMMU_G3D0_1_QCH,
	SYSMMU_G3D1_0_QCH,
	SYSMMU_G3D1_1_QCH,
	SYSMMU_G3D1_2_QCH,
	SYSMMU_G3D1_3_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_P0_CORE_QCH,
	TREX_P1_CORE_QCH,
	ADM_APB_G_CLUSTER0_QCH,
	BPS_CPUCL0_QCH,
	CLUSTER0_QCH_SCLK,
	CLUSTER0_QCH_ATCLK,
	CLUSTER0_QCH_PDBGCLK,
	CLUSTER0_QCH_GICCLK,
	CLUSTER0_QCH_DBG_PD,
	CLUSTER0_QCH_PCLK,
	CLUSTER0_QCH_PERIPHCLK,
	CLUSTER0_QCH_CORE,
	CMU_CPUCL0_CMUREF_QCH,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_QCH,
	D_TZPC_CPUCL0_QCH,
	HPM_APBIF_CPUCL0_QCH,
	LHM_ATB_DT0_SFI_QCH,
	LHM_ATB_DT1_SFI_QCH,
	LHM_ATB_IT0_SFI_QCH,
	LHM_ATB_IT1_SFI_QCH,
	LHM_ATB_T0_CLUSTER0_QCH,
	LHM_ATB_T0_CLUSTER1_QCH,
	LHM_ATB_T1_CLUSTER0_QCH,
	LHM_ATB_T1_CLUSTER1_QCH,
	LHM_ATB_T2_CLUSTER0_QCH,
	LHM_ATB_T2_CLUSTER1_QCH,
	LHM_ATB_T3_CLUSTER0_QCH,
	LHM_ATB_T3_CLUSTER1_QCH,
	LHM_ATB_T_BDU_QCH,
	LHM_AXI_G_DBGCORE_QCH,
	LHM_AXI_G_INT_CSSYS_QCH,
	LHM_AXI_G_INT_DBGCORE_QCH,
	LHM_AXI_G_INT_ETR_QCH,
	LHM_AXI_G_INT_STM_QCH,
	LHM_AXI_P_CPUCL0_QCH,
	LHS_ACE_D0_CLUSTER0_QCH,
	LHS_ACE_D1_CLUSTER0_QCH,
	LHS_ATB_T0_CLUSTER0_QCH,
	LHS_ATB_T1_CLUSTER0_QCH,
	LHS_ATB_T2_CLUSTER0_QCH,
	LHS_ATB_T3_CLUSTER0_QCH,
	LHS_AXI_G_CSSYS_QCH,
	LHS_AXI_G_INT_CSSYS_QCH,
	LHS_AXI_G_INT_DBGCORE_QCH,
	LHS_AXI_G_INT_ETR_QCH,
	LHS_AXI_G_INT_STM_QCH,
	RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH,
	RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH,
	SECJTAG_QCH,
	SYSREG_CPUCL0_QCH,
	TREX_CPUCL0_QCH,
	ADM_APB_G_CLUSTER1_QCH,
	CLUSTER1_QCH_ATCLK,
	CLUSTER1_QCH_PCLK,
	CLUSTER1_QCH_SCLK,
	CLUSTER1_QCH_PDBGCLK,
	CLUSTER1_QCH_GICCLK,
	CLUSTER1_QCH_DBG_PD,
	CLUSTER1_QCH_PERIPHCLK,
	CLUSTER1_QCH_CORE,
	CMU_CPUCL1_CMUREF_QCH,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_CMU_CPUCL1_QCH,
	D_TZPC_CPUCL1_QCH,
	HPM_APBIF_CPUCL1_QCH,
	LHM_AXI_P_CPUCL1_QCH,
	LHS_ACE_D0_CLUSTER1_QCH,
	LHS_ACE_D1_CLUSTER1_QCH,
	LHS_ATB_T0_CLUSTER1_QCH,
	LHS_ATB_T1_CLUSTER1_QCH,
	LHS_ATB_T2_CLUSTER1_QCH,
	LHS_ATB_T3_CLUSTER1_QCH,
	SYSREG_CPUCL1_QCH,
	D0_BTM_DNC_QCH,
	D1_BTM_DNC_QCH,
	D2_BTM_DNC_QCH,
	D3_BTM_DNC_QCH,
	D4_BTM_DNC_QCH,
	D5_BTM_DNC_QCH,
	DAP_ASYNC_QCH,
	DC_BTM_DNC_QCH,
	DNC_CMU_DNC_QCH,
	D_TZPC_DNC_QCH,
	IP_DSPC_QCH,
	IP_NPUC_QCH_ACLK,
	IP_NPUC_QCH_PCLK,
	LHM_AST_D_NPU0_UNIT0_DONE_QCH,
	LHM_AST_D_NPU0_UNIT1_DONE_QCH,
	LHM_AST_D_NPU1_UNIT0_DONE_QCH,
	LHM_AST_D_NPU1_UNIT1_DONE_QCH,
	LHM_AXI_D_DNCSRAM_QCH,
	LHM_AXI_INT_D0_SDMA0_QCH,
	LHM_AXI_INT_D0_SDMA1_QCH,
	LHM_AXI_INT_D0_SDMA2_QCH,
	LHM_AXI_INT_D1_SDMA0_QCH,
	LHM_AXI_INT_D1_SDMA1_QCH,
	LHM_AXI_INT_D1_SDMA2_QCH,
	LHM_AXI_INT_DSPC0_QCH,
	LHM_AXI_INT_DSPC_NPUC0_QCH,
	LHM_AXI_INT_DSPC_NPUC1_QCH,
	LHM_AXI_INT_D_SRAMDMA_QCH,
	LHM_AXI_INT_NPUC_DSPC0_QCH,
	LHM_AXI_INT_NPUC_DSPC1_QCH,
	LHM_AXI_P_DNC_QCH,
	LHS_ACEL_D0_DNC_QCH,
	LHS_ACEL_D1_DNC_QCH,
	LHS_ACEL_D2_DNC_QCH,
	LHS_ACEL_D3_DNC_QCH,
	LHS_ACEL_D4_DNC_QCH,
	LHS_ACEL_D5_DNC_QCH,
	LHS_ACEL_D6_DNC_QCH,
	LHS_ACEL_D7_DNC_QCH,
	LHS_ACEL_DC_DNC_QCH,
	LHS_AST_D_NPU0_UNIT0_SETREG_QCH,
	LHS_AST_D_NPU0_UNIT1_SETREG_QCH,
	LHS_AST_D_NPU1_UNIT0_SETREG_QCH,
	LHS_AST_D_NPU1_UNIT1_SETREG_QCH,
	LHS_AXI_D_NPU00_QCH,
	LHS_AXI_D_NPU01_QCH,
	LHS_AXI_D_NPU10_QCH,
	LHS_AXI_D_NPU11_QCH,
	LHS_AXI_INT_D0_SDMA0_QCH,
	LHS_AXI_INT_D0_SDMA1_QCH,
	LHS_AXI_INT_D0_SDMA2_QCH,
	LHS_AXI_INT_D1_SDMA0_QCH,
	LHS_AXI_INT_D1_SDMA1_QCH,
	LHS_AXI_INT_D1_SDMA2_QCH,
	LHS_AXI_INT_DSPC0_QCH,
	LHS_AXI_INT_DSPC_NPUC0_QCH,
	LHS_AXI_INT_DSPC_NPUC1_QCH,
	LHS_AXI_INT_D_SRAMDMA_QCH,
	LHS_AXI_INT_NPUC_DSPC0_QCH,
	LHS_AXI_INT_NPUC_DSPC1_QCH,
	PPMU_D0_QCH,
	PPMU_D1_QCH,
	PPMU_D2_QCH,
	PPMU_D3_QCH,
	PPMU_D4_QCH,
	PPMU_D5_QCH,
	PPMU_DC_QCH,
	SYSMMU_D0_DNCDMA_QCH_S0,
	SYSMMU_D0_DNCDMA_QCH_S1,
	SYSMMU_D0_DNCFLC_QCH_S0,
	SYSMMU_D0_DNCFLC_QCH_S1,
	SYSMMU_D1_DNCDMA_QCH_S0,
	SYSMMU_D1_DNCDMA_QCH_S1,
	SYSMMU_D1_DNCFLC_QCH_S0,
	SYSMMU_D1_DNCFLC_QCH_S1,
	SYSMMU_D2_DNCDMA_QCH_S0,
	SYSMMU_D2_DNCDMA_QCH_S1,
	SYSMMU_D2_DNCFLC_QCH_S0,
	SYSMMU_D2_DNCFLC_QCH_S1,
	SYSMMU_DC_DNC_QCH_S0,
	SYSMMU_DC_DNC_QCH_S1,
	SYSREG_DNC_QCH,
	TREX_D_DNC_QCH,
	VGEN_LITE_DNC_QCH,
	DPTX_CMU_DPTX_QCH,
	DPTX_TOP0_QCH_PCLK,
	DPTX_TOP0_QCH_GTC_CLK,
	DPTX_TOP0_QCH_PHY,
	DPTX_TOP1_QCH_PCLK,
	DPTX_TOP1_QCH_GTC_CLK,
	DPTX_TOP1_QCH_PHY,
	D_TZPC_DPTX_QCH,
	LHM_AXI_P_DPTX_QCH,
	SYSREG_DPTX_QCH,
	BTM_D0_DPUM_QCH,
	BTM_D1_DPUM_QCH,
	BTM_D2_DPUM_QCH,
	BTM_D3_DPUM_QCH,
	DPUM_QCH_DECON,
	DPUM_QCH_DMA,
	DPUM_QCH_DPP,
	DPUM_CMU_DPUM_QCH,
	D_TZPC_DPUM_QCH,
	LHM_AXI_P_DPUM_QCH,
	LHS_AXI_D0_DPUM_QCH,
	LHS_AXI_D1_DPUM_QCH,
	LHS_AXI_D2_DPUM_QCH,
	LHS_AXI_D3_DPUM_QCH,
	PPMU_D0_DPUM_QCH,
	PPMU_D1_DPUM_QCH,
	PPMU_D2_DPUM_QCH,
	PPMU_D3_DPUM_QCH,
	SFMPU_DPUM_QCH,
	SYSMMU_D0_DPUM_QCH_S0,
	SYSMMU_D0_DPUM_QCH_S1,
	SYSMMU_D1_DPUM_QCH_S0,
	SYSMMU_D1_DPUM_QCH_S1,
	SYSMMU_D2_DPUM_QCH_S0,
	SYSMMU_D2_DPUM_QCH_S1,
	SYSMMU_D3_DPUM_QCH_S0,
	SYSMMU_D3_DPUM_QCH_S1,
	SYSREG_DPUM_QCH,
	BTM_D0_DPUS_QCH,
	BTM_D1_DPUS_QCH,
	BTM_D2_DPUS_QCH,
	BTM_D3_DPUS_QCH,
	DPUS_QCH_DECON,
	DPUS_QCH_DMA,
	DPUS_QCH_DPP,
	DPUS_CMU_DPUS_QCH,
	D_TZPC_DPUS_QCH,
	LHM_AXI_P_DPUS_QCH,
	LHS_AXI_D0_DPUS_QCH,
	LHS_AXI_D1_DPUS_QCH,
	LHS_AXI_D2_DPUS_QCH,
	LHS_AXI_D3_DPUS_QCH,
	PPMU_D0_DPUS_QCH,
	PPMU_D1_DPUS_QCH,
	PPMU_D2_DPUS_QCH,
	PPMU_D3_DPUS_QCH,
	SFMPU_DPUS_QCH,
	SYSMMU_D0_DPUS_QCH_S0,
	SYSMMU_D0_DPUS_QCH_S1,
	SYSMMU_D1_DPUS_QCH_S0,
	SYSMMU_D1_DPUS_QCH_S1,
	SYSMMU_D2_DPUS_QCH_S0,
	SYSMMU_D2_DPUS_QCH_S1,
	SYSMMU_D3_DPUS_QCH_S0,
	SYSMMU_D3_DPUS_QCH_S1,
	SYSREG_DPUS_QCH,
	BTM_D0_DPUS1_QCH,
	BTM_D1_DPUS1_QCH,
	BTM_D2_DPUS1_QCH,
	BTM_D3_DPUS1_QCH,
	DPUS1_QCH_DECON,
	DPUS1_QCH_DMA,
	DPUS1_QCH_DPP,
	DPUS1_CMU_DPUS1_QCH,
	D_TZPC_DPUS1_QCH,
	LHM_AXI_P_DPUS1_QCH,
	LHS_AXI_D0_DPUS1_QCH,
	LHS_AXI_D1_DPUS1_QCH,
	LHS_AXI_D2_DPUS1_QCH,
	LHS_AXI_D3_DPUS1_QCH,
	PPMU_D0_DPUS1_QCH,
	PPMU_D1_DPUS1_QCH,
	PPMU_D2_DPUS1_QCH,
	PPMU_D3_DPUS1_QCH,
	SFMPU_DPUS1_QCH,
	SYSMMU_D0_DPUS1_QCH_S0,
	SYSMMU_D0_DPUS1_QCH_S1,
	SYSMMU_D1_DPUS1_QCH_S0,
	SYSMMU_D1_DPUS1_QCH_S1,
	SYSMMU_D2_DPUS1_QCH_S0,
	SYSMMU_D2_DPUS1_QCH_S1,
	SYSMMU_D3_DPUS1_QCH_S0,
	SYSMMU_D3_DPUS1_QCH_S1,
	SYSREG_DPUS1_QCH,
	BTM_D0_FSYS0_QCH,
	BTM_D1_FSYS0_QCH,
	BTM_D_FSYS0SFI_QCH,
	D_TZPC_FSYS0_0_QCH,
	D_TZPC_FSYS0_1_QCH,
	FSYS0_CMU_FSYS0_QCH,
	GPIO_FSYS0_QCH,
	LHM_AXI_D0_PCIE_QCH,
	LHM_AXI_D1_PCIE_QCH,
	LHM_AXI_D_FSYS2FSYS0_QCH,
	LHM_AXI_P_FSYS0_QCH,
	LHM_AXI_P_SFIFSYS0_QCH,
	LHS_ACEL_D0_FSYS0_QCH,
	LHS_ACEL_D1_FSYS0_QCH,
	LHS_AXI_D_FSYS0SFI_QCH,
	LHS_AXI_P_FSYS0FSYS2_QCH,
	PCIE_GEN3_2L0_QCH_G3X2_DBI,
	PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV,
	PCIE_GEN3_2L0_QCH_G3X2_APB,
	PCIE_GEN3_2L0_QCH_G3X1_DBI,
	PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV,
	PCIE_GEN3_2L0_QCH_G3X1_APB,
	PCIE_GEN3_2L0_QCH_SCLK,
	PCIE_GEN3_2L0_QCH_PCS_APB,
	PCIE_GEN3_2L0_QCH_IF_CMN,
	PCIE_GEN3_2L1_QCH_SCLK,
	PCIE_GEN3_2L1_QCH_IF_CMN,
	PCIE_GEN3_2L1_QCH_PCS_APB,
	PCIE_GEN3_2L1_QCH_G3X2_APB,
	PCIE_GEN3_2L1_QCH_G3X2_DBI,
	PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV,
	PCIE_GEN3_2L1_QCH_G3X1_APB,
	PCIE_GEN3_2L1_QCH_G3X1_DBI,
	PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV,
	PCIE_GEN3_4L_QCH_SCLK,
	PCIE_GEN3_4L_QCH_IF_CMN,
	PCIE_GEN3_4L_QCH_PCS_APB,
	PCIE_GEN3_4L_QCH_G3X4_APB,
	PCIE_GEN3_4L_QCH_G3X4_DBI,
	PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV,
	PCIE_GEN3_4L_QCH_G3X2_APB,
	PCIE_GEN3_4L_QCH_G3X2_DBI,
	PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV,
	PCIE_IA_GEN3A_2L0_QCH,
	PCIE_IA_GEN3A_2L1_QCH,
	PCIE_IA_GEN3A_4L_QCH,
	PCIE_IA_GEN3B_2L0_QCH,
	PCIE_IA_GEN3B_2L1_QCH,
	PCIE_IA_GEN3B_4L_QCH,
	PPMU_D0_FSYS0_QCH,
	PPMU_D1_FSYS0_QCH,
	PPMU_D_FSYS0SFI_QCH,
	QE_PCIE_GEN3A_2L0_QCH,
	QE_PCIE_GEN3A_2L1_QCH,
	QE_PCIE_GEN3A_4L_QCH,
	QE_PCIE_GEN3B_2L0_QCH,
	QE_PCIE_GEN3B_2L1_QCH,
	QE_PCIE_GEN3B_4L_QCH,
	S2MPU_D0_FSYS0_QCH,
	S2MPU_D1_FSYS0_QCH,
	SYSREG_FSYS0_QCH,
	VGEN_PCIE_GEN3A_2L0_QCH,
	VGEN_PCIE_GEN3A_2L1_QCH,
	VGEN_PCIE_GEN3A_4L_QCH,
	VGEN_PCIE_GEN3B_2L0_QCH,
	VGEN_PCIE_GEN3B_2L1_QCH,
	VGEN_PCIE_GEN3B_4L_QCH,
	BTM_FSYS1_QCH,
	D_TZPC_FSYS1_QCH,
	FSYS1_CMU_FSYS1_QCH,
	GPIO_FSYS1_QCH,
	LHM_AXI_P_FSYS1_QCH,
	LHS_ACEL_D_FSYS1_QCH,
	MMC_CARD_QCH,
	PPMU_FSYS1_QCH,
	S2MPU_D_FSYS1_QCH,
	SYSREG_FSYS1_QCH,
	USB20DRD_0_QCH_LINK,
	USB20DRD_0_QCH_PHY,
	USB20DRD_1_QCH_LINK,
	USB20DRD_1_QCH_PHY,
	USB30DRD_0_QCH_LINK,
	USB30DRD_0_QCH_PHY,
	USB30DRD_0_QCH_SUSPEND,
	USB30DRD_1_QCH_LINK,
	USB30DRD_1_QCH_PHY,
	USB30DRD_1_QCH_SUSPEND,
	VGEN_LITE_FSYS1_QCH,
	BTM_D_FSYS2_QCH,
	BTM_D_FSYS2FSYS0_QCH,
	D_TZPC_FSYS2_QCH,
	ETHERNET0_QCH_S0,
	ETHERNET0_QCH_S1,
	ETHERNET1_QCH_S0,
	ETHERNET1_QCH_S1,
	FSYS2_CMU_FSYS2_QCH,
	GPIO_FSYS2_QCH,
	LHM_AXI_P_FSYS0FSYS2_QCH,
	LHM_AXI_P_FSYS2_QCH,
	LHS_ACEL_D_FSYS2_QCH,
	LHS_AXI_D_FSYS2FSYS0_QCH,
	PPMU_ETHERNET_QCH,
	PPMU_UFS_EMBD0_QCH,
	PPMU_UFS_EMBD1_QCH,
	QE_ETHERNET0_QCH,
	QE_ETHERNET1_QCH,
	QE_UFS_EMBD0_QCH,
	QE_UFS_EMBD1_QCH,
	S2MPU_D_FSYS2_QCH,
	SYSMMU_ETHERNET_QCH,
	SYSREG_FSYS2_QCH,
	UFS_EMBD0_QCH_UFS,
	UFS_EMBD0_QCH_FMP,
	UFS_EMBD1_QCH_UFS,
	UFS_EMBD1_QCH_FMP,
	VGEN_ETHERNET0_QCH,
	VGEN_ETHERNET1_QCH,
	BTM_G2DD0_QCH,
	BTM_G2DD1_QCH,
	BTM_G2DD2_QCH,
	D_TZPC_G2D_QCH,
	G2D_QCH,
	G2D_CMU_G2D_QCH,
	JPEG_QCH,
	LHM_AXI_P_G2D_QCH,
	LHS_ACEL_D0_G2D_QCH,
	LHS_ACEL_D1_G2D_QCH,
	LHS_ACEL_D2_G2D_QCH,
	MSCL_QCH,
	PPMU_G2DD0_QCH,
	PPMU_G2DD1_QCH,
	PPMU_G2DD2_QCH,
	QE_JPEG_QCH,
	QE_MSCL_QCH,
	SYSMMU_G2DD0_QCH_S0,
	SYSMMU_G2DD0_QCH_S1,
	SYSMMU_G2DD1_QCH_S0,
	SYSMMU_G2DD1_QCH_S1,
	SYSMMU_G2DD2_QCH_S0,
	SYSMMU_G2DD2_QCH_S1,
	SYSREG_G2D_QCH,
	VGEN_LITE_G2D_QCH,
	D_TZPC_G3D00_QCH,
	G3D00_CMU_G3D00_QCH,
	GPU00_QCH,
	LHM_AXI_P_G3D00_QCH,
	LHM_AXI_P_INT_G3D00_QCH,
	LHS_ACE_D_G3D00_QCH,
	LHS_AXI_P_INT_G3D00_QCH,
	PPMU_G3D00_QCH,
	SYSREG_G3D00_QCH,
	VGEN_LITE_G3D00_QCH,
	D_TZPC_G3D01_QCH,
	G3D01_CMU_G3D01_QCH,
	GPU01_QCH,
	LHM_AXI_P_G3D01_QCH,
	LHM_AXI_P_INT_G3D01_QCH,
	LHS_ACE_D_G3D01_QCH,
	LHS_AXI_P_INT_G3D01_QCH,
	PPMU_G3D01_QCH,
	SYSREG_G3D01_QCH,
	VGEN_LITE_G3D01_QCH,
	ASB_G3D1_QCH_LH_D0_G3D1,
	ASB_G3D1_QCH_LH_D1_G3D1,
	ASB_G3D1_QCH_LH_D2_G3D1,
	ASB_G3D1_QCH_LH_D3_G3D1,
	D_TZPC_G3D1_QCH,
	G3D1_CMU_G3D1_QCH,
	GPU1_QCH,
	LHM_AXI_P_G3D1_QCH,
	LHM_AXI_P_INT_G3D1_QCH,
	LHS_AXI_P_INT_G3D1_QCH,
	SYSREG_G3D1_QCH,
	VGEN_LITE_G3D1_QCH,
	BTM_ISPB_QCH,
	D_TZPC_ISPB_QCH,
	ISPB_QCH,
	ISPB_QCH_C2C,
	ISPB_CMU_ISPB_QCH,
	LHM_AST_C2C_TAAISPB_QCH,
	LHM_AST_OTF_TAAISPB_QCH,
	LHM_AXI_P_ISPB_QCH,
	LHS_AST_C2C_ISPBACC_QCH,
	LHS_AST_OTF_ISPBACC_QCH,
	LHS_AXI_D_ISPB_QCH,
	PPMU_ISPB_QCH,
	SYSMMU_ISPB_QCH_S0,
	SYSMMU_ISPB_QCH_S1,
	SYSREG_ISPB_QCH,
	VGEN_LITE_ISPB_QCH,
	BTM_D0_MFC_QCH,
	BTM_D1_MFC_QCH,
	D_TZPC_MFC_QCH,
	LHM_AXI_P_MFC_QCH,
	LHS_AXI_D0_MFC_QCH,
	LHS_AXI_D1_MFC_QCH,
	LH_ATB_MFC_QCH_MI,
	LH_ATB_MFC_QCH_SI,
	MFC_QCH,
	MFC_CMU_MFC_QCH,
	PPMU_D0_MFC_QCH,
	PPMU_D1_MFC_QCH,
	PPMU_D2_MFC_QCH,
	RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH,
	SYSMMU_D0_MFC_QCH_S0,
	SYSMMU_D0_MFC_QCH_S1,
	SYSMMU_D1_MFC_QCH_S0,
	SYSMMU_D1_MFC_QCH_S1,
	SYSREG_MFC_QCH,
	VGEN_LITE_MFC_QCH,
	WFD_QCH,
	APBBR_DDRPHY0_QCH,
	APBBR_DDRPHY1_QCH,
	APBBR_DMC0_QCH,
	APBBR_DMC1_QCH,
	APBBR_DMCTZ0_QCH,
	APBBR_DMCTZ1_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC0_QCH,
	DMC1_QCH,
	D_TZPC_MIF_QCH,
	LHM_AXI_P_MIF_QCH,
	MIF_CMU_MIF_QCH,
	QCH_ADAPTER_PPC_DEBUG0_QCH,
	QCH_ADAPTER_PPC_DEBUG1_QCH,
	QCH_ADAPTER_PPC_DVFS0_QCH,
	QCH_ADAPTER_PPC_DVFS1_QCH,
	SFMPU_QCH,
	SYSREG_MIF_QCH,
	D_TZPC_NPU_QCH,
	LHM_AST_D0_NPUH_QCH,
	LHM_AST_D0_NPUV_QCH,
	LHM_AST_D0_NPUX_QCH,
	LHM_AST_D1_NPUH_QCH,
	LHM_AST_D1_NPUV_QCH,
	LHM_AST_D1_NPUX_QCH,
	LHM_AST_D2_NPUH_QCH,
	LHM_AST_D2_NPUV_QCH,
	LHM_AST_D2_NPUX_QCH,
	LHM_AST_D3_NPUH_QCH,
	LHM_AST_D3_NPUV_QCH,
	LHM_AST_D3_NPUX_QCH,
	LHM_AST_D_NPU_UNIT_SETREG_QCH,
	LHM_AXI_D_NPU_QCH,
	LHM_AXI_P_NPU_QCH,
	LHS_AST_D0_NPUH_QCH,
	LHS_AST_D0_NPUV_QCH,
	LHS_AST_D0_NPUX_QCH,
	LHS_AST_D1_NPUH_QCH,
	LHS_AST_D1_NPUV_QCH,
	LHS_AST_D1_NPUX_QCH,
	LHS_AST_D2_NPUH_QCH,
	LHS_AST_D2_NPUV_QCH,
	LHS_AST_D2_NPUX_QCH,
	LHS_AST_D3_NPUH_QCH,
	LHS_AST_D3_NPUV_QCH,
	LHS_AST_D3_NPUX_QCH,
	LHS_AST_D_NPU_UNIT_DONE_QCH,
	NPUD_UNIT_QCH,
	NPU_CMU_NPU_QCH,
	PPMU_NPU_QCH,
	SYSREG_NPU_QCH,
	D_TZPC_PERIC0_QCH,
	GPIO_PERIC0_QCH,
	LHM_AXI_P_PERIC0_QCH,
	PERIC0_CMU_PERIC0_QCH,
	PERIC0_TOP0_QCH_00,
	PERIC0_TOP0_QCH_01,
	PERIC0_TOP0_QCH_02,
	PERIC0_TOP0_QCH_03,
	PERIC0_TOP0_QCH_04,
	PERIC0_TOP0_QCH_05,
	PERIC0_TOP0_QCH_06,
	PERIC0_TOP0_QCH_07,
	PERIC0_TOP0_QCH_08,
	PERIC0_TOP0_QCH_09,
	PERIC0_TOP0_QCH_10,
	PERIC0_TOP0_QCH_11,
	PERIC0_TOP0_QCH_15,
	SYSREG_PERIC0_QCH,
	D_TZPC_PERIC1_QCH,
	GPIO_PERIC1_QCH,
	LHM_AXI_P_PERIC1_QCH,
	PERIC1_CMU_PERIC1_QCH,
	PERIC1_TOP0_QCH_00,
	PERIC1_TOP0_QCH_01,
	PERIC1_TOP0_QCH_02,
	PERIC1_TOP0_QCH_03,
	PERIC1_TOP0_QCH_04,
	PERIC1_TOP0_QCH_05,
	PERIC1_TOP0_QCH_06,
	PERIC1_TOP0_QCH_07,
	PERIC1_TOP0_QCH_08,
	PERIC1_TOP0_QCH_09,
	PERIC1_TOP0_QCH_10,
	PERIC1_TOP0_QCH_11,
	SYSREG_PERIC1_QCH,
	BUSIF_TMU_QCH,
	D_TZPC_PERIS_QCH,
	GIC_QCH,
	LHM_AXI_P_PERIS_QCH,
	MAILBOX_ABOX_CR52_C0_QCH,
	MAILBOX_ABOX_CR52_C1_QCH,
	MAILBOX_AP_CR52_C0_QCH,
	MAILBOX_AP_CR52_C1_QCH,
	MCT_QCH,
	OTP_QCH,
	OTP_CON_BIRA_QCH,
	OTP_CON_BISR_QCH,
	OTP_CON_TOP_QCH,
	PERIS_CMU_PERIS_QCH,
	SYSREG_PERIS_QCH,
	SYSREG_PERIS_1_QCH,
	SYSREG_PERIS_2_QCH,
	WDT_CLUSTER0_QCH,
	WDT_CLUSTER1_QCH,
	BIS_S2D_QCH,
	LHM_AXI_G_SCAN2DRAM_QCH,
	S2D_CMU_S2D_QCH,
	ADD_GPIO_LO_QCH,
	ADD_GPIO_UP_QCH,
	ADD_SFI_LO_QCH,
	ADD_SFI_UP_QCH,
	ADM_APB_G_SFI_QCH,
	BAAW_D_FSYS0SFI_SFI_QCH,
	BAAW_D_SFI_QCH,
	BAAW_FLSH_SFI_QCH,
	BAAW_P_SFI_QCH,
	BAAW_P_SFIAPM_SFI_QCH,
	BAAW_P_SFIFSYS0_SFI_QCH,
	BUSIF_CMU_SFI_QCH,
	CAN_FD0_QCH,
	CAN_FD1_QCH,
	CLKMON0_QCH_APB,
	CLKMON0_QCH_REF0,
	CLKMON0_QCH_REF1,
	CLKMON0_QCH_MON0,
	CLKMON0_QCH_MON1,
	CLKMON1_QCH_APB,
	CLKMON1_QCH_REF0,
	CLKMON1_QCH_REF1,
	CLKMON1_QCH_MON0,
	CLKMON1_QCH_MON1,
	CLKMON2_QCH_APB,
	CLKMON2_QCH_REF0,
	CLKMON2_QCH_REF1,
	CLKMON2_QCH_MON0,
	CLKMON2_QCH_MON1,
	CLKMON3_QCH_APB,
	CLKMON3_QCH_REF0,
	CLKMON3_QCH_REF1,
	CLKMON3_QCH_MON0,
	CLKMON3_QCH_MON1,
	CLUSTER_SFI_QCH,
	DAP_SFI_QCH,
	D_SFPC_SFI_QCH,
	D_TZPC_SFI_QCH,
	FMU_QCH,
	GPIO_SFI_QCH,
	HYPERBUS_QCH_SYS,
	HYPERBUS_QCH_AXIR,
	HYPERBUS_QCH_AXIM,
	INTMEM_SFI_QCH,
	LHM_AXI_D_FSYS0SFI_QCH,
	LHM_AXI_P_SFI_QCH,
	LHS_ATB_DT0_SFI_QCH,
	LHS_ATB_DT1_SFI_QCH,
	LHS_ATB_IT0_SFI_QCH,
	LHS_ATB_IT1_SFI_QCH,
	LHS_AXI_D_SFI_QCH,
	LHS_AXI_P_SFIAPM_QCH,
	LHS_AXI_P_SFIFSYS0_QCH,
	MAILBOX_CR52_SFI_QCH,
	MCT_SFI_QCH,
	PLLCLKOUT_SFI_QCH,
	PMC_QCH,
	PPMU_SFIFSYS0_QCH,
	ROM_CRC32_SFI_QCH,
	RSTNSYNC_CLK_SFI_CPU_QCH,
	RSTNSYNC_CLK_SFI_CPU0_QCH,
	RSTNSYNC_CLK_SFI_CPU1_QCH,
	SBIST0_QCH,
	SBIST1_QCH,
	SFMPU_FLSH0_SFI_QCH,
	SFMPU_FLSH1_SFI_QCH,
	SFMPU_IMEM_SFI_QCH,
	SSS_SFI_QCH,
	SYSREG_SFI_QCH,
	SERIALFLASH_QCH,
	USI12_USI_QCH,
	USI13_USI_QCH,
	USI14_USI_QCH,
	USI15_USI_QCH,
	VOLMON_QCH,
	WDT0_SFI_QCH,
	WDT1_SFI_QCH,
	BTM_TAA_QCH,
	D_TZPC_TAA_QCH,
	LHM_AST_C2C_ACCTAA_QCH,
	LHM_AST_OTF_ACCTAA_QCH,
	LHM_AXI_P_TAA_QCH,
	LHS_AST_C2C_TAAISPB_QCH,
	LHS_AST_OTF_TAAISPB_QCH,
	LHS_AXI_D_TAA_QCH,
	PPMU_TAA_QCH,
	SYSMMU_TAA_QCH_S0,
	SYSMMU_TAA_QCH_S1,
	SYSREG_TAA_QCH_SYSREG,
	TAA_QCH,
	TAA_QCH_C2COMM,
	TAA_CMU_TAA_QCH,
	VGEN_LITE_TAA_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_ACC = OPTION_TYPE,
	CTRL_OPTION_CMU_APM,
	CTRL_OPTION_CMU_AUD,
	CTRL_OPTION_CMU_BUSC,
	CTRL_OPTION_CMU_BUSMC,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CORE,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_CPUCL1,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL1,
	CTRL_OPTION_CMU_DNC,
	CTRL_OPTION_CMU_DPTX,
	CTRL_OPTION_CMU_DPUM,
	CTRL_OPTION_CMU_DPUS,
	CTRL_OPTION_CMU_DPUS1,
	CTRL_OPTION_CMU_FSYS0,
	CTRL_OPTION_CMU_FSYS1,
	CTRL_OPTION_CMU_FSYS2,
	CTRL_OPTION_CMU_G2D,
	CTRL_OPTION_CMU_G3D00,
	CTRL_OPTION_CMU_G3D01,
	CTRL_OPTION_CMU_G3D1,
	CTRL_OPTION_EMBEDDED_CMU_G3D1,
	CTRL_OPTION_CMU_ISPB,
	CTRL_OPTION_CMU_MFC,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_NPU,
	CTRL_OPTION_CMU_PERIC0,
	CTRL_OPTION_CMU_PERIC1,
	CTRL_OPTION_CMU_PERIS,
	CTRL_OPTION_CMU_S2D,
	CTRL_OPTION_CMU_SFI,
	CTRL_OPTION_CMU_TAA,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
