# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/NullReadListener.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/FifoBuffer.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/BufferController.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/BufferAddrCounter.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/BufControllerEOLListener.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/CharBufferModule.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/Lab1/SerialTx.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/Lab1/SerialRx.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/Lab1/mux7seg.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/IQDeserializer.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/new/CharToIQ.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/new/ModemTx.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/new/ModemRx.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/new/lab2top.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/sources_1/imports/new/IQSerializer.vhd"
vhdl xil_defaultlib  "../../../lab2.srcs/Transmitter_test/new/Transmitter_tb.vhd"

# Do not sort compile order
nosort
