digraph "llvm::VLIWMachineScheduler"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape="box"];
  rankdir="LR";
  Node1 [label="llvm::VLIWMachineScheduler",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip="Extend the standard ScheduleDAGMI to provide more context and override the top-level schedule() drive..."];
  Node2 -> Node1 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="llvm::ScheduleDAGMILive",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ScheduleDAGMILive.html",tooltip="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..."];
  Node3 -> Node2 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="llvm::ScheduleDAGMI",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ScheduleDAGMI.html",tooltip="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..."];
  Node4 -> Node3 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="llvm::ScheduleDAGInstrs",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ScheduleDAGInstrs.html",tooltip="A ScheduleDAG for scheduling lists of MachineInstr."];
  Node5 -> Node4 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node5 [label="llvm::ScheduleDAG",height=0.2,width=0.4,color="red",URL="$classllvm_1_1ScheduleDAG.html",tooltip=" "];
  Node6 -> Node5 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TM" ,fontname="Helvetica"];
  Node6 [label="llvm::LLVMTargetMachine",height=0.2,width=0.4,color="red",URL="$classllvm_1_1LLVMTargetMachine.html",tooltip="This class describes a target machine that is implemented with the LLVM target-independent code gener..."];
  Node34 -> Node5 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TII" ,fontname="Helvetica"];
  Node34 [label="llvm::TargetInstrInfo",height=0.2,width=0.4,color="red",URL="$classllvm_1_1TargetInstrInfo.html",tooltip="TargetInstrInfo - Interface to description of machine instruction set."];
  Node19 -> Node34 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CommuteAnyOperandIndex" ,fontname="Helvetica"];
  Node19 [label="unsigned",height=0.2,width=0.4,color="black",URL="$classunsigned.html",tooltip=" "];
  Node36 -> Node5 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" TRI" ,fontname="Helvetica"];
  Node36 [label="llvm::TargetRegisterInfo",height=0.2,width=0.4,color="red",URL="$classllvm_1_1TargetRegisterInfo.html",tooltip="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes..."];
  Node38 -> Node5 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MF" ,fontname="Helvetica"];
  Node38 [label="llvm::MachineFunction",height=0.2,width=0.4,color="red",URL="$classllvm_1_1MachineFunction.html",tooltip=" "];
  Node56 -> Node5 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" EntrySU\nExitSU" ,fontname="Helvetica"];
  Node56 [label="llvm::SUnit",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SUnit.html",tooltip="Scheduling unit. This is a node in the scheduling DAG."];
  Node56 -> Node56 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" OrigNode" ,fontname="Helvetica"];
  Node57 -> Node56 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedClass" ,fontname="Helvetica"];
  Node57 [label="llvm::MCSchedClassDesc",height=0.2,width=0.4,color="red",URL="$structllvm_1_1MCSchedClassDesc.html",tooltip="Summarize the scheduling resources required for an instruction of a particular scheduling class."];
  Node19 -> Node57 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" InvalidNumMicroOps\nVariantNumMicroOps" ,fontname="Helvetica"];
  Node48 -> Node57 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Name" ,fontname="Helvetica"];
  Node48 [label="char",height=0.2,width=0.4,color="black",URL="$classchar.html",tooltip=" "];
  Node31 -> Node57 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BeginGroup\nEndGroup" ,fontname="Helvetica"];
  Node31 [label="bool",height=0.2,width=0.4,color="black",URL="$classbool.html",tooltip=" "];
  Node59 -> Node56 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Preds\nSuccs" ,fontname="Helvetica"];
  Node59 [label="llvm::SmallVector\<\l llvm::SDep, 4 \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1SmallVector.html",tooltip=" "];
  Node19 -> Node56 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BotReadyCycle\nLatency\nNodeNum\nNodeQueueId\nNumPreds\nNumPredsLeft\nNumRegDefsLeft\nNumSuccs\nNumSuccsLeft\nTopReadyCycle\n..." ,fontname="Helvetica"];
  Node31 -> Node56 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" hasPhysRegClobbers\nhasPhysRegDefs\nhasPhysRegUses\nhasReservedResource\nisAvailable\nisCall\nisCallOp\nisCloned\nisCommutable\nisPending\n..." ,fontname="Helvetica"];
  Node62 -> Node56 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedulingPref" ,fontname="Helvetica"];
  Node62 [label="Preference",height=0.2,width=0.4,color="black",tooltip=" "];
  Node63 -> Node56 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CopyDstRC\nCopySrcRC" ,fontname="Helvetica"];
  Node63 [label="llvm::TargetRegisterClass",height=0.2,width=0.4,color="red",URL="$classllvm_1_1TargetRegisterClass.html",tooltip=" "];
  Node31 -> Node63 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CoveredBySubRegs\nHasDisjunctSubRegs" ,fontname="Helvetica"];
  Node31 -> Node5 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" StressSched" ,fontname="Helvetica"];
  Node72 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MLI" ,fontname="Helvetica"];
  Node72 [label="llvm::MachineLoopInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineLoopInfo.html",tooltip=" "];
  Node73 -> Node72 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node73 [label="llvm::MachineFunctionPass",height=0.2,width=0.4,color="red",URL="$classllvm_1_1MachineFunctionPass.html",tooltip="MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa..."];
  Node48 -> Node72 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" ID" ,fontname="Helvetica"];
  Node76 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MFI" ,fontname="Helvetica"];
  Node76 [label="llvm::MachineFrameInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineFrameInfo.html",tooltip="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted."];
  Node77 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedModel" ,fontname="Helvetica"];
  Node77 [label="llvm::TargetSchedModel",height=0.2,width=0.4,color="black",URL="$classllvm_1_1TargetSchedModel.html",tooltip="Provide an instruction scheduling machine model to CodeGen passes."];
  Node31 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CanHandleTerminators\nRemoveKillFlags\nTrackLaneMasks" ,fontname="Helvetica"];
  Node78 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BB" ,fontname="Helvetica"];
  Node78 [label="llvm::MachineBasicBlock",height=0.2,width=0.4,color="red",URL="$classllvm_1_1MachineBasicBlock.html",tooltip=" "];
  Node88 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" RegionBegin\nRegionEnd" ,fontname="Helvetica"];
  Node88 [label="llvm::MachineInstrBundle\lIterator\< MachineInstr \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineInstrBundleIterator.html",tooltip=" "];
  Node89 -> Node88 [dir="back",color="firebrick4",fontsize="10",style="solid",fontname="Helvetica"];
  Node89 [label="llvm::MachineInstrBundle\lIteratorHelper\< IsReverse \>",height=0.2,width=0.4,color="black",URL="$structllvm_1_1MachineInstrBundleIteratorHelper.html",tooltip=" "];
  Node90 -> Node88 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< MachineInstr \>" ,fontname="Helvetica"];
  Node90 [label="llvm::MachineInstrBundle\lIterator\< Ty, IsReverse \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1MachineInstrBundleIterator.html",tooltip="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...."];
  Node89 -> Node90 [dir="back",color="firebrick4",fontsize="10",style="solid",fontname="Helvetica"];
  Node19 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NumRegionInstrs" ,fontname="Helvetica"];
  Node91 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MISUnitMap" ,fontname="Helvetica"];
  Node91 [label="llvm::DenseMap\< llvm\l::MachineInstr *, llvm\l::SUnit * \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1DenseMap.html",tooltip=" "];
  Node96 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Defs\nUses" ,fontname="Helvetica"];
  Node96 [label="llvm::SparseMultiSet\l\< PhysRegSUOper, identity\l\< unsigned \>, uint16_t \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SparseMultiSet.html",tooltip=" "];
  Node97 -> Node96 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< PhysRegSUOper, identity\l\< unsigned \>, uint16_t \>" ,fontname="Helvetica"];
  Node97 [label="llvm::SparseMultiSet\l\< ValueT, KeyFunctorT,\l SparseT \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SparseMultiSet.html",tooltip="Fast multiset implementation for objects that can be identified by small unsigned keys."];
  Node98 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CurrentVRegDefs" ,fontname="Helvetica"];
  Node98 [label="llvm::SparseMultiSet\l\< VReg2SUnit, VirtReg2Index\lFunctor \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SparseMultiSet.html",tooltip=" "];
  Node97 -> Node98 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< VReg2SUnit, VirtReg2Index\lFunctor \>" ,fontname="Helvetica"];
  Node99 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CurrentVRegUses" ,fontname="Helvetica"];
  Node99 [label="llvm::SparseMultiSet\l\< VReg2SUnitOperIdx,\l VirtReg2IndexFunctor \>",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SparseMultiSet.html",tooltip=" "];
  Node97 -> Node99 [dir="back",color="orange",fontsize="10",style="dashed",label=" \< VReg2SUnitOperIdx,\l VirtReg2IndexFunctor \>" ,fontname="Helvetica"];
  Node100 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" AAForDep" ,fontname="Helvetica"];
  Node100 [label="llvm::AAResults",height=0.2,width=0.4,color="black",URL="$classllvm_1_1AAResults.html",tooltip=" "];
  Node56 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BarrierChain" ,fontname="Helvetica"];
  Node101 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" UnknownValue" ,fontname="Helvetica"];
  Node101 [label="llvm::UndefValue",height=0.2,width=0.4,color="red",URL="$classllvm_1_1UndefValue.html",tooltip="'undef' values are things that do not have specified contents."];
  Node106 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Topo" ,fontname="Helvetica"];
  Node106 [label="llvm::ScheduleDAGTopologicalSort",height=0.2,width=0.4,color="black",URL="$classllvm_1_1ScheduleDAGTopologicalSort.html",tooltip="This class can compute a topological ordering for SUnits and provides methods for dynamically updatin..."];
  Node107 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DbgValues" ,fontname="Helvetica"];
  Node107 [label="vector\< std::pair\<\l MachineInstr *, MachineInstr * \> \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node108 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" FirstDbgValue" ,fontname="Helvetica"];
  Node108 [label="llvm::MachineInstr",height=0.2,width=0.4,color="red",URL="$classllvm_1_1MachineInstr.html",tooltip="Representation of each machine instruction."];
  Node111 -> Node4 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" LiveRegs" ,fontname="Helvetica"];
  Node111 [label="llvm::LivePhysRegs",height=0.2,width=0.4,color="black",URL="$classllvm_1_1LivePhysRegs.html",tooltip="A set of physical registers with utility functions to track liveness when walking backward/forward th..."];
  Node100 -> Node3 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" AA" ,fontname="Helvetica"];
  Node112 -> Node3 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" LIS" ,fontname="Helvetica"];
  Node112 [label="llvm::LiveIntervals",height=0.2,width=0.4,color="black",URL="$classllvm_1_1LiveIntervals.html",tooltip=" "];
  Node73 -> Node112 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node48 -> Node112 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" ID" ,fontname="Helvetica"];
  Node113 -> Node3 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SchedImpl" ,fontname="Helvetica"];
  Node113 [label="unique_ptr\< llvm::Machine\lSchedStrategy \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node114 -> Node3 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" Mutations" ,fontname="Helvetica"];
  Node114 [label="vector\< std::unique\l_ptr\< llvm::ScheduleDAGMutation \> \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node88 -> Node3 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" CurrentBottom\nCurrentTop" ,fontname="Helvetica"];
  Node56 -> Node3 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NextClusterPred\nNextClusterSucc" ,fontname="Helvetica"];
  Node19 -> Node3 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" NumInstrsScheduled" ,fontname="Helvetica"];
  Node115 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" RegClassInfo" ,fontname="Helvetica"];
  Node115 [label="llvm::RegisterClassInfo",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RegisterClassInfo.html",tooltip=" "];
  Node116 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DFSResult" ,fontname="Helvetica"];
  Node116 [label="llvm::SchedDFSResult",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SchedDFSResult.html",tooltip="Compute the values of each DAG node for various metrics during DFS."];
  Node117 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" ScheduledTrees" ,fontname="Helvetica"];
  Node117 [label="llvm::BitVector",height=0.2,width=0.4,color="black",URL="$classllvm_1_1BitVector.html",tooltip=" "];
  Node88 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" LiveRegionEnd" ,fontname="Helvetica"];
  Node98 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" VRegUses" ,fontname="Helvetica"];
  Node118 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" SUPressureDiffs" ,fontname="Helvetica"];
  Node118 [label="llvm::PressureDiffs",height=0.2,width=0.4,color="black",URL="$classllvm_1_1PressureDiffs.html",tooltip="Array of PressureDiffs."];
  Node31 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" DisconnectedComponentsRenamed\nShouldTrackLaneMasks\nShouldTrackPressure" ,fontname="Helvetica"];
  Node119 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BotPressure\nRegPressure\nTopPressure" ,fontname="Helvetica"];
  Node119 [label="llvm::IntervalPressure",height=0.2,width=0.4,color="black",URL="$structllvm_1_1IntervalPressure.html",tooltip="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx."];
  Node120 -> Node119 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node120 [label="llvm::RegisterPressure",height=0.2,width=0.4,color="black",URL="$structllvm_1_1RegisterPressure.html",tooltip="Base class for register pressure results."];
  Node121 -> Node120 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" MaxSetPressure" ,fontname="Helvetica"];
  Node121 [label="vector\< unsigned \>",height=0.2,width=0.4,color="black",tooltip=" "];
  Node122 -> Node120 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" LiveInRegs\nLiveOutRegs" ,fontname="Helvetica"];
  Node122 [label="llvm::SmallVector\<\l llvm::RegisterMaskPair, 8 \>",height=0.2,width=0.4,color="red",URL="$classllvm_1_1SmallVector.html",tooltip=" "];
  Node125 -> Node119 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BottomIdx\nTopIdx" ,fontname="Helvetica"];
  Node125 [label="llvm::SlotIndex",height=0.2,width=0.4,color="black",URL="$classllvm_1_1SlotIndex.html",tooltip="SlotIndex - An opaque wrapper around machine indexes."];
  Node126 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" BotRPTracker\nRPTracker\nTopRPTracker" ,fontname="Helvetica"];
  Node126 [label="llvm::RegPressureTracker",height=0.2,width=0.4,color="black",URL="$classllvm_1_1RegPressureTracker.html",tooltip="Track the current register pressure at some position in the instruction stream, and remember the high..."];
  Node127 -> Node2 [dir="back",color="darkorchid3",fontsize="10",style="dashed",label=" RegionCriticalPSets" ,fontname="Helvetica"];
  Node127 [label="vector\< llvm::PressureChange \>",height=0.2,width=0.4,color="black",tooltip=" "];
}
