

================================================================
== Vivado HLS Report for 'poly_Rq_sum_zero_fro'
================================================================
* Date:           Tue Aug 25 18:33:47 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.384|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2872|  2872|  2872|  2872|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1230|  1230|         3|          -|          -|   410|    no    |
        |- Loop 2  |  1640|  1640|         2|          -|          -|   820|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     187|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     140|
|Register         |        -|      -|      81|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      81|     327|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_10_fu_170_p2        |     +    |      0|  0|  16|           9|           1|
    |i_11_fu_300_p2        |     +    |      0|  0|  17|          10|           1|
    |phitmp_fu_337_p2      |     +    |      0|  0|  19|          12|          12|
    |r_coeffs_d1           |     +    |      0|  0|  23|          16|          16|
    |tmp_16_i_fu_258_p2    |     +    |      0|  0|  19|           2|          12|
    |tmp_6_i_fu_203_p2     |     +    |      0|  0|  19|           1|          12|
    |tmp_cast_fu_311_p2    |     -    |      0|  0|  19|           1|          12|
    |tmp_i_fu_188_p2       |     -    |      0|  0|  19|          12|          12|
    |exitcond_fu_294_p2    |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_i_fu_164_p2  |   icmp   |      0|  0|  13|           9|           8|
    |tmp_21_i_fu_284_p2    |    or    |      0|  0|  10|          10|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 187|          92|          96|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_address0         |  15|          3|   11|         33|
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_i_reg_126        |   9|          2|    9|         18|
    |i_reg_149          |   9|          2|   10|         20|
    |r_coeffs_address0  |  33|          6|   10|         60|
    |r_coeffs_d0        |  27|          5|   16|         80|
    |tmp_reg_138        |   9|          2|   12|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 140|         27|   69|        242|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   6|   0|    6|          0|
    |i_10_reg_346      |   9|   0|    9|          0|
    |i_11_reg_390      |  10|   0|   10|          0|
    |i_i_reg_126       |   9|   0|    9|          0|
    |i_reg_149         |  10|   0|   10|          0|
    |tmp_12_i_reg_372  |   9|   0|   10|          1|
    |tmp_15_i_reg_377  |   4|   0|    4|          0|
    |tmp_i_reg_351     |  12|   0|   12|          0|
    |tmp_reg_138       |  12|   0|   12|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  81|   0|   82|          1|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Rq_sum_zero_fro | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Rq_sum_zero_fro | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Rq_sum_zero_fro | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Rq_sum_zero_fro | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Rq_sum_zero_fro | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Rq_sum_zero_fro | return value |
|r_coeffs_address0  | out |   10|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_q0        |  in |   16|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_address1  | out |   10|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_we1       | out |    1|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_d1        | out |   16|  ap_memory |       r_coeffs       |     array    |
|r_coeffs_q1        |  in |   16|  ap_memory |       r_coeffs       |     array    |
|a_address0         | out |   11|  ap_memory |           a          |     array    |
|a_ce0              | out |    1|  ap_memory |           a          |     array    |
|a_q0               |  in |    8|  ap_memory |           a          |     array    |
|a_address1         | out |   11|  ap_memory |           a          |     array    |
|a_ce1              | out |    1|  ap_memory |           a          |     array    |
|a_q1               |  in |    8|  ap_memory |           a          |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
	5  / (exitcond_i)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [packq.c:18->packq.c:33]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.31>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %0 ], [ %i_10, %2 ]"   --->   Operation 8 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_i_cast3 = zext i9 %i_i to i12" [packq.c:18->packq.c:33]   --->   Operation 9 'zext' 'i_i_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.34ns)   --->   "%exitcond_i = icmp eq i9 %i_i, -102" [packq.c:18->packq.c:33]   --->   Operation 10 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%i_10 = add i9 %i_i, 1" [packq.c:18->packq.c:33]   --->   Operation 12 'add' 'i_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Sq_frombytes.exit, label %2" [packq.c:18->packq.c:33]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i, i2 0)" [packq.c:20->packq.c:33]   --->   Operation 14 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i11 %p_shl_i to i12" [packq.c:20->packq.c:33]   --->   Operation 15 'zext' 'p_shl_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "%tmp_i = sub i12 %p_shl_i_cast, %i_i_cast3" [packq.c:20->packq.c:33]   --->   Operation 16 'sub' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i12 %tmp_i to i32" [packq.c:20->packq.c:33]   --->   Operation 17 'sext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i_34 = zext i32 %tmp_i_cast to i64" [packq.c:20->packq.c:33]   --->   Operation 18 'zext' 'tmp_i_34' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1230 x i8]* %a, i64 0, i64 %tmp_i_34" [packq.c:20->packq.c:33]   --->   Operation 19 'getelementptr' 'a_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:20->packq.c:33]   --->   Operation 20 'load' 'a_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_2 : Operation 21 [1/1] (1.77ns)   --->   "%tmp_6_i = add i12 1, %tmp_i" [packq.c:20->packq.c:33]   --->   Operation 21 'add' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_6_i_cast = sext i12 %tmp_6_i to i32" [packq.c:20->packq.c:33]   --->   Operation 22 'sext' 'tmp_6_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7_i = zext i32 %tmp_6_i_cast to i64" [packq.c:20->packq.c:33]   --->   Operation 23 'zext' 'tmp_7_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1230 x i8]* %a, i64 0, i64 %tmp_7_i" [packq.c:20->packq.c:33]   --->   Operation 24 'getelementptr' 'a_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:20->packq.c:33]   --->   Operation 25 'load' 'a_load_1' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 820" [packq.c:36]   --->   Operation 26 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [packq.c:36]   --->   Operation 27 'store' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %3" [packq.c:37]   --->   Operation 28 'br' <Predicate = (exitcond_i)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%a_load = load i8* %a_addr, align 1" [packq.c:20->packq.c:33]   --->   Operation 29 'load' 'a_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_3 : Operation 30 [1/2] (2.77ns)   --->   "%a_load_1 = load i8* %a_addr_1, align 1" [packq.c:20->packq.c:33]   --->   Operation 30 'load' 'a_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i8 %a_load_1 to i4" [packq.c:20->packq.c:33]   --->   Operation 31 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4_i = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %tmp_75, i8 %a_load)" [packq.c:20->packq.c:33]   --->   Operation 32 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11_i = zext i12 %tmp_4_i to i16" [packq.c:20->packq.c:33]   --->   Operation 33 'zext' 'tmp_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_12_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i, i1 false)" [packq.c:20->packq.c:33]   --->   Operation 34 'bitconcatenate' 'tmp_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_13_i = zext i10 %tmp_12_i to i64" [packq.c:20->packq.c:33]   --->   Operation 35 'zext' 'tmp_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_13_i" [packq.c:20->packq.c:33]   --->   Operation 36 'getelementptr' 'r_coeffs_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.77ns)   --->   "store i16 %tmp_11_i, i16* %r_coeffs_addr_10, align 2" [packq.c:20->packq.c:33]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_15_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_load_1, i32 4, i32 7)" [packq.c:21->packq.c:33]   --->   Operation 38 'partselect' 'tmp_15_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.77ns)   --->   "%tmp_16_i = add i12 2, %tmp_i" [packq.c:21->packq.c:33]   --->   Operation 39 'add' 'tmp_16_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_16_i_cast = sext i12 %tmp_16_i to i32" [packq.c:21->packq.c:33]   --->   Operation 40 'sext' 'tmp_16_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17_i = zext i32 %tmp_16_i_cast to i64" [packq.c:21->packq.c:33]   --->   Operation 41 'zext' 'tmp_17_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1230 x i8]* %a, i64 0, i64 %tmp_17_i" [packq.c:21->packq.c:33]   --->   Operation 42 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:21->packq.c:33]   --->   Operation 43 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 44 [1/2] (2.77ns)   --->   "%a_load_2 = load i8* %a_addr_2, align 1" [packq.c:21->packq.c:33]   --->   Operation 44 'load' 'a_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_20_i = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %a_load_2, i4 %tmp_15_i)" [packq.c:21->packq.c:33]   --->   Operation 45 'bitconcatenate' 'tmp_20_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_20_i_cast = zext i12 %tmp_20_i to i16" [packq.c:21->packq.c:33]   --->   Operation 46 'zext' 'tmp_20_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_21_i = or i10 %tmp_12_i, 1" [packq.c:21->packq.c:33]   --->   Operation 47 'or' 'tmp_21_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_22_i = zext i10 %tmp_21_i to i64" [packq.c:21->packq.c:33]   --->   Operation 48 'zext' 'tmp_22_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%r_coeffs_addr_11 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_22_i" [packq.c:21->packq.c:33]   --->   Operation 49 'getelementptr' 'r_coeffs_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.77ns)   --->   "store i16 %tmp_20_i_cast, i16* %r_coeffs_addr_11, align 2" [packq.c:21->packq.c:33]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [packq.c:18->packq.c:33]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.55>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = phi i12 [ 0, %poly_Sq_frombytes.exit ], [ %phitmp, %4 ]" [packq.c:41]   --->   Operation 52 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %poly_Sq_frombytes.exit ], [ %i_11, %4 ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -204" [packq.c:37]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 820, i64 820, i64 820)"   --->   Operation 55 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.74ns)   --->   "%i_11 = add i10 %i, 1" [packq.c:37]   --->   Operation 56 'add' 'i_11' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [packq.c:37]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [packq.c:39]   --->   Operation 58 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r_coeffs_addr_12 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [packq.c:39]   --->   Operation 59 'getelementptr' 'r_coeffs_addr_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_12, align 2" [packq.c:39]   --->   Operation 60 'load' 'r_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_5 : Operation 61 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [packq.c:39]   --->   Operation 61 'load' 'r_coeffs_load_5' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_5 : Operation 62 [1/1] (1.77ns)   --->   "%tmp_cast = sub i12 0, %tmp" [packq.c:41]   --->   Operation 62 'sub' 'tmp_cast' <Predicate = (exitcond)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i12 %tmp_cast to i16" [packq.c:41]   --->   Operation 63 'zext' 'tmp_63_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.77ns)   --->   "store i16 %tmp_63_cast, i16* %r_coeffs_addr, align 2" [packq.c:41]   --->   Operation 64 'store' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [packq.c:42]   --->   Operation 65 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.38>
ST_6 : Operation 66 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_12, align 2" [packq.c:39]   --->   Operation 66 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_6 : Operation 67 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [packq.c:39]   --->   Operation 67 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i16 %r_coeffs_load_5 to i12" [packq.c:39]   --->   Operation 68 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i16 %r_coeffs_load to i12" [packq.c:39]   --->   Operation 69 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.84ns)   --->   "%tmp_60 = add i16 %r_coeffs_load_5, %r_coeffs_load" [packq.c:39]   --->   Operation 70 'add' 'tmp_60' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (2.77ns)   --->   "store i16 %tmp_60, i16* %r_coeffs_addr, align 2" [packq.c:39]   --->   Operation 71 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1262> <RAM>
ST_6 : Operation 72 [1/1] (1.77ns)   --->   "%phitmp = add i12 %tmp_77, %tmp_76" [packq.c:37]   --->   Operation 72 'add' 'phitmp' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [packq.c:37]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7       (br               ) [ 0111100]
i_i              (phi              ) [ 0011000]
i_i_cast3        (zext             ) [ 0000000]
exitcond_i       (icmp             ) [ 0011100]
empty            (speclooptripcount) [ 0000000]
i_10             (add              ) [ 0111100]
StgValue_13      (br               ) [ 0000000]
p_shl_i          (bitconcatenate   ) [ 0000000]
p_shl_i_cast     (zext             ) [ 0000000]
tmp_i            (sub              ) [ 0001000]
tmp_i_cast       (sext             ) [ 0000000]
tmp_i_34         (zext             ) [ 0000000]
a_addr           (getelementptr    ) [ 0001000]
tmp_6_i          (add              ) [ 0000000]
tmp_6_i_cast     (sext             ) [ 0000000]
tmp_7_i          (zext             ) [ 0000000]
a_addr_1         (getelementptr    ) [ 0001000]
r_coeffs_addr    (getelementptr    ) [ 0000011]
StgValue_27      (store            ) [ 0000000]
StgValue_28      (br               ) [ 0011111]
a_load           (load             ) [ 0000000]
a_load_1         (load             ) [ 0000000]
tmp_75           (trunc            ) [ 0000000]
tmp_4_i          (bitconcatenate   ) [ 0000000]
tmp_11_i         (zext             ) [ 0000000]
tmp_12_i         (bitconcatenate   ) [ 0000100]
tmp_13_i         (zext             ) [ 0000000]
r_coeffs_addr_10 (getelementptr    ) [ 0000000]
StgValue_37      (store            ) [ 0000000]
tmp_15_i         (partselect       ) [ 0000100]
tmp_16_i         (add              ) [ 0000000]
tmp_16_i_cast    (sext             ) [ 0000000]
tmp_17_i         (zext             ) [ 0000000]
a_addr_2         (getelementptr    ) [ 0000100]
a_load_2         (load             ) [ 0000000]
tmp_20_i         (bitconcatenate   ) [ 0000000]
tmp_20_i_cast    (zext             ) [ 0000000]
tmp_21_i         (or               ) [ 0000000]
tmp_22_i         (zext             ) [ 0000000]
r_coeffs_addr_11 (getelementptr    ) [ 0000000]
StgValue_50      (store            ) [ 0000000]
StgValue_51      (br               ) [ 0111100]
tmp              (phi              ) [ 0000010]
i                (phi              ) [ 0000010]
exitcond         (icmp             ) [ 0000011]
empty_35         (speclooptripcount) [ 0000000]
i_11             (add              ) [ 0010011]
StgValue_57      (br               ) [ 0000000]
tmp_s            (zext             ) [ 0000000]
r_coeffs_addr_12 (getelementptr    ) [ 0000001]
tmp_cast         (sub              ) [ 0000000]
tmp_63_cast      (zext             ) [ 0000000]
StgValue_64      (store            ) [ 0000000]
StgValue_65      (ret              ) [ 0000000]
r_coeffs_load    (load             ) [ 0000000]
r_coeffs_load_5  (load             ) [ 0000000]
tmp_76           (trunc            ) [ 0000000]
tmp_77           (trunc            ) [ 0000000]
tmp_60           (add              ) [ 0000000]
StgValue_71      (store            ) [ 0000000]
phitmp           (add              ) [ 0010011]
StgValue_73      (br               ) [ 0010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="a_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="11" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
<pin id="73" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_1/2 a_load_2/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="a_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="r_coeffs_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="11" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="1"/>
<pin id="122" dir="0" index="4" bw="10" slack="0"/>
<pin id="123" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
<pin id="125" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_27/2 StgValue_37/3 StgValue_50/4 r_coeffs_load/5 r_coeffs_load_5/5 StgValue_64/5 StgValue_71/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="r_coeffs_addr_10_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_10/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_addr_2_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_coeffs_addr_11_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_11/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_coeffs_addr_12_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_12/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="1"/>
<pin id="128" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="9" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="1"/>
<pin id="140" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="12" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="1"/>
<pin id="151" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_i_cast3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_i_cast3/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_10_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_shl_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="9" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_shl_i_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_i_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_i_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_i_34_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_34/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_6_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_6_i_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_i_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_7_i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_75_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_11_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_i/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_12_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="9" slack="1"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_i/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_13_i_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_i/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_15_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="0" index="3" bw="4" slack="0"/>
<pin id="253" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15_i/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_16_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="1"/>
<pin id="261" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16_i/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_16_i_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_i_cast/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_17_i_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_20_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="1"/>
<pin id="276" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_i/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_20_i_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i_cast/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_21_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="0" index="1" bw="10" slack="0"/>
<pin id="287" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_21_i/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_22_i_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_i/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="exitcond_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_11_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="12" slack="0"/>
<pin id="314" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_63_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_76_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_77_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_60_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="phitmp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/6 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_10_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="9" slack="0"/>
<pin id="348" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="1"/>
<pin id="353" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="356" class="1005" name="a_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="1"/>
<pin id="358" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="a_addr_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="1"/>
<pin id="363" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="r_coeffs_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_12_i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="1"/>
<pin id="374" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_15_i_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="382" class="1005" name="a_addr_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="1"/>
<pin id="384" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_11_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="395" class="1005" name="r_coeffs_addr_12_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_12 "/>
</bind>
</comp>

<comp id="400" class="1005" name="phitmp_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="1"/>
<pin id="402" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="75" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="130" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="130" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="130" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="130" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="160" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="221"><net_src comp="57" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="57" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="126" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="57" pin="7"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="57" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="298"><net_src comp="153" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="153" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="153" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="142" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="325"><net_src comp="83" pin="7"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="83" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="83" pin="7"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="83" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="330" pin="2"/><net_sink comp="83" pin=4"/></net>

<net id="341"><net_src comp="326" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="170" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="354"><net_src comp="188" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="359"><net_src comp="50" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="364"><net_src comp="63" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="369"><net_src comp="75" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="375"><net_src comp="235" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="380"><net_src comp="248" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="385"><net_src comp="98" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="393"><net_src comp="300" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="398"><net_src comp="114" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="403"><net_src comp="337" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {2 3 4 5 6 }
	Port: a | {}
 - Input state : 
	Port: poly_Rq_sum_zero_fro : r_coeffs | {5 6 }
	Port: poly_Rq_sum_zero_fro : a | {2 3 4 }
  - Chain level:
	State 1
	State 2
		i_i_cast3 : 1
		exitcond_i : 1
		i_10 : 1
		StgValue_13 : 2
		p_shl_i : 1
		p_shl_i_cast : 2
		tmp_i : 3
		tmp_i_cast : 4
		tmp_i_34 : 5
		a_addr : 6
		a_load : 7
		tmp_6_i : 4
		tmp_6_i_cast : 5
		tmp_7_i : 6
		a_addr_1 : 7
		a_load_1 : 8
		StgValue_27 : 1
	State 3
		tmp_75 : 1
		tmp_4_i : 2
		tmp_11_i : 3
		tmp_13_i : 1
		r_coeffs_addr_10 : 2
		StgValue_37 : 4
		tmp_15_i : 1
		tmp_16_i_cast : 1
		tmp_17_i : 2
		a_addr_2 : 3
		a_load_2 : 4
	State 4
		tmp_20_i : 1
		tmp_20_i_cast : 2
		r_coeffs_addr_11 : 1
		StgValue_50 : 2
	State 5
		exitcond : 1
		i_11 : 1
		StgValue_57 : 2
		tmp_s : 1
		r_coeffs_addr_12 : 2
		r_coeffs_load : 3
		tmp_cast : 1
		tmp_63_cast : 2
		StgValue_64 : 3
	State 6
		tmp_76 : 1
		tmp_77 : 1
		tmp_60 : 1
		StgValue_71 : 2
		phitmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      i_10_fu_170     |    0    |    16   |
|          |    tmp_6_i_fu_203    |    0    |    19   |
|    add   |    tmp_16_i_fu_258   |    0    |    19   |
|          |      i_11_fu_300     |    0    |    17   |
|          |     tmp_60_fu_330    |    0    |    23   |
|          |     phitmp_fu_337    |    0    |    19   |
|----------|----------------------|---------|---------|
|    sub   |     tmp_i_fu_188     |    0    |    18   |
|          |    tmp_cast_fu_311   |    0    |    19   |
|----------|----------------------|---------|---------|
|   icmp   |   exitcond_i_fu_164  |    0    |    13   |
|          |    exitcond_fu_294   |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   i_i_cast3_fu_160   |    0    |    0    |
|          |  p_shl_i_cast_fu_184 |    0    |    0    |
|          |    tmp_i_34_fu_198   |    0    |    0    |
|          |    tmp_7_i_fu_213    |    0    |    0    |
|          |    tmp_11_i_fu_230   |    0    |    0    |
|   zext   |    tmp_13_i_fu_243   |    0    |    0    |
|          |    tmp_17_i_fu_267   |    0    |    0    |
|          | tmp_20_i_cast_fu_279 |    0    |    0    |
|          |    tmp_22_i_fu_289   |    0    |    0    |
|          |     tmp_s_fu_306     |    0    |    0    |
|          |  tmp_63_cast_fu_317  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    p_shl_i_fu_176    |    0    |    0    |
|bitconcatenate|    tmp_4_i_fu_222    |    0    |    0    |
|          |    tmp_12_i_fu_235   |    0    |    0    |
|          |    tmp_20_i_fu_272   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   tmp_i_cast_fu_194  |    0    |    0    |
|   sext   |  tmp_6_i_cast_fu_209 |    0    |    0    |
|          | tmp_16_i_cast_fu_263 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_75_fu_218    |    0    |    0    |
|   trunc  |     tmp_76_fu_322    |    0    |    0    |
|          |     tmp_77_fu_326    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    tmp_15_i_fu_248   |    0    |    0    |
|----------|----------------------|---------|---------|
|    or    |    tmp_21_i_fu_284   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   176   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    a_addr_1_reg_361    |   11   |
|    a_addr_2_reg_382    |   11   |
|     a_addr_reg_356     |   11   |
|      i_10_reg_346      |    9   |
|      i_11_reg_390      |   10   |
|       i_i_reg_126      |    9   |
|        i_reg_149       |   10   |
|     phitmp_reg_400     |   12   |
|r_coeffs_addr_12_reg_395|   10   |
|  r_coeffs_addr_reg_366 |   10   |
|    tmp_12_i_reg_372    |   10   |
|    tmp_15_i_reg_377    |    4   |
|      tmp_i_reg_351     |   12   |
|       tmp_reg_138      |   12   |
+------------------------+--------+
|          Total         |   141  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_57 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_83 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_83 |  p1  |   4  |  16  |   64   ||    21   |
|    i_i_reg_126   |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   186  ||  7.564  ||    93   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   176  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   93   |
|  Register |    -   |   141  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   141  |   269  |
+-----------+--------+--------+--------+
