{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491655235981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491655235987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 20:40:35 2017 " "Processing started: Sat Apr 08 20:40:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491655235987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655235987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655235987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491655236269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491655236269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT10-behav " "Found design unit 1: CNT10-behav" {  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246412 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNT10 " "Found entity 1: CNT10" {  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTCTL-behav " "Found design unit 1: TESTCTL-behav" {  } { { "TESTCTL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/TESTCTL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246413 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTCTL " "Found entity 1: TESTCTL" {  } { { "TESTCTL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/TESTCTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQTEST-struc " "Found design unit 1: FREQTEST-struc" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246414 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQTEST " "Found entity 1: FREQTEST" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg24b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg24b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG24B-behav " "Found design unit 1: REG24B-behav" {  } { { "REG24B.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/REG24B.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246415 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG24B " "Found entity 1: REG24B" {  } { { "REG24B.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/REG24B.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG8-behav " "Found design unit 1: SEG8-behav" {  } { { "SEG8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/SEG8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246416 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG8 " "Found entity 1: SEG8" {  } { { "SEG8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/SEG8.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREQ-behav " "Found design unit 1: DIVFREQ-behav" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246418 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ " "Found entity 1: DIVFREQ" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER3TO8-behav " "Found design unit 1: DECODER3TO8-behav" {  } { { "DECODER3TO8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DECODER3TO8.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246419 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER3TO8 " "Found entity 1: DECODER3TO8" {  } { { "DECODER3TO8.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DECODER3TO8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDCTRL-behav " "Found design unit 1: LEDCTRL-behav" {  } { { "LEDCTRL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/LEDCTRL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246420 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDCTRL " "Found entity 1: LEDCTRL" {  } { { "LEDCTRL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/LEDCTRL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491655246420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655246420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FREQTEST " "Elaborating entity \"FREQTEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491655246449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ DIVFREQ:U0 " "Elaborating entity \"DIVFREQ\" for hierarchy \"DIVFREQ:U0\"" {  } { { "FREQTEST.vhd" "U0" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655246460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTCTL TESTCTL:U1 " "Elaborating entity \"TESTCTL\" for hierarchy \"TESTCTL:U1\"" {  } { { "FREQTEST.vhd" "U1" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655246489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG24B REG24B:U2 " "Elaborating entity \"REG24B\" for hierarchy \"REG24B:U2\"" {  } { { "FREQTEST.vhd" "U2" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655246490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT10 CNT10:U3 " "Elaborating entity \"CNT10\" for hierarchy \"CNT10:U3\"" {  } { { "FREQTEST.vhd" "U3" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655246491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDCTRL LEDCTRL:U9 " "Elaborating entity \"LEDCTRL\" for hierarchy \"LEDCTRL:U9\"" {  } { { "FREQTEST.vhd" "U9" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655246493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER3TO8 DECODER3TO8:U10 " "Elaborating entity \"DECODER3TO8\" for hierarchy \"DECODER3TO8:U10\"" {  } { { "FREQTEST.vhd" "U10" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655246505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG8 SEG8:U11 " "Elaborating entity \"SEG8\" for hierarchy \"SEG8:U11\"" {  } { { "FREQTEST.vhd" "U11" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655246505 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1491655247010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DUAN\[7\] VCC " "Pin \"DUAN\[7\]\" is stuck at VCC" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491655247101 "|FREQTEST|DUAN[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491655247101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491655247197 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491655247780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491655247780 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSIN " "No output dependent on input pin \"FSIN\"" {  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491655247833 "|FREQTEST|FSIN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1491655247833 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491655247834 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491655247834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491655247834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491655247834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491655247866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 20:40:47 2017 " "Processing ended: Sat Apr 08 20:40:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491655247866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491655247866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491655247866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491655247866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1491655249064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491655249071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 20:40:48 2017 " "Processing started: Sat Apr 08 20:40:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491655249071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491655249071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491655249072 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1491655249169 ""}
{ "Info" "0" "" "Project  = Digital-Frequency-Meter" {  } {  } 0 0 "Project  = Digital-Frequency-Meter" 0 0 "Fitter" 0 0 1491655249169 ""}
{ "Info" "0" "" "Revision = Digital-Frequency-Meter" {  } {  } 0 0 "Revision = Digital-Frequency-Meter" 0 0 "Fitter" 0 0 1491655249169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1491655249234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1491655249235 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital-Frequency-Meter EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"Digital-Frequency-Meter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491655249255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491655249330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491655249330 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491655249448 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1491655249534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1491655249534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1491655249534 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491655249534 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1491655249536 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1491655249536 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1491655249536 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1491655249536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491655249536 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 16 " "No exact pin location assignment(s) for 1 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491655249833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital-Frequency-Meter.sdc " "Synopsys Design Constraints File file not found: 'Digital-Frequency-Meter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491655250038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491655250039 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491655250042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491655250043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491655250043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250060 ""}  } { { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TESTCTL:U1\|Div2CLK  " "Automatically promoted node TESTCTL:U1\|Div2CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TESTCTL:U1\|CLR_CNT " "Destination node TESTCTL:U1\|CLR_CNT" {  } { { "TESTCTL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/TESTCTL.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TESTCTL:U1\|Div2CLK~0 " "Destination node TESTCTL:U1\|Div2CLK~0" {  } { { "TESTCTL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/TESTCTL.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250060 ""}  } { { "TESTCTL.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/TESTCTL.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ:U0\|CO4  " "Automatically promoted node DIVFREQ:U0\|CO4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ:U0\|CO4~0 " "Destination node DIVFREQ:U0\|CO4~0" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 203 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250060 ""}  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ:U0\|CO2  " "Automatically promoted node DIVFREQ:U0\|CO2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CNT10:U3\|CQI\[1\] " "Destination node CNT10:U3\|CQI\[1\]" {  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 61 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CNT10:U3\|CQI\[2\] " "Destination node CNT10:U3\|CQI\[2\]" {  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CNT10:U3\|CQI\[3\] " "Destination node CNT10:U3\|CQI\[3\]" {  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250060 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ:U0\|CO2~0 " "Destination node DIVFREQ:U0\|CO2~0" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250060 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250060 ""}  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250060 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ:U0\|CO0  " "Automatically promoted node DIVFREQ:U0\|CO0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ:U0\|CO0~0 " "Destination node DIVFREQ:U0\|CO0~0" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250061 ""}  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ:U0\|CO1  " "Automatically promoted node DIVFREQ:U0\|CO1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ:U0\|CO1~0 " "Destination node DIVFREQ:U0\|CO1~0" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250061 ""}  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ:U0\|CO3  " "Automatically promoted node DIVFREQ:U0\|CO3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ:U0\|CO3~0 " "Destination node DIVFREQ:U0\|CO3~0" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250061 ""}  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ:U0\|CO5  " "Automatically promoted node DIVFREQ:U0\|CO5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ:U0\|CO5~0 " "Destination node DIVFREQ:U0\|CO5~0" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250061 ""}  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ:U0\|CO6  " "Automatically promoted node DIVFREQ:U0\|CO6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250061 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ:U0\|CO6~0 " "Destination node DIVFREQ:U0\|CO6~0" {  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1491655250061 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1491655250061 ""}  } { { "DIVFREQ.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/DIVFREQ.vhd" 103 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250061 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CNT10:U7\|Equal0  " "Automatically promoted node CNT10:U7\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1491655250062 ""}  } { { "CNT10.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/CNT10.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491655250062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491655250268 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491655250269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491655250269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491655250270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491655250270 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491655250271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491655250271 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491655250271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491655250272 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491655250272 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491655250272 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1491655250274 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1491655250274 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1491655250274 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 9 18 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 5 20 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 14 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1491655250275 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1491655250275 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1491655250275 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491655250287 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1491655250289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491655250736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491655250796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491655250808 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491655251372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491655251372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491655251593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491655252223 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491655252223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491655253359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491655253359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491655253363 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491655253491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491655253496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491655253647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491655253647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491655253801 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491655254192 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FSIN 3.3-V LVTTL E16 " "Pin FSIN uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FSIN } } } { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 32 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1491655254468 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL E1 " "Pin CLK uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "FREQTEST.vhd" "" { Text "D:/Develop/FPGA/Project/Digital-Frequency-Meter/FREQTEST.vhd" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Develop/FPGA/Project/Digital-Frequency-Meter/" { { 0 { 0 ""} 0 31 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1491655254468 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1491655254468 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Develop/FPGA/Project/Digital-Frequency-Meter/output_files/Digital-Frequency-Meter.fit.smsg " "Generated suppressed messages file D:/Develop/FPGA/Project/Digital-Frequency-Meter/output_files/Digital-Frequency-Meter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491655254514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1402 " "Peak virtual memory: 1402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491655254879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 20:40:54 2017 " "Processing ended: Sat Apr 08 20:40:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491655254879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491655254879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491655254879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491655254879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491655255933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491655255938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 20:40:55 2017 " "Processing started: Sat Apr 08 20:40:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491655255938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491655255938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491655255938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1491655256213 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1491655256547 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491655256565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491655256720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 20:40:56 2017 " "Processing ended: Sat Apr 08 20:40:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491655256720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491655256720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491655256720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491655256720 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491655257349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491655258007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491655258012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 20:40:57 2017 " "Processing started: Sat Apr 08 20:40:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491655258012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digital-Frequency-Meter -c Digital-Frequency-Meter " "Command: quartus_sta Digital-Frequency-Meter -c Digital-Frequency-Meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1491655258105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital-Frequency-Meter.sdc " "Synopsys Design Constraints File file not found: 'Digital-Frequency-Meter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258507 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258507 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO4 DIVFREQ:U0\|CO4 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO4 DIVFREQ:U0\|CO4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO3 DIVFREQ:U0\|CO3 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO3 DIVFREQ:U0\|CO3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO2 DIVFREQ:U0\|CO2 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO2 DIVFREQ:U0\|CO2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO1 DIVFREQ:U0\|CO1 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO1 DIVFREQ:U0\|CO1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO0 DIVFREQ:U0\|CO0 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO0 DIVFREQ:U0\|CO0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TESTCTL:U1\|Div2CLK TESTCTL:U1\|Div2CLK " "create_clock -period 1.000 -name TESTCTL:U1\|Div2CLK TESTCTL:U1\|Div2CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CNT10:U7\|CQI\[0\] CNT10:U7\|CQI\[0\] " "create_clock -period 1.000 -name CNT10:U7\|CQI\[0\] CNT10:U7\|CQI\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO6 DIVFREQ:U0\|CO6 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO6 DIVFREQ:U0\|CO6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO5 DIVFREQ:U0\|CO5 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO5 DIVFREQ:U0\|CO5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ:U0\|CO7 DIVFREQ:U0\|CO7 " "create_clock -period 1.000 -name DIVFREQ:U0\|CO7 DIVFREQ:U0\|CO7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CNT10:U6\|CQI\[0\] CNT10:U6\|CQI\[0\] " "create_clock -period 1.000 -name CNT10:U6\|CQI\[0\] CNT10:U6\|CQI\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CNT10:U5\|CQI\[0\] CNT10:U5\|CQI\[0\] " "create_clock -period 1.000 -name CNT10:U5\|CQI\[0\] CNT10:U5\|CQI\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CNT10:U4\|CQI\[0\] CNT10:U4\|CQI\[0\] " "create_clock -period 1.000 -name CNT10:U4\|CQI\[0\] CNT10:U4\|CQI\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CNT10:U3\|CQI\[0\] CNT10:U3\|CQI\[0\] " "create_clock -period 1.000 -name CNT10:U3\|CQI\[0\] CNT10:U3\|CQI\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491655258509 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258509 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258514 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1491655258514 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491655258520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491655258541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.200 " "Worst-case setup slack is -3.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200             -21.384 DIVFREQ:U0\|CO4  " "   -3.200             -21.384 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035             -10.813 DIVFREQ:U0\|CO2  " "   -2.035             -10.813 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933              -4.173 DIVFREQ:U0\|CO0  " "   -1.933              -4.173 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.920              -3.640 DIVFREQ:U0\|CO5  " "   -1.920              -3.640 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820              -4.150 DIVFREQ:U0\|CO3  " "   -1.820              -4.150 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819              -3.834 DIVFREQ:U0\|CO1  " "   -1.819              -3.834 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781              -3.821 DIVFREQ:U0\|CO6  " "   -1.781              -3.821 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.715              -6.006 CNT10:U3\|CQI\[0\]  " "   -1.715              -6.006 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460              -5.276 CNT10:U5\|CQI\[0\]  " "   -1.460              -5.276 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454              -5.601 CNT10:U6\|CQI\[0\]  " "   -1.454              -5.601 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375              -5.270 CNT10:U4\|CQI\[0\]  " "   -1.375              -5.270 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350              -2.152 CLK  " "   -1.350              -2.152 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197             -13.623 TESTCTL:U1\|Div2CLK  " "   -1.197             -13.623 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829              -3.287 CNT10:U7\|CQI\[0\]  " "   -0.829              -3.287 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.575               0.000 DIVFREQ:U0\|CO7  " "    2.575               0.000 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.762 " "Worst-case hold slack is -2.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.762              -2.762 DIVFREQ:U0\|CO7  " "   -2.762              -2.762 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 TESTCTL:U1\|Div2CLK  " "    0.191               0.000 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 DIVFREQ:U0\|CO2  " "    0.214               0.000 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 CNT10:U6\|CQI\[0\]  " "    0.277               0.000 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 CNT10:U4\|CQI\[0\]  " "    0.332               0.000 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 CNT10:U5\|CQI\[0\]  " "    0.435               0.000 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 DIVFREQ:U0\|CO4  " "    0.436               0.000 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 DIVFREQ:U0\|CO3  " "    0.452               0.000 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLK  " "    0.453               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 DIVFREQ:U0\|CO0  " "    0.453               0.000 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 DIVFREQ:U0\|CO5  " "    0.453               0.000 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 DIVFREQ:U0\|CO6  " "    0.453               0.000 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 DIVFREQ:U0\|CO1  " "    0.454               0.000 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.807               0.000 CNT10:U3\|CQI\[0\]  " "    0.807               0.000 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 CNT10:U7\|CQI\[0\]  " "    0.915               0.000 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.207 " "Worst-case recovery slack is -1.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -4.828 CNT10:U3\|CQI\[0\]  " "   -1.207              -4.828 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.165              -4.373 DIVFREQ:U0\|CO2  " "   -1.165              -4.373 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054              -4.216 CNT10:U6\|CQI\[0\]  " "   -1.054              -4.216 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795              -3.180 CNT10:U4\|CQI\[0\]  " "   -0.795              -3.180 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770              -3.080 CNT10:U7\|CQI\[0\]  " "   -0.770              -3.080 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740              -2.960 CNT10:U5\|CQI\[0\]  " "   -0.740              -2.960 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.301 " "Worst-case removal slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 CNT10:U7\|CQI\[0\]  " "    0.301               0.000 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 DIVFREQ:U0\|CO2  " "    0.403               0.000 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 CNT10:U5\|CQI\[0\]  " "    0.508               0.000 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 CNT10:U4\|CQI\[0\]  " "    0.646               0.000 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 CNT10:U6\|CQI\[0\]  " "    0.835               0.000 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 CNT10:U3\|CQI\[0\]  " "    0.921               0.000 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 CLK  " "   -3.000              -8.948 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 TESTCTL:U1\|Div2CLK  " "   -1.487             -35.688 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 DIVFREQ:U0\|CO4  " "   -1.487             -20.818 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 DIVFREQ:U0\|CO2  " "   -1.487             -13.383 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO0  " "   -1.487              -7.435 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO1  " "   -1.487              -7.435 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO3  " "   -1.487              -7.435 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO5  " "   -1.487              -7.435 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO6  " "   -1.487              -7.435 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U3\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U4\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U5\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U6\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U7\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.624 DIVFREQ:U0\|CO7  " "   -1.487              -1.624 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655258559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258559 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491655258932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655258956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259164 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259229 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491655259245 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.852 " "Worst-case setup slack is -2.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.852             -18.970 DIVFREQ:U0\|CO4  " "   -2.852             -18.970 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863              -9.596 DIVFREQ:U0\|CO2  " "   -1.863              -9.596 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786              -3.577 DIVFREQ:U0\|CO0  " "   -1.786              -3.577 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769              -3.013 DIVFREQ:U0\|CO5  " "   -1.769              -3.013 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661              -3.578 DIVFREQ:U0\|CO3  " "   -1.661              -3.578 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651              -3.184 DIVFREQ:U0\|CO1  " "   -1.651              -3.184 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625              -3.220 DIVFREQ:U0\|CO6  " "   -1.625              -3.220 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584              -5.374 CNT10:U3\|CQI\[0\]  " "   -1.584              -5.374 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.292              -4.653 CNT10:U5\|CQI\[0\]  " "   -1.292              -4.653 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284              -4.929 CNT10:U6\|CQI\[0\]  " "   -1.284              -4.929 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249             -16.562 TESTCTL:U1\|Div2CLK  " "   -1.249             -16.562 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -4.639 CNT10:U4\|CQI\[0\]  " "   -1.213              -4.639 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -1.803 CLK  " "   -1.209              -1.803 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.669              -2.650 CNT10:U7\|CQI\[0\]  " "   -0.669              -2.650 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.596               0.000 DIVFREQ:U0\|CO7  " "    2.596               0.000 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.736 " "Worst-case hold slack is -2.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.736              -2.736 DIVFREQ:U0\|CO7  " "   -2.736              -2.736 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 DIVFREQ:U0\|CO2  " "    0.196               0.000 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 TESTCTL:U1\|Div2CLK  " "    0.222               0.000 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 CNT10:U6\|CQI\[0\]  " "    0.255               0.000 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 CNT10:U4\|CQI\[0\]  " "    0.281               0.000 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 DIVFREQ:U0\|CO4  " "    0.385               0.000 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 CNT10:U5\|CQI\[0\]  " "    0.397               0.000 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK  " "    0.402               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 DIVFREQ:U0\|CO3  " "    0.402               0.000 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 DIVFREQ:U0\|CO5  " "    0.402               0.000 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 DIVFREQ:U0\|CO0  " "    0.403               0.000 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 DIVFREQ:U0\|CO1  " "    0.403               0.000 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 DIVFREQ:U0\|CO6  " "    0.403               0.000 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 CNT10:U3\|CQI\[0\]  " "    0.733               0.000 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 CNT10:U7\|CQI\[0\]  " "    0.833               0.000 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.987 " "Worst-case recovery slack is -0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.987              -3.948 CNT10:U3\|CQI\[0\]  " "   -0.987              -3.948 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950              -3.608 DIVFREQ:U0\|CO2  " "   -0.950              -3.608 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -3.436 CNT10:U6\|CQI\[0\]  " "   -0.859              -3.436 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.682              -2.728 CNT10:U7\|CQI\[0\]  " "   -0.682              -2.728 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -2.472 CNT10:U4\|CQI\[0\]  " "   -0.618              -2.472 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.569              -2.276 CNT10:U5\|CQI\[0\]  " "   -0.569              -2.276 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.237 " "Worst-case removal slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 CNT10:U7\|CQI\[0\]  " "    0.237               0.000 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 DIVFREQ:U0\|CO2  " "    0.339               0.000 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 CNT10:U5\|CQI\[0\]  " "    0.468               0.000 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 CNT10:U4\|CQI\[0\]  " "    0.594               0.000 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 CNT10:U6\|CQI\[0\]  " "    0.771               0.000 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 CNT10:U3\|CQI\[0\]  " "    0.810               0.000 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 CLK  " "   -3.000              -8.948 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 TESTCTL:U1\|Div2CLK  " "   -1.487             -35.688 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 DIVFREQ:U0\|CO4  " "   -1.487             -20.818 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 DIVFREQ:U0\|CO2  " "   -1.487             -13.383 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO0  " "   -1.487              -7.435 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO1  " "   -1.487              -7.435 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO3  " "   -1.487              -7.435 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO5  " "   -1.487              -7.435 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIVFREQ:U0\|CO6  " "   -1.487              -7.435 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U3\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U4\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U5\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U6\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 CNT10:U7\|CQI\[0\]  " "   -1.487              -5.948 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.065 DIVFREQ:U0\|CO7  " "   -1.487              -2.065 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259292 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491655259746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491655259874 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.284 " "Worst-case setup slack is -1.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284              -5.853 DIVFREQ:U0\|CO4  " "   -1.284              -5.853 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449              -1.474 DIVFREQ:U0\|CO2  " "   -0.449              -1.474 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447              -0.447 CLK  " "   -0.447              -0.447 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380              -0.380 DIVFREQ:U0\|CO5  " "   -0.380              -0.380 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -1.194 CNT10:U3\|CQI\[0\]  " "   -0.368              -1.194 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.345              -0.345 DIVFREQ:U0\|CO0  " "   -0.345              -0.345 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.284              -1.136 CNT10:U7\|CQI\[0\]  " "   -0.284              -1.136 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -0.281 DIVFREQ:U0\|CO3  " "   -0.281              -0.281 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.265 DIVFREQ:U0\|CO1  " "   -0.265              -0.265 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -0.158 DIVFREQ:U0\|CO6  " "   -0.158              -0.158 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.129 CNT10:U4\|CQI\[0\]  " "   -0.070              -0.129 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 CNT10:U6\|CQI\[0\]  " "   -0.045              -0.045 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.104 CNT10:U5\|CQI\[0\]  " "   -0.042              -0.104 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 TESTCTL:U1\|Div2CLK  " "    0.009               0.000 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293               0.000 DIVFREQ:U0\|CO7  " "    1.293               0.000 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.121 " "Worst-case hold slack is -1.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121              -1.121 DIVFREQ:U0\|CO7  " "   -1.121              -1.121 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 TESTCTL:U1\|Div2CLK  " "    0.029               0.000 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 DIVFREQ:U0\|CO2  " "    0.073               0.000 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 CNT10:U6\|CQI\[0\]  " "    0.087               0.000 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 CNT10:U5\|CQI\[0\]  " "    0.157               0.000 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CNT10:U4\|CQI\[0\]  " "    0.175               0.000 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 DIVFREQ:U0\|CO4  " "    0.179               0.000 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 DIVFREQ:U0\|CO6  " "    0.183               0.000 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK  " "    0.186               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 DIVFREQ:U0\|CO0  " "    0.187               0.000 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 DIVFREQ:U0\|CO1  " "    0.187               0.000 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 DIVFREQ:U0\|CO3  " "    0.187               0.000 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 DIVFREQ:U0\|CO5  " "    0.187               0.000 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CNT10:U7\|CQI\[0\]  " "    0.355               0.000 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CNT10:U3\|CQI\[0\]  " "    0.369               0.000 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.347 " "Worst-case recovery slack is -0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -1.388 CNT10:U3\|CQI\[0\]  " "   -0.347              -1.388 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328              -1.139 DIVFREQ:U0\|CO2  " "   -0.328              -1.139 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280              -1.120 CNT10:U6\|CQI\[0\]  " "   -0.280              -1.120 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.736 CNT10:U4\|CQI\[0\]  " "   -0.184              -0.736 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.576 CNT10:U5\|CQI\[0\]  " "   -0.144              -0.576 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.544 CNT10:U7\|CQI\[0\]  " "   -0.136              -0.544 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.251 " "Worst-case removal slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 CNT10:U5\|CQI\[0\]  " "    0.251               0.000 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 CNT10:U7\|CQI\[0\]  " "    0.271               0.000 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 DIVFREQ:U0\|CO2  " "    0.281               0.000 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 CNT10:U4\|CQI\[0\]  " "    0.312               0.000 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 CNT10:U6\|CQI\[0\]  " "    0.394               0.000 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 CNT10:U3\|CQI\[0\]  " "    0.471               0.000 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.294 CLK  " "   -3.000              -8.294 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 TESTCTL:U1\|Div2CLK  " "   -1.000             -24.000 TESTCTL:U1\|Div2CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 DIVFREQ:U0\|CO4  " "   -1.000             -14.000 DIVFREQ:U0\|CO4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 DIVFREQ:U0\|CO2  " "   -1.000              -9.000 DIVFREQ:U0\|CO2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DIVFREQ:U0\|CO0  " "   -1.000              -5.000 DIVFREQ:U0\|CO0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DIVFREQ:U0\|CO1  " "   -1.000              -5.000 DIVFREQ:U0\|CO1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DIVFREQ:U0\|CO3  " "   -1.000              -5.000 DIVFREQ:U0\|CO3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DIVFREQ:U0\|CO5  " "   -1.000              -5.000 DIVFREQ:U0\|CO5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DIVFREQ:U0\|CO6  " "   -1.000              -5.000 DIVFREQ:U0\|CO6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CNT10:U3\|CQI\[0\]  " "   -1.000              -4.000 CNT10:U3\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CNT10:U4\|CQI\[0\]  " "   -1.000              -4.000 CNT10:U4\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CNT10:U5\|CQI\[0\]  " "   -1.000              -4.000 CNT10:U5\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CNT10:U6\|CQI\[0\]  " "   -1.000              -4.000 CNT10:U6\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 CNT10:U7\|CQI\[0\]  " "   -1.000              -4.000 CNT10:U7\|CQI\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 DIVFREQ:U0\|CO7  " "   -1.000              -1.000 DIVFREQ:U0\|CO7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491655259933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655259933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655260971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655260971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491655261101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 20:41:01 2017 " "Processing ended: Sat Apr 08 20:41:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491655261101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491655261101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491655261101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655261101 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491655262206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491655262211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 20:41:02 2017 " "Processing started: Sat Apr 08 20:41:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491655262211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491655262211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital-Frequency-Meter -c Digital-Frequency-Meter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491655262211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1491655262625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter_8_1200mv_85c_slow.vho D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter_8_1200mv_85c_slow.vho in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655262758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter_8_1200mv_0c_slow.vho D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter_8_1200mv_0c_slow.vho in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655262800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter_min_1200mv_0c_fast.vho D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter_min_1200mv_0c_fast.vho in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655262843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter.vho D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter.vho in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655262886 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter_8_1200mv_85c_vhd_slow.sdo D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter_8_1200mv_85c_vhd_slow.sdo in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655262931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter_8_1200mv_0c_vhd_slow.sdo D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter_8_1200mv_0c_vhd_slow.sdo in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655262975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter_min_1200mv_0c_vhd_fast.sdo D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655263019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital-Frequency-Meter_vhd.sdo D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/ simulation " "Generated file Digital-Frequency-Meter_vhd.sdo in folder \"D:/Develop/FPGA/Project/Digital-Frequency-Meter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491655263064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491655263107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 20:41:03 2017 " "Processing ended: Sat Apr 08 20:41:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491655263107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491655263107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491655263107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491655263107 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491655263772 ""}
