{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686140697349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686140697349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 09:24:57 2023 " "Processing started: Wed Jun 07 09:24:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686140697349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686140697349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686140697349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686140698019 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CONSTANT\";  expecting \";\" FIR_low_area_tb.vhd(111) " "VHDL syntax error at FIR_low_area_tb.vhd(111) near text \"CONSTANT\";  expecting \";\"" {  } { { "FIR/testbench/FIR_low_area_tb.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/testbench/FIR_low_area_tb.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1686140698472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/testbench/fir_low_area_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fir/testbench/fir_low_area_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_low_area.vhd 4 1 " "Found 4 design units, including 1 entities, in source file fir/fir_low_area.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_package " "Found design unit 1: fir_package" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fir_package-body " "Found design unit 2: fir_package-body" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FIR_low_area-FIR_low_area_arch " "Found design unit 3: FIR_low_area-FIR_low_area_arch" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698472 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_low_area " "Found entity 1: FIR_low_area" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_st " "Found entity 1: fir_st" {  } { { "fir_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_ast-struct " "Found design unit 1: fir_ast-struct" {  } { { "fir_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_ast.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_ast " "Found entity 1: fir_ast" {  } { { "fir_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-SYN " "Found design unit 1: fir-SYN" {  } { { "fir.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir2_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir2_st " "Found entity 1: fir2_st" {  } { { "fir2_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir2_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir2_ast-struct " "Found design unit 1: fir2_ast-struct" {  } { { "fir2_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698566 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir2_ast " "Found entity 1: fir2_ast" {  } { { "fir2_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir2-SYN " "Found design unit 1: fir2-SYN" {  } { { "fir2.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698566 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir2 " "Found entity 1: fir2" {  } { { "fir2.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir3_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir3_st " "Found entity 1: fir3_st" {  } { { "fir3_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir3_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir3_ast-struct " "Found design unit 1: fir3_ast-struct" {  } { { "fir3_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_ast.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir3_ast " "Found entity 1: fir3_ast" {  } { { "fir3_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir3-SYN " "Found design unit 1: fir3-SYN" {  } { { "fir3.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir3 " "Found entity 1: fir3" {  } { { "fir3.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140698581 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686140698706 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 07 09:24:58 2023 " "Processing ended: Wed Jun 07 09:24:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686140698706 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686140698706 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686140698706 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686140698706 ""}
