02:45:07 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
02:45:08 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
02:45:08 INFO  : Registering command handlers for Vitis TCF services
02:45:08 INFO  : Platform repository initialization has completed.
02:45:10 INFO  : XSCT server has started successfully.
02:45:10 INFO  : plnx-install-location is set to ''
02:45:10 INFO  : Successfully done setting XSCT server connection channel  
02:45:10 INFO  : Successfully done query RDI_DATADIR 
02:45:10 INFO  : Successfully done setting workspace for the tool. 
02:46:21 INFO  : Result from executing command 'getProjects': design_1_hyperspectral
02:46:21 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:46:21 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:46:21 INFO  : Platform 'design_1_hyperspectral' is added to custom repositories.
02:46:33 INFO  : Platform 'design_1_hyperspectral' is added to custom repositories.
02:48:57 INFO  : Result from executing command 'getProjects': design_1_hyperspectral
02:48:57 INFO  : Result from executing command 'getPlatforms': design_1_hyperspectral|/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/design_1_hyperspectral.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
02:49:01 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
02:49:09 INFO  : Updating application flags with new BSP settings...
02:49:09 INFO  : Successfully updated application flags for project hyperspectral.
02:49:34 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
02:49:46 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
02:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:53 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
02:50:53 INFO  : 'jtag frequency' command is executed.
02:50:53 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:50:53 INFO  : Context for 'APU' is selected.
02:50:54 INFO  : System reset is completed.
02:50:57 INFO  : 'after 3000' command is executed.
02:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
02:51:00 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
02:51:00 INFO  : Context for 'APU' is selected.
02:51:01 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
02:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:01 INFO  : Context for 'APU' is selected.
02:51:01 INFO  : Boot mode is read from the target.
02:51:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:51:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:51:01 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:51:01 INFO  : 'set bp_51_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:51:02 INFO  : 'con -block -timeout 60' command is executed.
02:51:02 INFO  : 'bpremove $bp_51_1_fsbl_bp' command is executed.
02:51:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:51:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:51:03 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
02:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_51_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:51:03 INFO  : 'con' command is executed.
02:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:51:03 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
02:54:45 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
02:54:57 INFO  : Disconnected from the channel tcfchan#2.
02:55:34 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
02:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:13 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
02:56:13 INFO  : 'jtag frequency' command is executed.
02:56:13 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:56:13 INFO  : Context for 'APU' is selected.
02:56:13 INFO  : System reset is completed.
02:56:17 INFO  : 'after 3000' command is executed.
02:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
02:56:20 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
02:56:20 INFO  : Context for 'APU' is selected.
02:56:20 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
02:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:20 INFO  : Context for 'APU' is selected.
02:56:20 INFO  : Boot mode is read from the target.
02:56:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:56:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:56:21 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:56:21 INFO  : 'set bp_56_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:56:22 INFO  : 'con -block -timeout 60' command is executed.
02:56:22 INFO  : 'bpremove $bp_56_21_fsbl_bp' command is executed.
02:56:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:56:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:56:22 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
02:56:22 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_56_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:56:22 INFO  : 'con' command is executed.
02:56:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:56:22 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
02:57:13 INFO  : Disconnected from the channel tcfchan#3.
02:57:17 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
02:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:48 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
02:57:48 INFO  : 'jtag frequency' command is executed.
02:57:48 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
02:57:48 INFO  : Context for 'APU' is selected.
02:57:48 INFO  : System reset is completed.
02:57:51 INFO  : 'after 3000' command is executed.
02:57:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
02:57:55 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
02:57:55 INFO  : Context for 'APU' is selected.
02:57:55 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
02:57:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:55 INFO  : Context for 'APU' is selected.
02:57:55 INFO  : Boot mode is read from the target.
02:57:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:57:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:57:55 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
02:57:55 INFO  : 'set bp_57_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
02:57:56 INFO  : 'con -block -timeout 60' command is executed.
02:57:56 INFO  : 'bpremove $bp_57_55_fsbl_bp' command is executed.
02:57:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:57:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
02:57:57 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
02:57:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_57_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
02:57:57 INFO  : 'con' command is executed.
02:57:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

02:57:57 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
03:08:14 INFO  : Disconnected from the channel tcfchan#4.
12:04:40 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
12:04:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
12:04:49 INFO  : XSCT server has started successfully.
12:04:49 INFO  : Successfully done setting XSCT server connection channel  
12:04:49 INFO  : plnx-install-location is set to ''
12:04:49 INFO  : Successfully done setting workspace for the tool. 
12:04:51 INFO  : Platform repository initialization has completed.
12:04:52 INFO  : Registering command handlers for Vitis TCF services
12:05:00 INFO  : Successfully done query RDI_DATADIR 
12:05:29 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:05:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa is already opened

12:05:48 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:06:11 INFO  : 'jtag frequency' command is executed.
12:06:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:06:11 INFO  : Context for 'APU' is selected.
12:06:11 INFO  : System reset is completed.
12:06:14 INFO  : 'after 3000' command is executed.
12:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:06:17 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:06:17 INFO  : Context for 'APU' is selected.
12:06:18 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:18 INFO  : Context for 'APU' is selected.
12:06:18 INFO  : Boot mode is read from the target.
12:06:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:18 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:19 INFO  : 'set bp_6_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:06:20 INFO  : 'con -block -timeout 60' command is executed.
12:06:20 INFO  : 'bpremove $bp_6_18_fsbl_bp' command is executed.
12:06:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:20 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_6_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:20 INFO  : 'con' command is executed.
12:06:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:06:20 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
12:12:59 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:13:28 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:15:37 INFO  : Disconnected from the channel tcfchan#2.
12:15:49 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
12:15:49 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
12:15:50 INFO  : Platform repository initialization has completed.
12:15:50 INFO  : Registering command handlers for Vitis TCF services
12:15:51 INFO  : XSCT server has started successfully.
12:15:51 INFO  : Successfully done setting XSCT server connection channel  
12:15:51 INFO  : plnx-install-location is set to ''
12:15:51 INFO  : Successfully done setting workspace for the tool. 
12:15:51 INFO  : Successfully done query RDI_DATADIR 
12:16:18 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
12:16:18 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
12:16:19 INFO  : Platform repository initialization has completed.
12:16:19 INFO  : Registering command handlers for Vitis TCF services
12:16:20 INFO  : XSCT server has started successfully.
12:16:20 INFO  : Successfully done setting XSCT server connection channel  
12:16:20 INFO  : plnx-install-location is set to ''
12:16:20 INFO  : Successfully done query RDI_DATADIR 
12:16:20 INFO  : Successfully done setting workspace for the tool. 
12:16:58 INFO  : Result from executing command 'getProjects': design_1_hyperspectral
12:16:58 INFO  : Result from executing command 'getPlatforms': design_1_hyperspectral|/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/design_1_hyperspectral.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
12:17:01 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:18:18 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:18:29 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:18:48 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:19:36 INFO  : 'jtag frequency' command is executed.
12:19:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:19:36 INFO  : Context for 'APU' is selected.
12:19:36 INFO  : System reset is completed.
12:19:39 INFO  : 'after 3000' command is executed.
12:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:19:42 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:19:42 INFO  : Context for 'APU' is selected.
12:19:43 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:43 INFO  : Context for 'APU' is selected.
12:19:43 INFO  : Boot mode is read from the target.
12:19:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:43 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:43 INFO  : 'set bp_19_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:19:45 INFO  : 'con -block -timeout 60' command is executed.
12:19:45 INFO  : 'bpremove $bp_19_43_fsbl_bp' command is executed.
12:19:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:45 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_19_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:45 INFO  : 'con' command is executed.
12:19:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:19:45 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
12:20:25 INFO  : Disconnected from the channel tcfchan#2.
12:20:38 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
12:20:38 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
12:20:40 INFO  : Platform repository initialization has completed.
12:20:40 INFO  : Registering command handlers for Vitis TCF services
12:20:40 INFO  : XSCT server has started successfully.
12:20:40 INFO  : Successfully done setting XSCT server connection channel  
12:20:40 INFO  : plnx-install-location is set to ''
12:20:40 INFO  : Successfully done setting workspace for the tool. 
12:20:40 INFO  : Successfully done query RDI_DATADIR 
12:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:21:16 INFO  : 'jtag frequency' command is executed.
12:21:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:21:16 INFO  : Context for 'APU' is selected.
12:21:16 INFO  : System reset is completed.
12:21:19 INFO  : 'after 3000' command is executed.
12:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:21:22 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:21:22 INFO  : Context for 'APU' is selected.
12:21:23 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:21:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:23 INFO  : Context for 'APU' is selected.
12:21:23 INFO  : Boot mode is read from the target.
12:21:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:21:23 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:21:23 INFO  : 'set bp_21_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:21:24 INFO  : 'con -block -timeout 60' command is executed.
12:21:24 INFO  : 'bpremove $bp_21_23_fsbl_bp' command is executed.
12:21:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:21:25 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:21:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_21_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:25 INFO  : 'con' command is executed.
12:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:21:25 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
12:24:20 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:24:27 INFO  : Disconnected from the channel tcfchan#1.
12:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:30 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:24:30 INFO  : 'jtag frequency' command is executed.
12:24:30 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:24:30 INFO  : Context for 'APU' is selected.
12:24:30 INFO  : System reset is completed.
12:24:33 INFO  : 'after 3000' command is executed.
12:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:24:36 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:24:36 INFO  : Context for 'APU' is selected.
12:24:46 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:46 INFO  : Context for 'APU' is selected.
12:24:46 INFO  : Boot mode is read from the target.
12:24:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:46 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:46 INFO  : 'set bp_24_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:24:47 INFO  : 'con -block -timeout 60' command is executed.
12:24:47 INFO  : 'bpremove $bp_24_46_fsbl_bp' command is executed.
12:24:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:48 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_24_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:48 INFO  : 'con' command is executed.
12:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:24:48 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
12:30:25 INFO  : Disconnected from the channel tcfchan#2.
12:31:46 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:32:24 INFO  : 'jtag frequency' command is executed.
12:32:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:32:24 INFO  : Context for 'APU' is selected.
12:32:24 INFO  : System reset is completed.
12:32:27 INFO  : 'after 3000' command is executed.
12:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:32:30 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:32:30 INFO  : Context for 'APU' is selected.
12:32:31 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:31 INFO  : Context for 'APU' is selected.
12:32:31 INFO  : Boot mode is read from the target.
12:32:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:32:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:32:31 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:32:31 INFO  : 'set bp_32_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:32:32 INFO  : 'con -block -timeout 60' command is executed.
12:32:32 INFO  : 'bpremove $bp_32_31_fsbl_bp' command is executed.
12:32:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:32:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:32:33 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_32_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:32:33 INFO  : 'con' command is executed.
12:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:32:33 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
12:37:41 INFO  : Disconnected from the channel tcfchan#3.
12:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:44:54 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:44:54 INFO  : 'jtag frequency' command is executed.
12:44:54 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:44:54 INFO  : Context for 'APU' is selected.
12:44:54 INFO  : System reset is completed.
12:44:57 INFO  : 'after 3000' command is executed.
12:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:45:00 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:45:00 INFO  : Context for 'APU' is selected.
12:45:09 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:09 INFO  : Context for 'APU' is selected.
12:45:09 INFO  : Boot mode is read from the target.
12:45:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:45:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:45:10 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:45:10 INFO  : 'set bp_45_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:45:11 INFO  : 'con -block -timeout 60' command is executed.
12:45:11 INFO  : 'bpremove $bp_45_10_fsbl_bp' command is executed.
12:45:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:45:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:45:11 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:45:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_45_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:45:11 INFO  : 'con' command is executed.
12:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:45:11 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
12:46:01 INFO  : Disconnected from the channel tcfchan#4.
12:47:30 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:48:39 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:48:52 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:49:06 INFO  : 'jtag frequency' command is executed.
12:49:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:49:06 INFO  : Context for 'APU' is selected.
12:49:06 INFO  : System reset is completed.
12:49:09 INFO  : 'after 3000' command is executed.
12:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:49:12 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:49:12 INFO  : Context for 'APU' is selected.
12:49:13 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:13 INFO  : Context for 'APU' is selected.
12:49:13 INFO  : Boot mode is read from the target.
12:49:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:13 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:13 INFO  : 'set bp_49_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:49:14 INFO  : 'con -block -timeout 60' command is executed.
12:49:14 INFO  : 'bpremove $bp_49_13_fsbl_bp' command is executed.
12:49:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:15 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_49_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:15 INFO  : 'con' command is executed.
12:49:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:49:15 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
12:49:50 INFO  : Disconnected from the channel tcfchan#5.
12:55:23 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
12:55:23 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
12:55:25 INFO  : Platform repository initialization has completed.
12:55:25 INFO  : Registering command handlers for Vitis TCF services
12:55:25 INFO  : XSCT server has started successfully.
12:55:25 INFO  : plnx-install-location is set to ''
12:55:25 INFO  : Successfully done setting XSCT server connection channel  
12:55:25 INFO  : Successfully done setting workspace for the tool. 
12:55:25 INFO  : Successfully done query RDI_DATADIR 
12:55:49 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:58:24 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
12:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:43 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
12:58:43 INFO  : 'jtag frequency' command is executed.
12:58:43 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:58:43 INFO  : Context for 'APU' is selected.
12:58:43 INFO  : System reset is completed.
12:58:46 INFO  : 'after 3000' command is executed.
12:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
12:58:49 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
12:58:50 INFO  : Context for 'APU' is selected.
12:58:50 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
12:58:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:50 INFO  : Context for 'APU' is selected.
12:58:50 INFO  : Boot mode is read from the target.
12:58:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:58:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:58:51 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:58:51 INFO  : 'set bp_58_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:58:52 INFO  : 'con -block -timeout 60' command is executed.
12:58:52 INFO  : 'bpremove $bp_58_51_fsbl_bp' command is executed.
12:58:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:58:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:58:52 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
12:58:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_58_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:58:53 INFO  : 'con' command is executed.
12:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:58:53 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
13:03:06 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
13:03:32 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
13:03:56 INFO  : Disconnected from the channel tcfchan#1.
13:03:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:59 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:03:59 INFO  : 'jtag frequency' command is executed.
13:03:59 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:03:59 INFO  : Context for 'APU' is selected.
13:03:59 INFO  : System reset is completed.
13:04:02 INFO  : 'after 3000' command is executed.
13:04:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:04:06 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
13:04:06 INFO  : Context for 'APU' is selected.
13:04:14 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
13:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:14 INFO  : Context for 'APU' is selected.
13:04:14 INFO  : Boot mode is read from the target.
13:04:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:04:15 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:04:15 INFO  : 'set bp_4_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:04:16 INFO  : 'con -block -timeout 60' command is executed.
13:04:16 INFO  : 'bpremove $bp_4_15_fsbl_bp' command is executed.
13:04:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:04:17 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
13:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_4_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:17 INFO  : 'con' command is executed.
13:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:04:17 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
13:06:41 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
13:10:52 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
13:18:55 INFO  : Disconnected from the channel tcfchan#2.
13:18:58 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
13:19:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:08 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:19:08 INFO  : 'jtag frequency' command is executed.
13:19:08 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:19:08 INFO  : Context for 'APU' is selected.
13:19:08 INFO  : System reset is completed.
13:19:11 INFO  : 'after 3000' command is executed.
13:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:19:14 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
13:19:14 INFO  : Context for 'APU' is selected.
13:19:15 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
13:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:15 INFO  : Context for 'APU' is selected.
13:19:15 INFO  : Boot mode is read from the target.
13:19:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:19:15 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:19:15 INFO  : 'set bp_19_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:19:16 INFO  : 'con -block -timeout 60' command is executed.
13:19:16 INFO  : 'bpremove $bp_19_15_fsbl_bp' command is executed.
13:19:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:19:17 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
13:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_19_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:19:17 INFO  : 'con' command is executed.
13:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:19:17 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
13:20:24 INFO  : Disconnected from the channel tcfchan#3.
18:23:30 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
18:24:13 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
18:25:33 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
18:49:48 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
18:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:51:11 INFO  : 'jtag frequency' command is executed.
18:51:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:51:11 INFO  : Context for 'APU' is selected.
18:51:12 INFO  : System reset is completed.
18:51:15 INFO  : 'after 3000' command is executed.
18:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:51:18 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
18:51:18 INFO  : Context for 'APU' is selected.
18:51:19 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
18:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:19 INFO  : Context for 'APU' is selected.
18:51:19 INFO  : Boot mode is read from the target.
18:51:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:51:19 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:51:19 INFO  : 'set bp_51_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:51:20 INFO  : 'con -block -timeout 60' command is executed.
18:51:20 INFO  : 'bpremove $bp_51_19_fsbl_bp' command is executed.
18:51:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:51:21 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
18:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_51_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:51:21 INFO  : 'con' command is executed.
18:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:51:21 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
18:53:52 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
18:54:19 INFO  : Disconnected from the channel tcfchan#4.
18:54:23 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
18:55:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:04 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
18:55:04 INFO  : 'jtag frequency' command is executed.
18:55:04 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:55:04 INFO  : Context for 'APU' is selected.
18:55:04 INFO  : System reset is completed.
18:55:07 INFO  : 'after 3000' command is executed.
18:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
18:55:10 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
18:55:10 INFO  : Context for 'APU' is selected.
18:55:11 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
18:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:11 INFO  : Context for 'APU' is selected.
18:55:11 INFO  : Boot mode is read from the target.
18:55:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:11 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:11 INFO  : 'set bp_55_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:55:12 INFO  : 'con -block -timeout 60' command is executed.
18:55:12 INFO  : 'bpremove $bp_55_11_fsbl_bp' command is executed.
18:55:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:13 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_55_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:13 INFO  : 'con' command is executed.
18:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:55:13 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:01:45 INFO  : Disconnected from the channel tcfchan#5.
19:01:48 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:03:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:57 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:03:57 INFO  : 'jtag frequency' command is executed.
19:03:57 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:03:57 INFO  : Context for 'APU' is selected.
19:03:57 INFO  : System reset is completed.
19:04:00 INFO  : 'after 3000' command is executed.
19:04:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:04:03 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:04:03 INFO  : Context for 'APU' is selected.
19:04:04 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:04 INFO  : Context for 'APU' is selected.
19:04:04 INFO  : Boot mode is read from the target.
19:04:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:04:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:04:04 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:04:04 INFO  : 'set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:04:05 INFO  : 'con -block -timeout 60' command is executed.
19:04:05 INFO  : 'bpremove $bp_4_4_fsbl_bp' command is executed.
19:04:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:04:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:04:06 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_4_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:04:06 INFO  : 'con' command is executed.
19:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:04:06 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:11:40 INFO  : Disconnected from the channel tcfchan#6.
19:18:44 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:19:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:10 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:19:10 INFO  : 'jtag frequency' command is executed.
19:19:10 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:19:10 INFO  : Context for 'APU' is selected.
19:19:10 INFO  : System reset is completed.
19:19:13 INFO  : 'after 3000' command is executed.
19:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:19:17 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:19:17 INFO  : Context for 'APU' is selected.
19:19:17 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:17 INFO  : Context for 'APU' is selected.
19:19:17 INFO  : Boot mode is read from the target.
19:19:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:18 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:18 INFO  : 'set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:19:19 INFO  : 'con -block -timeout 60' command is executed.
19:19:19 INFO  : 'bpremove $bp_19_18_fsbl_bp' command is executed.
19:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:20 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:20 INFO  : 'con' command is executed.
19:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:19:20 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:25:06 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:25:30 INFO  : Disconnected from the channel tcfchan#7.
19:25:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:32 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:25:32 INFO  : 'jtag frequency' command is executed.
19:25:32 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:25:32 INFO  : Context for 'APU' is selected.
19:25:32 INFO  : System reset is completed.
19:25:35 INFO  : 'after 3000' command is executed.
19:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:25:38 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:25:38 INFO  : Context for 'APU' is selected.
19:25:47 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:47 INFO  : Context for 'APU' is selected.
19:25:47 INFO  : Boot mode is read from the target.
19:25:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:25:48 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:25:48 INFO  : 'set bp_25_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:25:49 INFO  : 'con -block -timeout 60' command is executed.
19:25:49 INFO  : 'bpremove $bp_25_48_fsbl_bp' command is executed.
19:25:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:25:50 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:25:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_25_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:25:50 INFO  : 'con' command is executed.
19:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:25:50 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:27:04 INFO  : Disconnected from the channel tcfchan#8.
19:27:06 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:14 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:28:14 INFO  : 'jtag frequency' command is executed.
19:28:14 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:28:14 INFO  : Context for 'APU' is selected.
19:28:14 INFO  : System reset is completed.
19:28:17 INFO  : 'after 3000' command is executed.
19:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:28:20 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:28:20 INFO  : Context for 'APU' is selected.
19:28:21 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:28:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:21 INFO  : Context for 'APU' is selected.
19:28:21 INFO  : Boot mode is read from the target.
19:28:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:28:21 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:28:21 INFO  : 'set bp_28_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:28:22 INFO  : 'con -block -timeout 60' command is executed.
19:28:22 INFO  : 'bpremove $bp_28_21_fsbl_bp' command is executed.
19:28:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:28:23 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:28:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_28_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:23 INFO  : 'con' command is executed.
19:28:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:28:23 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:36:32 INFO  : Disconnected from the channel tcfchan#9.
19:37:32 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:06 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:38:06 INFO  : 'jtag frequency' command is executed.
19:38:06 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:38:06 INFO  : Context for 'APU' is selected.
19:38:06 INFO  : System reset is completed.
19:38:09 INFO  : 'after 3000' command is executed.
19:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:38:13 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:38:13 INFO  : Context for 'APU' is selected.
19:38:13 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:38:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:13 INFO  : Context for 'APU' is selected.
19:38:13 INFO  : Boot mode is read from the target.
19:38:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:38:14 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:38:14 INFO  : 'set bp_38_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:38:15 INFO  : 'con -block -timeout 60' command is executed.
19:38:15 INFO  : 'bpremove $bp_38_14_fsbl_bp' command is executed.
19:38:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:38:15 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:38:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_38_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:38:15 INFO  : 'con' command is executed.
19:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:38:15 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:43:45 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:44:00 INFO  : Disconnected from the channel tcfchan#10.
19:44:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:44:03 INFO  : 'jtag frequency' command is executed.
19:44:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:03 INFO  : Context for 'APU' is selected.
19:44:03 INFO  : System reset is completed.
19:44:06 INFO  : 'after 3000' command is executed.
19:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:44:09 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:44:09 INFO  : Context for 'APU' is selected.
19:44:18 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:18 INFO  : Context for 'APU' is selected.
19:44:18 INFO  : Boot mode is read from the target.
19:44:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:18 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:18 INFO  : 'set bp_44_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:44:19 INFO  : 'con -block -timeout 60' command is executed.
19:44:19 INFO  : 'bpremove $bp_44_18_fsbl_bp' command is executed.
19:44:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:44:20 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:44:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_44_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:44:20 INFO  : 'con' command is executed.
19:44:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:44:20 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:49:55 INFO  : Disconnected from the channel tcfchan#11.
19:50:21 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:50:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:50:38 INFO  : 'jtag frequency' command is executed.
19:50:39 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:50:39 INFO  : Context for 'APU' is selected.
19:50:39 INFO  : System reset is completed.
19:50:42 INFO  : 'after 3000' command is executed.
19:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:50:45 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:50:45 INFO  : Context for 'APU' is selected.
19:50:46 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:46 INFO  : Context for 'APU' is selected.
19:50:46 INFO  : Boot mode is read from the target.
19:50:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:50:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:50:46 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:50:46 INFO  : 'set bp_50_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:50:47 INFO  : 'con -block -timeout 60' command is executed.
19:50:47 INFO  : 'bpremove $bp_50_46_fsbl_bp' command is executed.
19:50:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:50:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:50:48 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_50_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:50:48 INFO  : 'con' command is executed.
19:50:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:50:48 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
19:54:04 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
19:55:12 INFO  : Disconnected from the channel tcfchan#12.
19:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:15 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
19:55:15 INFO  : 'jtag frequency' command is executed.
19:55:15 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:55:15 INFO  : Context for 'APU' is selected.
19:55:15 INFO  : System reset is completed.
19:55:18 INFO  : 'after 3000' command is executed.
19:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
19:55:21 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
19:55:22 INFO  : Context for 'APU' is selected.
19:55:31 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
19:55:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:31 INFO  : Context for 'APU' is selected.
19:55:31 INFO  : Boot mode is read from the target.
19:55:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:55:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:55:31 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:55:31 INFO  : 'set bp_55_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:55:32 INFO  : 'con -block -timeout 60' command is executed.
19:55:32 INFO  : 'bpremove $bp_55_31_fsbl_bp' command is executed.
19:55:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:55:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:55:33 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
19:55:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_55_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:55:33 INFO  : 'con' command is executed.
19:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:55:33 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:05:31 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:05:42 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:07:44 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:08:02 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:08:14 INFO  : Disconnected from the channel tcfchan#13.
20:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:16 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:08:16 INFO  : 'jtag frequency' command is executed.
20:08:16 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:08:16 INFO  : Context for 'APU' is selected.
20:08:16 INFO  : System reset is completed.
20:08:19 INFO  : 'after 3000' command is executed.
20:08:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:08:22 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:08:23 INFO  : Context for 'APU' is selected.
20:08:32 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:08:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:32 INFO  : Context for 'APU' is selected.
20:08:32 INFO  : Boot mode is read from the target.
20:08:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:08:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:08:32 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:08:32 INFO  : 'set bp_8_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:08:33 INFO  : 'con -block -timeout 60' command is executed.
20:08:33 INFO  : 'bpremove $bp_8_32_fsbl_bp' command is executed.
20:08:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:08:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:08:34 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_8_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:08:34 INFO  : 'con' command is executed.
20:08:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:08:34 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:10:39 INFO  : Disconnected from the channel tcfchan#14.
20:10:41 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:55 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:10:55 INFO  : 'jtag frequency' command is executed.
20:10:55 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:10:55 INFO  : Context for 'APU' is selected.
20:10:55 INFO  : System reset is completed.
20:10:58 INFO  : 'after 3000' command is executed.
20:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:11:02 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:11:02 INFO  : Context for 'APU' is selected.
20:11:02 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:11:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:02 INFO  : Context for 'APU' is selected.
20:11:02 INFO  : Boot mode is read from the target.
20:11:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:11:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:11:03 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:11:03 INFO  : 'set bp_11_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:11:04 INFO  : 'con -block -timeout 60' command is executed.
20:11:04 INFO  : 'bpremove $bp_11_3_fsbl_bp' command is executed.
20:11:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:11:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:11:04 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:11:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_11_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:11:04 INFO  : 'con' command is executed.
20:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:11:04 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:15:15 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:16:07 INFO  : Disconnected from the channel tcfchan#15.
20:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:09 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:16:09 INFO  : 'jtag frequency' command is executed.
20:16:09 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:16:09 INFO  : Context for 'APU' is selected.
20:16:10 INFO  : System reset is completed.
20:16:13 INFO  : 'after 3000' command is executed.
20:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:16:16 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:16:16 INFO  : Context for 'APU' is selected.
20:16:25 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:16:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:25 INFO  : Context for 'APU' is selected.
20:16:25 INFO  : Boot mode is read from the target.
20:16:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:26 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:26 INFO  : 'set bp_16_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:16:27 INFO  : 'con -block -timeout 60' command is executed.
20:16:27 INFO  : 'bpremove $bp_16_26_fsbl_bp' command is executed.
20:16:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:16:27 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:16:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_16_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:16:27 INFO  : 'con' command is executed.
20:16:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:16:27 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:17:46 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:18:37 INFO  : Disconnected from the channel tcfchan#16.
20:18:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:40 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:18:40 INFO  : 'jtag frequency' command is executed.
20:18:40 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:18:40 INFO  : Context for 'APU' is selected.
20:18:40 INFO  : System reset is completed.
20:18:43 INFO  : 'after 3000' command is executed.
20:18:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:18:46 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:18:46 INFO  : Context for 'APU' is selected.
20:18:55 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:55 INFO  : Context for 'APU' is selected.
20:18:55 INFO  : Boot mode is read from the target.
20:18:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:56 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:56 INFO  : 'set bp_18_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:18:57 INFO  : 'con -block -timeout 60' command is executed.
20:18:57 INFO  : 'bpremove $bp_18_56_fsbl_bp' command is executed.
20:18:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:18:58 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:18:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_18_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:18:58 INFO  : 'con' command is executed.
20:18:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:18:58 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:20:16 INFO  : Disconnected from the channel tcfchan#17.
20:20:17 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:21:24 INFO  : 'jtag frequency' command is executed.
20:21:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:21:24 INFO  : Context for 'APU' is selected.
20:21:25 INFO  : System reset is completed.
20:21:28 INFO  : 'after 3000' command is executed.
20:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:21:31 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:21:31 INFO  : Context for 'APU' is selected.
20:21:31 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:21:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:31 INFO  : Context for 'APU' is selected.
20:21:31 INFO  : Boot mode is read from the target.
20:21:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:21:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:21:32 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:21:32 INFO  : 'set bp_21_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:21:33 INFO  : 'con -block -timeout 60' command is executed.
20:21:33 INFO  : 'bpremove $bp_21_32_fsbl_bp' command is executed.
20:21:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:21:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:21:34 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_21_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:21:34 INFO  : 'con' command is executed.
20:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:21:34 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:25:44 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:25:48 INFO  : Disconnected from the channel tcfchan#18.
20:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:51 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:25:51 INFO  : 'jtag frequency' command is executed.
20:25:51 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:25:51 INFO  : Context for 'APU' is selected.
20:25:51 INFO  : System reset is completed.
20:25:54 INFO  : 'after 3000' command is executed.
20:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:25:57 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:25:57 INFO  : Context for 'APU' is selected.
20:26:06 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:06 INFO  : Context for 'APU' is selected.
20:26:06 INFO  : Boot mode is read from the target.
20:26:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:26:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:26:07 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:26:07 INFO  : 'set bp_26_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:26:08 INFO  : 'con -block -timeout 60' command is executed.
20:26:08 INFO  : 'bpremove $bp_26_7_fsbl_bp' command is executed.
20:26:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:26:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:26:08 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:26:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_26_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:26:09 INFO  : 'con' command is executed.
20:26:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:26:09 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:26:57 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:27:21 INFO  : Disconnected from the channel tcfchan#19.
20:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:24 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:27:24 INFO  : 'jtag frequency' command is executed.
20:27:24 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:27:24 INFO  : Context for 'APU' is selected.
20:27:24 INFO  : System reset is completed.
20:27:27 INFO  : 'after 3000' command is executed.
20:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:27:30 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:27:30 INFO  : Context for 'APU' is selected.
20:27:39 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:39 INFO  : Context for 'APU' is selected.
20:27:39 INFO  : Boot mode is read from the target.
20:27:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:27:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:27:40 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:27:40 INFO  : 'set bp_27_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:27:41 INFO  : 'con -block -timeout 60' command is executed.
20:27:41 INFO  : 'bpremove $bp_27_40_fsbl_bp' command is executed.
20:27:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:27:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:27:42 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_27_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:27:42 INFO  : 'con' command is executed.
20:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:27:42 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:36:26 INFO  : Disconnected from the channel tcfchan#20.
20:36:27 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:37:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:38 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:37:38 INFO  : 'jtag frequency' command is executed.
20:37:38 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:37:38 INFO  : Context for 'APU' is selected.
20:37:38 INFO  : System reset is completed.
20:37:41 INFO  : 'after 3000' command is executed.
20:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:37:44 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:37:44 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:45 INFO  : Context for 'APU' is selected.
20:37:45 INFO  : Boot mode is read from the target.
20:37:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:45 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:45 INFO  : 'set bp_37_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:37:46 INFO  : 'con -block -timeout 60' command is executed.
20:37:46 INFO  : 'bpremove $bp_37_45_fsbl_bp' command is executed.
20:37:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:37:47 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_37_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:37:47 INFO  : 'con' command is executed.
20:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:37:47 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:39:05 INFO  : Disconnected from the channel tcfchan#21.
20:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:07 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:39:07 INFO  : 'jtag frequency' command is executed.
20:39:07 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:39:07 INFO  : Context for 'APU' is selected.
20:39:08 INFO  : System reset is completed.
20:39:11 INFO  : 'after 3000' command is executed.
20:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:39:14 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:39:14 INFO  : Context for 'APU' is selected.
20:39:23 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:39:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:23 INFO  : Context for 'APU' is selected.
20:39:23 INFO  : Boot mode is read from the target.
20:39:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:39:23 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:39:23 INFO  : 'set bp_39_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:39:25 INFO  : 'con -block -timeout 60' command is executed.
20:39:25 INFO  : 'bpremove $bp_39_23_fsbl_bp' command is executed.
20:39:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:39:25 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:39:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_39_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:39:25 INFO  : 'con' command is executed.
20:39:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:39:25 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:43:13 INFO  : Disconnected from the channel tcfchan#22.
20:49:16 DEBUG : Logs will be stored at '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/IDE.log'.
20:49:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/temp_xsdb_launch_script.tcl
20:49:18 INFO  : Platform repository initialization has completed.
20:49:18 INFO  : Registering command handlers for Vitis TCF services
20:49:18 INFO  : XSCT server has started successfully.
20:49:18 INFO  : Successfully done setting XSCT server connection channel  
20:49:18 INFO  : plnx-install-location is set to ''
20:49:18 INFO  : Successfully done query RDI_DATADIR 
20:49:18 INFO  : Successfully done setting workspace for the tool. 
20:50:57 INFO  : Projects exported to '/home/andresitocc99/Documentos/SSEE_Xilinx/vitis_export_archive.ide.zip'
20:51:34 INFO  : Result from executing command 'getProjects': design_1_hyperspectral
20:51:34 INFO  : Result from executing command 'getPlatforms': design_1_hyperspectral|/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/design_1_hyperspectral.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
20:51:38 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:46 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:52:46 INFO  : 'jtag frequency' command is executed.
20:52:46 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:52:46 INFO  : Context for 'APU' is selected.
20:52:47 INFO  : System reset is completed.
20:52:50 INFO  : 'after 3000' command is executed.
20:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:52:53 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:52:53 INFO  : Context for 'APU' is selected.
20:52:53 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:52:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:53 INFO  : Context for 'APU' is selected.
20:52:53 INFO  : Boot mode is read from the target.
20:52:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:54 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:54 INFO  : 'set bp_52_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:52:55 INFO  : 'con -block -timeout 60' command is executed.
20:52:55 INFO  : 'bpremove $bp_52_54_fsbl_bp' command is executed.
20:52:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:52:56 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:52:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_52_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:52:56 INFO  : 'con' command is executed.
20:52:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:52:56 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:53:28 INFO  : Checking for BSP changes to sync application flags for project 'hyperspectral'...
20:53:33 INFO  : Disconnected from the channel tcfchan#2.
20:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
20:53:36 INFO  : 'jtag frequency' command is executed.
20:53:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:53:36 INFO  : Context for 'APU' is selected.
20:53:37 INFO  : System reset is completed.
20:53:40 INFO  : 'after 3000' command is executed.
20:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
20:53:43 INFO  : Device configured successfully with "/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit"
20:53:43 INFO  : Context for 'APU' is selected.
20:53:43 INFO  : Hardware design and registers information is loaded from '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa'.
20:53:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:43 INFO  : Context for 'APU' is selected.
20:53:43 INFO  : Boot mode is read from the target.
20:53:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:53:44 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:53:44 INFO  : 'set bp_53_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:53:45 INFO  : 'con -block -timeout 60' command is executed.
20:53:45 INFO  : 'bpremove $bp_53_44_fsbl_bp' command is executed.
20:53:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:53:45 INFO  : The application '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf' is downloaded to processor 'psu_cortexa53_0'.
20:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/_ide/bitstream/design_1_hyperspectral.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/hw/design_1_hyperspectral.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_hyperspectral/export/design_1_hyperspectral/sw/design_1_hyperspectral/boot/fsbl.elf
set bp_53_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral/Debug/hyperspectral.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:45 INFO  : 'con' command is executed.
20:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:53:45 INFO  : Launch script is exported to file '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/hyperspectral_system/_ide/scripts/debugger_hyperspectral-default.tcl'
20:58:15 INFO  : Disconnected from the channel tcfchan#3.
