INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/Lab3/Lab3.srcs/sources_1/new/BinaryCodedDecimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BinaryCodedDecimal
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [C:/Users/liuzi/Lab3/Lab3.srcs/sources_1/new/BinaryCodedDecimal.v:74]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [C:/Users/liuzi/Lab3/Lab3.srcs/sources_1/new/BinaryCodedDecimal.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/Lab3/Lab3.srcs/sim_1/new/tb_BinaryCodedDecimal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BinaryCodedDecimal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liuzi/Lab3/Lab3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
