; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -mtriple=x86_64-pc-linux -mattr=+avx -interleaved-access -S | FileCheck %s --check-prefix=AVX --check-prefix=AVX2
; RUN: opt < %s -mtriple=x86_64-pc-linux -mattr=+avx2 -interleaved-access -S | FileCheck %s --check-prefix=NOCHECK --check-prefix=AVX2
; RUN: opt < %s -mtriple=x86_64-pc-linux -mattr=+avx512f -mattr=+avx512bw -mattr=+avx512vl -interleaved-access -S | FileCheck %s --check-prefix=NOCHECK --check-prefix=AVX2

; We created a seperate file under Intel to test if these interleaved accesses get
; optimized by OptVLS. These tests pass if OptVLS successfully generates the optimized
; seuqence and lowerInterleavedLoad/Store as a client successfully communicates with OptVLS.

define <4 x double> @load_factorf64_4(<8 x double>* %ptr) {
; AVX-LABEL: @load_factorf64_4(
; AVX-NEXT:    [[TMP1:%.*]] = bitcast <8 x double>* %ptr to <4 x double>*
; AVX-NEXT:    [[TMP2:%.*]] = getelementptr inbounds <4 x double>, <4 x double>* [[TMP1]], i32 0
; AVX-NEXT:    [[TMP3:%.*]] = load <4 x double>, <4 x double>* [[TMP2]], align 16
; AVX-NEXT:    [[TMP4:%.*]] = bitcast <8 x double>* %ptr to <4 x double>*
; AVX-NEXT:    [[TMP5:%.*]] = getelementptr inbounds <4 x double>, <4 x double>* [[TMP4]], i32 1
; AVX-NEXT:    [[TMP6:%.*]] = load <4 x double>, <4 x double>* [[TMP5]], align 16
; AVX-NEXT:    [[TMP7:%.*]] = shufflevector <4 x double> [[TMP3]], <4 x double> [[TMP6]], <4 x i32> <i32 0, i32 1, i32 4, i32 5>
; AVX-NEXT:    [[TMP8:%.*]] = shufflevector <4 x double> [[TMP3]], <4 x double> [[TMP6]], <4 x i32> <i32 2, i32 3, i32 6, i32 7>
; AVX-NEXT:    [[TMP9:%.*]] = shufflevector <4 x double> [[TMP7]], <4 x double> [[TMP8]], <4 x i32> <i32 0, i32 4, i32 2, i32 6>
; AVX-NEXT:    [[TMP10:%.*]] = shufflevector <4 x double> [[TMP7]], <4 x double> [[TMP8]], <4 x i32> <i32 1, i32 5, i32 3, i32 7>
; AVX-NEXT:    [[ADD1:%.*]] = fadd <4 x double> [[TMP9]], [[TMP10]]
; AVX-NEXT:    ret <4 x double> [[ADD1]]

; No Check for AVX2,AVX512
; NOCHECK-LABEL: @load_factorf64_4(
; NOCHECK-NEXT:    [[WIDE_VEC:%.*]] = load <8 x double>, <8 x double>* [[PTR:%.*]], align 16
; NOCHECK-NEXT:    [[STRIDED_V1:%.*]] = shufflevector <8 x double> [[WIDE_VEC]], <8 x double> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
; NOCHECK-NEXT:    [[STRIDED_V2:%.*]] = shufflevector <8 x double> [[WIDE_VEC]], <8 x double> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
; NOCHECK-NEXT:    [[ADD1:%.*]] = fadd <4 x double> [[STRIDED_V1]], [[STRIDED_V2]]
; NOCHECK-NEXT:    ret <4 x double> [[ADD1]]

  %wide.vec = load <8 x double>, <8 x double>* %ptr, align 16
  %strided.v1 = shufflevector <8 x double> %wide.vec, <8 x double> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
  %strided.v2 = shufflevector <8 x double> %wide.vec, <8 x double> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
  %add1 = fadd <4 x double> %strided.v1, %strided.v2
  ret <4 x double> %add1
}

define <8 x i32> @interleaved_load_vf8_i32_stride4(<32 x i32>* %ptr){
; AVX2-LABEL: @interleaved_load_vf8_i32_stride4(
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR:%.*]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 0
; AVX2-NEXT: [[LOAD0:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 1
; AVX2-NEXT: [[LOAD1:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 2
; AVX2-NEXT: [[LOAD2:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 3
; AVX2-NEXT: [[LOAD3:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 4
; AVX2-NEXT: [[LOAD4:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 5
; AVX2-NEXT: [[LOAD5:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 6
; AVX2-NEXT: [[LOAD6:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 7
; AVX2-NEXT: [[LOAD7:%.*]] = load <4 x i32>, <4 x i32>* [[GEP]], align 16

; AVX2:      [[TEMP1:%.*]] = shufflevector <4 x i32> [[LOAD0]], <4 x i32> [[LOAD4]], <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
; AVX2-NEXT: [[TEMP2:%.*]] = shufflevector <4 x i32> [[LOAD1]], <4 x i32> [[LOAD5]], <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
; AVX2-NEXT: [[TEMP3:%.*]] = shufflevector <4 x i32> [[LOAD2]], <4 x i32> [[LOAD6]], <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
; AVX2-NEXT: [[TEMP4:%.*]] = shufflevector <4 x i32> [[LOAD3]], <4 x i32> [[LOAD7]], <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>

; AVX2-NEXT: [[TEMP5:%.*]] = shufflevector <8 x i32> [[TEMP1]], <8 x i32> [[TEMP2]], <8 x i32> <i32 0, i32 1, i32 9, i32 8, i32 4, i32 5, i32 13, i32 12>
; AVX2-NEXT: [[TEMP6:%.*]] = shufflevector <8 x i32> [[TEMP4]], <8 x i32> [[TEMP3]], <8 x i32> <i32 1, i32 0, i32 8, i32 9, i32 5, i32 4, i32 12, i32 13>
; AVX2-NEXT: [[RES0:%.*]] = shufflevector <8 x i32> [[TEMP5]], <8 x i32> [[TEMP6]], <8 x i32> <i32 0, i32 3, i32 10, i32 9, i32 4, i32 7, i32 14, i32 13>
; AVX2-NEXT: [[RES1:%.*]] = shufflevector <8 x i32> [[TEMP5]], <8 x i32> [[TEMP6]], <8 x i32> <i32 1, i32 2, i32 11, i32 8, i32 5, i32 6, i32 15, i32 12>

; AVX2-NEXT: [[TEMP9:%.*]] = shufflevector <8 x i32> [[TEMP1]], <8 x i32> [[TEMP2]], <8 x i32> <i32 2, i32 3, i32 11, i32 10, i32 6, i32 7, i32 15, i32 14>
; AVX2-NEXT: [[TEMP10:%.*]] = shufflevector <8 x i32> [[TEMP4]], <8 x i32> [[TEMP3]], <8 x i32> <i32 3, i32 2, i32 10, i32 11, i32 7, i32 6, i32 14, i32 15>
; AVX2-NEXT: [[RES2:%.*]] = shufflevector <8 x i32> [[TEMP9]], <8 x i32> [[TEMP10]], <8 x i32> <i32 0, i32 3, i32 10, i32 9, i32 4, i32 7, i32 14, i32 13>
; AVX2-NEXT: [[RES3:%.*]] = shufflevector <8 x i32> [[TEMP9]], <8 x i32> [[TEMP10]], <8 x i32> <i32 1, i32 2, i32 11, i32 8, i32 5, i32 6, i32 15, i32 12>

; AVX2-NEXT: [[ADD0:%.*]] = add <8 x i32> [[RES0]], [[RES1]]
; AVX2-NEXT: [[ADD1:%.*]] = add <8 x i32> [[RES2]], [[RES3]]
; AVX2-NEXT: [[RET0:%.*]] = add <8 x i32> [[ADD0]], [[ADD1]]
; AVX2-NEXT:ret <8 x i32> [[RET0]]

  %wide.vec = load <32 x i32>, <32 x i32>* %ptr, align 16
  %v1 = shufflevector <32 x i32> %wide.vec, <32 x i32> undef, <8 x i32> <i32 0, i32 4,  i32 8,  i32 12, i32 16, i32 20, i32 24, i32 28>
  %v2 = shufflevector <32 x i32> %wide.vec, <32 x i32> undef, <8 x i32> <i32 1, i32 5,  i32 9,  i32 13, i32 17, i32 21, i32 25, i32 29>
  %v3 = shufflevector <32 x i32> %wide.vec, <32 x i32> undef, <8 x i32> <i32 2, i32 6,  i32 10, i32 14, i32 18, i32 22, i32 26, i32 30>
  %v4 = shufflevector <32 x i32> %wide.vec, <32 x i32> undef, <8 x i32> <i32 3, i32 7, i32 11, i32 15, i32 19, i32 23, i32 27, i32 31>
  %add1 = add <8 x i32> %v1, %v2
  %add2 = add <8 x i32> %v3, %v4
  %add3 = add <8 x i32> %add1, %add2
  ret <8 x i32> %add3
}

define void @interleaved_store_vf8_i32_stride4(<8 x i32> %a0,<8 x i32> %b0,<8 x i32> %c0,<8 x i32> %d0,<32 x i32>* %ptr){
; AVX2-LABEL: @interleaved_store_vf8_i32_stride4(

; AVX2: [[STOREDATA0:%.*]] = shufflevector <8 x i32> [[DATA0:%.*]], <8 x i32> [[DATA1:%.*]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
; AVX2-NEXT: [[STOREDATA1:%.*]] = shufflevector <8 x i32> [[DATA2:%.*]], <8 x i32> [[DATA3:%.*]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>

; AVX2: [[TEMP0:%.*]] = shufflevector <16 x i32> [[STOREDATA0]], <16 x i32> [[STOREDATA1]], <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
; AVX2-NEXT: [[TEMP1:%.*]] = shufflevector <16 x i32> [[STOREDATA0]], <16 x i32> [[STOREDATA1]], <8 x i32> <i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
; AVX2-NEXT: [[TEMP2:%.*]] = shufflevector <16 x i32> [[STOREDATA0]], <16 x i32> [[STOREDATA1]], <8 x i32> <i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23>
; AVX2-NEXT: [[TEMP3:%.*]] = shufflevector <16 x i32> [[STOREDATA0]], <16 x i32> [[STOREDATA1]], <8 x i32> <i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>

; AVX2-NEXT: [[TEMP4:%.*]] = shufflevector <8 x i32> [[TEMP0]], <8 x i32> [[TEMP1]], <8 x i32> <i32 0, i32 8, i32 1, i32 9, i32 4, i32 12, i32 5, i32 13>
; AVX2-NEXT: [[TEMP5:%.*]] = shufflevector <8 x i32> [[TEMP2]], <8 x i32> [[TEMP3]], <8 x i32> <i32 0, i32 8, i32 1, i32 9, i32 4, i32 12, i32 5, i32 13>
; AVX2-NEXT: [[RES0:%.*]] = shufflevector <8 x i32> [[TEMP4]], <8 x i32> [[TEMP5]], <8 x i32> <i32 0, i32 1, i32 8, i32 9, i32 4, i32 5, i32 12, i32 13>
; AVX2-NEXT: [[RES1:%.*]] = shufflevector <8 x i32> [[TEMP4]], <8 x i32> [[TEMP5]], <8 x i32> <i32 2, i32 3, i32 10, i32 11, i32 6, i32 7, i32 14, i32 15>

; AVX2-NEXT: [[TEMP8:%.*]] = shufflevector <8 x i32> [[TEMP0]], <8 x i32> [[TEMP1]], <8 x i32> <i32 2, i32 10, i32 3, i32 11, i32 6, i32 14, i32 7, i32 15>
; AVX2-NEXT: [[TEMP9:%.*]] = shufflevector <8 x i32> [[TEMP2]], <8 x i32> [[TEMP3]], <8 x i32> <i32 2, i32 10, i32 3, i32 11, i32 6, i32 14, i32 7, i32 15>
; AVX2-NEXT: [[RES2:%.*]] = shufflevector <8 x i32> [[TEMP8]], <8 x i32> [[TEMP9]], <8 x i32> <i32 0, i32 1, i32 8, i32 9, i32 4, i32 5, i32 12, i32 13>
; AVX2-NEXT: [[RES3:%.*]] = shufflevector <8 x i32> [[TEMP8]], <8 x i32> [[TEMP9]], <8 x i32> <i32 2, i32 3, i32 10, i32 11, i32 6, i32 7, i32 14, i32 15>

; AVX2-NEXT: [[STORE0:%.*]] = shufflevector <8 x i32> [[RES0]], <8 x i32> [[RES0]], <4 x i32> <i32 0, i32 1, i32 2, i32 3>
; AVX2-NEXT: [[STORE1:%.*]] = shufflevector <8 x i32> [[RES1]], <8 x i32> [[RES1]], <4 x i32> <i32 0, i32 1, i32 2, i32 3>
; AVX2-NEXT: [[STORE2:%.*]] = shufflevector <8 x i32> [[RES2]], <8 x i32> [[RES2]], <4 x i32> <i32 0, i32 1, i32 2, i32 3>
; AVX2-NEXT: [[STORE3:%.*]] = shufflevector <8 x i32> [[RES3]], <8 x i32> [[RES3]], <4 x i32> <i32 0, i32 1, i32 2, i32 3>
; AVX2-NEXT: [[STORE4:%.*]] = shufflevector <8 x i32> [[RES0]], <8 x i32> [[RES0]], <4 x i32> <i32 4, i32 5, i32 6, i32 7>
; AVX2-NEXT: [[STORE5:%.*]] = shufflevector <8 x i32> [[RES1]], <8 x i32> [[RES1]], <4 x i32> <i32 4, i32 5, i32 6, i32 7>
; AVX2-NEXT: [[STORE6:%.*]] = shufflevector <8 x i32> [[RES2]], <8 x i32> [[RES2]], <4 x i32> <i32 4, i32 5, i32 6, i32 7>
; AVX2-NEXT: [[STORE7:%.*]] = shufflevector <8 x i32> [[RES3]], <8 x i32> [[RES3]], <4 x i32> <i32 4, i32 5, i32 6, i32 7>

; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR:%.*]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 0
; AVX2-NEXT: store <4 x i32> [[STORE0]], <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 1
; AVX2-NEXT: store <4 x i32> [[STORE1]], <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 2
; AVX2-NEXT: store <4 x i32> [[STORE2]], <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 3
; AVX2-NEXT: store <4 x i32> [[STORE3]], <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 4
; AVX2-NEXT: store <4 x i32> [[STORE4]], <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 5
; AVX2-NEXT: store <4 x i32> [[STORE5]], <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 6
; AVX2-NEXT: store <4 x i32> [[STORE6]], <4 x i32>* [[GEP]], align 16
; AVX2:      [[BITCAST:%.*]] = bitcast <32 x i32>* [[PTR]] to <4 x i32>*
; AVX2-NEXT: [[GEP:%.*]] = getelementptr inbounds <4 x i32>, <4 x i32>* [[BITCAST]], i32 7
; AVX2-NEXT: store <4 x i32> [[STORE7]], <4 x i32>* [[GEP]], align 16
; AVX2-NEXT: ret void

  %store.data0 = shufflevector <8 x i32> %a0, <8 x i32> %b0, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %store.data1 = shufflevector <8 x i32> %c0, <8 x i32> %d0, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15>
  %interleave.vec = shufflevector <16 x i32> %store.data0, <16 x i32> %store.data1, <32 x i32> <i32 0, i32 8, i32 16, i32 24, i32 1, i32 9, i32 17, i32 25, i32 2, i32 10, i32 18, i32 26, i32 3, i32 11, i32 19, i32 27, i32 4, i32 12, i32 20, i32 28, i32 5, i32 13, i32 21, i32 29, i32 6, i32 14, i32 22, i32 30, i32 7, i32 15, i32 23, i32 31>
  store <32 x i32> %interleave.vec, <32 x i32>* %ptr, align 16
  ret void
}


