

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Fri Feb 28 00:38:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.179 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   130093|   131510|  1.041 ms|  1.052 ms|  130094|  131511|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395  |sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2  |    16386|    16386|   0.131 ms|   0.131 ms|  16386|  16386|       no|
        |grp_sha_transform_fu_403                                          |sha_transform                                          |      395|      395|   3.160 us|   3.160 us|    395|    395|       no|
        |grp_sha_stream_Pipeline_local_memset_label12_fu_411               |sha_stream_Pipeline_local_memset_label12               |        2|       18|  16.000 ns|   0.144 us|      2|     18|       no|
        |grp_sha_stream_Pipeline_local_memset_label1_fu_419                |sha_stream_Pipeline_local_memset_label1                |        2|       17|  16.000 ns|   0.136 us|      2|     17|       no|
        |grp_sha_stream_Pipeline_local_memset_label11_fu_427               |sha_stream_Pipeline_local_memset_label11               |       16|       16|   0.128 us|   0.128 us|     16|     16|       no|
        |grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433                   |sha_stream_Pipeline_VITIS_LOOP_219_3                   |        7|        7|  56.000 ns|  56.000 ns|      7|      7|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+
        |                          |  Latency (cycles) |   Iteration   |  Initiation Interval  |    Trip   |          |
        |         Loop Name        |   min   |   max   |    Latency    |  achieved |   target  |   Count   | Pipelined|
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+
        |- sha_stream_label0       |   113292|   114280|  56646 ~ 57140|          -|          -|          2|        no|
        | + sha_update_label4      |    56642|    57088|            446|          -|          -|  127 ~ 128|        no|
        |  ++ local_memcpy_label3  |       48|       48|              3|          -|          -|         16|        no|
        | + local_memcpy_label3    |        0|       48|              3|          -|          -|     0 ~ 16|        no|
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     990|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     1232|    2378|    0|
|Memory               |        8|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     617|    -|
|Register             |        -|     -|      544|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|     0|     1840|    4051|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395  |sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2  |        0|   0|    48|   208|    0|
    |grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433                   |sha_stream_Pipeline_VITIS_LOOP_219_3                   |        0|   0|     9|    58|    0|
    |grp_sha_stream_Pipeline_local_memset_label1_fu_419                |sha_stream_Pipeline_local_memset_label1                |        0|   0|     6|    63|    0|
    |grp_sha_stream_Pipeline_local_memset_label11_fu_427               |sha_stream_Pipeline_local_memset_label11               |        0|   0|     6|    51|    0|
    |grp_sha_stream_Pipeline_local_memset_label12_fu_411               |sha_stream_Pipeline_local_memset_label12               |        0|   0|     8|    66|    0|
    |grp_sha_transform_fu_403                                          |sha_transform                                          |        0|   0|  1155|  1932|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                             |                                                       |        0|   0|  1232|  2378|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |local_indata_U     |local_indata_RAM_AUTO_1R1W     |        8|   0|   0|    0|  16384|    8|     1|       131072|
    |sha_info_data_U    |sha_info_data_RAM_AUTO_1R1W    |        0|  32|  33|    0|     16|   32|     1|          512|
    |sha_info_digest_U  |sha_info_digest_RAM_AUTO_1R1W  |        0|  32|  33|    0|      5|   32|     1|          160|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                               |        8|  64|  66|    0|  16405|   72|     3|       131744|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln152_fu_558_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln153_fu_570_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln156_fu_606_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln159_fu_806_p2               |         +|   0|  0|  39|          32|           7|
    |add_ln164_fu_800_p2               |         +|   0|  0|  39|          32|           8|
    |add_ln210_fu_487_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln61_fu_539_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln74_1_fu_879_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln74_2_fu_768_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln74_3_fu_884_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln74_fu_763_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln80_1_fu_753_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln80_2_fu_910_p2              |         +|   0|  0|  39|          32|           3|
    |add_ln80_3_fu_869_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln80_fu_794_p2                |         +|   0|  0|  14|           7|           3|
    |add_ln83_1_fu_900_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln83_fu_784_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln84_1_fu_925_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln84_fu_817_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln85_1_fu_940_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln85_fu_832_p2                |         +|   0|  0|  21|          14|          14|
    |count_1_fu_512_p2                 |         +|   0|  0|  14|           7|           1|
    |sub_ln58_1_fu_981_p2              |         -|   0|  0|  14|           1|           7|
    |sub_ln58_2_fu_1005_p2             |         -|   0|  0|  14|           1|           7|
    |sub_ln58_fu_968_p2                |         -|   0|  0|  14|           6|           7|
    |sub_ln77_1_fu_719_p2              |         -|   0|  0|  38|           1|          31|
    |sub_ln77_fu_699_p2                |         -|   0|  0|  39|           1|          32|
    |ap_block_state21_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln152_fu_564_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln159_1_fu_644_p2            |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln159_fu_628_p2              |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln178_fu_533_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln210_fu_481_p2              |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln80_1_fu_864_p2             |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln80_fu_747_p2               |      icmp|   0|  0|  13|           5|           6|
    |or_ln83_1_fu_894_p2               |        or|   0|  0|  14|           1|          14|
    |or_ln83_fu_778_p2                 |        or|   0|  0|  14|           1|          14|
    |or_ln84_1_fu_920_p2               |        or|   0|  0|  14|           2|          14|
    |or_ln84_fu_812_p2                 |        or|   0|  0|  14|           2|          14|
    |or_ln85_1_fu_935_p2               |        or|   0|  0|  14|           2|          14|
    |or_ln85_fu_827_p2                 |        or|   0|  0|  14|           2|          14|
    |m_1_fu_739_p3                     |    select|   0|  0|  31|           1|          31|
    |select_ln58_fu_1029_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln73_1_fu_684_p3           |    select|   0|  0|  14|           1|          14|
    |select_ln73_fu_678_p3             |    select|   0|  0|  32|           1|          32|
    |m_fu_1047_p2                      |       xor|   0|  0|   4|           4|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 990|         520|         566|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  134|         27|    1|         27|
    |ap_sig_allocacmp_sha_info_count_hi_load_1  |    9|          2|   32|         64|
    |count_assign_1_reg_327                     |    9|          2|   32|         64|
    |idx25_reg_349                              |    9|          2|    7|         14|
    |idx27_reg_360                              |    9|          2|    5|         10|
    |idx30_reg_372                              |    9|          2|   32|         64|
    |idx32_reg_383                              |    9|          2|    5|         10|
    |idx_reg_337                                |    9|          2|   32|         64|
    |j_fu_182                                   |    9|          2|    2|          4|
    |local_indata_address0                      |   31|          6|   14|         84|
    |local_indata_address1                      |   26|          5|   14|         70|
    |local_indata_ce0                           |   14|          3|    1|          3|
    |local_indata_we0                           |    9|          2|    1|          2|
    |sha_info_count_hi                          |   14|          3|   32|         96|
    |sha_info_count_lo                          |    9|          2|   32|         64|
    |sha_info_data_address0                     |   49|          9|    4|         36|
    |sha_info_data_ce0                          |   31|          6|    1|          6|
    |sha_info_data_d0                           |   43|          8|   32|        256|
    |sha_info_data_we0                          |   26|          5|    1|          5|
    |sha_info_digest_address0                   |   31|          6|    3|         18|
    |sha_info_digest_address1                   |   20|          4|    3|         12|
    |sha_info_digest_ce0                        |   20|          4|    1|          4|
    |sha_info_digest_ce1                        |   14|          3|    1|          3|
    |sha_info_digest_d0                         |   26|          5|   32|        160|
    |sha_info_digest_d1                         |   20|          4|   32|        128|
    |sha_info_digest_we0                        |   14|          3|    1|          3|
    |sha_info_digest_we1                        |   14|          3|    1|          3|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  617|        124|  354|       1274|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln159_reg_1186                                                             |  32|   0|   32|          0|
    |add_ln164_reg_1181                                                             |  32|   0|   32|          0|
    |add_ln210_reg_1069                                                             |   2|   0|    2|          0|
    |add_ln61_reg_1099                                                              |   4|   0|    4|          0|
    |add_ln74_1_reg_1209                                                            |  14|   0|   14|          0|
    |add_ln74_reg_1160                                                              |  14|   0|   14|          0|
    |add_ln80_1_reg_1155                                                            |   5|   0|    5|          0|
    |add_ln80_2_reg_1225                                                            |  32|   0|   32|          0|
    |add_ln80_3_reg_1204                                                            |   5|   0|    5|          0|
    |add_ln80_reg_1176                                                              |   7|   0|    7|          0|
    |ap_CS_fsm                                                                      |  26|   0|   26|          0|
    |count_assign_1_reg_327                                                         |  32|   0|   32|          0|
    |grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433_ap_start_reg                   |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg               |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg               |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg                |   1|   0|    1|          0|
    |grp_sha_transform_fu_403_ap_start_reg                                          |   1|   0|    1|          0|
    |hi_bit_count_reg_1085                                                          |  32|   0|   32|          0|
    |i_reg_1117                                                                     |  32|   0|   32|          0|
    |icmp_ln159_reg_1128                                                            |   1|   0|    1|          0|
    |icmp_ln178_reg_1095                                                            |   1|   0|    1|          0|
    |idx25_reg_349                                                                  |   7|   0|    7|          0|
    |idx27_reg_360                                                                  |   5|   0|    5|          0|
    |idx30_reg_372                                                                  |  32|   0|   32|          0|
    |idx32_reg_383                                                                  |   5|   0|    5|          0|
    |idx_reg_337                                                                    |  32|   0|   32|          0|
    |j_fu_182                                                                       |   2|   0|    2|          0|
    |lo_bit_count_reg_1079                                                          |  32|   0|   32|          0|
    |m_1_reg_1147                                                                   |  31|   0|   31|          0|
    |m_reg_1245                                                                     |   4|   0|    4|          0|
    |reg_449                                                                        |   8|   0|    8|          0|
    |reg_453                                                                        |   8|   0|    8|          0|
    |select_ln58_reg_1240                                                           |   7|   0|    7|          0|
    |select_ln73_1_reg_1142                                                         |   8|   0|   14|          6|
    |sha_info_count_hi                                                              |  32|   0|   32|          0|
    |sha_info_count_lo                                                              |  32|   0|   32|          0|
    |tmp_9_reg_1105                                                                 |   1|   0|   14|         13|
    |trunc_ln159_reg_1137                                                           |  14|   0|   14|          0|
    |trunc_ln210_reg_1061                                                           |   1|   0|    1|          0|
    |zext_ln171_reg_1090                                                            |   6|   0|    7|          1|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 544|   0|  564|         20|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|indata_address0   |  out|   14|   ap_memory|        indata|         array|
|indata_ce0        |  out|    1|   ap_memory|        indata|         array|
|indata_q0         |   in|    8|   ap_memory|        indata|         array|
|in_i_address0     |  out|    1|   ap_memory|          in_i|         array|
|in_i_ce0          |  out|    1|   ap_memory|          in_i|         array|
|in_i_q0           |   in|   32|   ap_memory|          in_i|         array|
|outdata_address0  |  out|    3|   ap_memory|       outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|       outdata|         array|
+------------------+-----+-----+------------+--------------+--------------+

