CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.2\ISE_DS\ISE\coregen\' [reloaded]
INFO:sim - Generating component instance 'block_ram_counter' of
   'xilinx.com:ip:c_counter_binary:8.0' from
   'C:\Xilinx\13.2\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_counter_
   binary_v8_0\c_counter_binary_v8_0.xcd'.
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <block_ram_counter> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
Generating SYM schematic symbol for 'block_ram_counter'...
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'block_ram_counter'.
