INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/rom/rom.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_top
WARNING: [VRFC 10-159] /* in comment [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:36]
ERROR: [VRFC 10-91] seg is not declared [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:2]
ERROR: [VRFC 10-1241] port data is not defined [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:6]
ERROR: [VRFC 10-1241] port addr is not defined [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:5]
ERROR: [VRFC 10-1040] module rom_top ignored due to previous errors [C:/Users/guzy0/rom/rom.srcs/sources_1/new/rom_top.v:2]
