
BMSv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000429c  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08004428  08004428  00005428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004468  08004468  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  08004468  08004468  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004468  08004468  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004468  08004468  00005468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800446c  0800446c  0000546c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004470  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000010  08004480  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08004480  00006184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cd84  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002724  00000000  00000000  00012dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c70  00000000  00000000  000154e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000956  00000000  00000000  00016158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d51  00000000  00000000  00016aae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010f6a  00000000  00000000  000397ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca6da  00000000  00000000  0004a769  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00114e43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003000  00000000  00000000  00114e88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00117e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08004410 	.word	0x08004410

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	08004410 	.word	0x08004410

080001cc <BQ_Init>:
/**
 * @brief bq40z80 initialization
 * @param i2c i2c pointer
 */
void BQ_Init(I2C_HandleTypeDef *i2c)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
    bq_i2c = i2c;
 80001d4:	4a2b      	ldr	r2, [pc, #172]	@ (8000284 <BQ_Init+0xb8>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	6013      	str	r3, [r2, #0]
    if(bq_i2c == &hi2c1){
 80001da:	4b2a      	ldr	r3, [pc, #168]	@ (8000284 <BQ_Init+0xb8>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	4a2a      	ldr	r2, [pc, #168]	@ (8000288 <BQ_Init+0xbc>)
 80001e0:	4293      	cmp	r3, r2
 80001e2:	d10b      	bne.n	80001fc <BQ_Init+0x30>
    	__HAL_RCC_I2C1_CLK_ENABLE();
 80001e4:	4b29      	ldr	r3, [pc, #164]	@ (800028c <BQ_Init+0xc0>)
 80001e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001e8:	4a28      	ldr	r2, [pc, #160]	@ (800028c <BQ_Init+0xc0>)
 80001ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80001ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80001f0:	4b26      	ldr	r3, [pc, #152]	@ (800028c <BQ_Init+0xc0>)
 80001f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80001f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80001f8:	60bb      	str	r3, [r7, #8]
 80001fa:	68bb      	ldr	r3, [r7, #8]
    }
//    ("[BQ] Started", 12);
//    if (USE_SCANNER == 1)
//    {
#ifdef USE_SCANNER
        HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(bq_i2c, bq_deviceAddress << 1, 3, 100);
 80001fc:	4b21      	ldr	r3, [pc, #132]	@ (8000284 <BQ_Init+0xb8>)
 80001fe:	6818      	ldr	r0, [r3, #0]
 8000200:	4b23      	ldr	r3, [pc, #140]	@ (8000290 <BQ_Init+0xc4>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	005b      	lsls	r3, r3, #1
 8000206:	b299      	uxth	r1, r3
 8000208:	2364      	movs	r3, #100	@ 0x64
 800020a:	2203      	movs	r2, #3
 800020c:	f001 fd32 	bl	8001c74 <HAL_I2C_IsDeviceReady>
 8000210:	4603      	mov	r3, r0
 8000212:	73fb      	strb	r3, [r7, #15]
        while (ret != HAL_OK)
 8000214:	e00f      	b.n	8000236 <BQ_Init+0x6a>
        {
//            ("[BQ] device not founded", 23);
            ret = HAL_I2C_IsDeviceReady(bq_i2c, bq_deviceAddress << 1, 3, 100);
 8000216:	4b1b      	ldr	r3, [pc, #108]	@ (8000284 <BQ_Init+0xb8>)
 8000218:	6818      	ldr	r0, [r3, #0]
 800021a:	4b1d      	ldr	r3, [pc, #116]	@ (8000290 <BQ_Init+0xc4>)
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	005b      	lsls	r3, r3, #1
 8000220:	b299      	uxth	r1, r3
 8000222:	2364      	movs	r3, #100	@ 0x64
 8000224:	2203      	movs	r2, #3
 8000226:	f001 fd25 	bl	8001c74 <HAL_I2C_IsDeviceReady>
 800022a:	4603      	mov	r3, r0
 800022c:	73fb      	strb	r3, [r7, #15]
            HAL_Delay(1000);
 800022e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000232:	f000 ff5f 	bl	80010f4 <HAL_Delay>
        while (ret != HAL_OK)
 8000236:	7bfb      	ldrb	r3, [r7, #15]
 8000238:	2b00      	cmp	r3, #0
 800023a:	d1ec      	bne.n	8000216 <BQ_Init+0x4a>
#endif
//    }

    

    HAL_Delay(1500);
 800023c:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000240:	f000 ff58 	bl	80010f4 <HAL_Delay>
    BQAction_UpdateData();
 8000244:	f000 f9b2 	bl	80005ac <BQAction_UpdateData>
    BQAction_TryUnsealedDevice();
 8000248:	f000 f984 	bl	8000554 <BQAction_TryUnsealedDevice>

    BQAction_SetManufacturingAllFet(false);
 800024c:	2000      	movs	r0, #0
 800024e:	f000 f90f 	bl	8000470 <BQAction_SetManufacturingAllFet>
    BQAction_SetManufacturingFuse(false);
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f91f 	bl	8000496 <BQAction_SetManufacturingFuse>
    BQAction_SetCalibration(false);
 8000258:	2000      	movs	r0, #0
 800025a:	f000 f92f 	bl	80004bc <BQAction_SetCalibration>
    BQAction_SetManufacturingGauging(true);
 800025e:	2001      	movs	r0, #1
 8000260:	f000 f93f 	bl	80004e2 <BQAction_SetManufacturingGauging>
    BQAction_SetManufacturingPF(true);
 8000264:	2001      	movs	r0, #1
 8000266:	f000 f94f 	bl	8000508 <BQAction_SetManufacturingPF>
    BQAction_SetManufacturingLF(true);
 800026a:	2001      	movs	r0, #1
 800026c:	f000 f95f 	bl	800052e <BQAction_SetManufacturingLF>
    BQAction_SetLed(false);
 8000270:	2000      	movs	r0, #0
 8000272:	f000 f8ea 	bl	800044a <BQAction_SetLed>

    BQAction_UpdateData();
 8000276:	f000 f999 	bl	80005ac <BQAction_UpdateData>
    //BQ_ForceUpdateFlash();

    //BQ_BoundaryCellVoltage voltages = BQ_GetBoundaryCellVoltage();

//    ("[BQ] initialized", 16);
}
 800027a:	bf00      	nop
 800027c:	3710      	adds	r7, #16
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	2000002c 	.word	0x2000002c
 8000288:	2000012c 	.word	0x2000012c
 800028c:	40021000 	.word	0x40021000
 8000290:	20000000 	.word	0x20000000

08000294 <BQ_WriteMABlockCommand>:
/**
 * @brief send command to ManufacturerBlockAccess()
 * @param command command to send
 */
void BQ_WriteMABlockCommand(uint16_t command)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b086      	sub	sp, #24
 8000298:	af02      	add	r7, sp, #8
 800029a:	4603      	mov	r3, r0
 800029c:	80fb      	strh	r3, [r7, #6]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 800029e:	2344      	movs	r3, #68	@ 0x44
 80002a0:	733b      	strb	r3, [r7, #12]
 80002a2:	2302      	movs	r3, #2
 80002a4:	737b      	strb	r3, [r7, #13]
 80002a6:	88fb      	ldrh	r3, [r7, #6]
 80002a8:	b2db      	uxtb	r3, r3
 80002aa:	73bb      	strb	r3, [r7, #14]
 80002ac:	88fb      	ldrh	r3, [r7, #6]
 80002ae:	0a1b      	lsrs	r3, r3, #8
 80002b0:	b29b      	uxth	r3, r3
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(bq_i2c, bq_deviceAddress << 1, buf, 4, 100);
 80002b6:	4b08      	ldr	r3, [pc, #32]	@ (80002d8 <BQ_WriteMABlockCommand+0x44>)
 80002b8:	6818      	ldr	r0, [r3, #0]
 80002ba:	4b08      	ldr	r3, [pc, #32]	@ (80002dc <BQ_WriteMABlockCommand+0x48>)
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	005b      	lsls	r3, r3, #1
 80002c0:	b299      	uxth	r1, r3
 80002c2:	f107 020c 	add.w	r2, r7, #12
 80002c6:	2364      	movs	r3, #100	@ 0x64
 80002c8:	9300      	str	r3, [sp, #0]
 80002ca:	2304      	movs	r3, #4
 80002cc:	f001 fac4 	bl	8001858 <HAL_I2C_Master_Transmit>
}
 80002d0:	bf00      	nop
 80002d2:	3710      	adds	r7, #16
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	2000002c 	.word	0x2000002c
 80002dc:	20000000 	.word	0x20000000

080002e0 <BQ_ReadMABlockCommand>:
 * @param command command from read
 * @param receive array to receive
 * @param size array size
 */
void BQ_ReadMABlockCommand(uint16_t command, uint8_t *receive, uint8_t size)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b090      	sub	sp, #64	@ 0x40
 80002e4:	af02      	add	r7, sp, #8
 80002e6:	4603      	mov	r3, r0
 80002e8:	6039      	str	r1, [r7, #0]
 80002ea:	80fb      	strh	r3, [r7, #6]
 80002ec:	4613      	mov	r3, r2
 80002ee:	717b      	strb	r3, [r7, #5]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 80002f0:	2344      	movs	r3, #68	@ 0x44
 80002f2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80002f6:	2302      	movs	r3, #2
 80002f8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80002fc:	88fb      	ldrh	r3, [r7, #6]
 80002fe:	b2db      	uxtb	r3, r3
 8000300:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8000304:	88fb      	ldrh	r3, [r7, #6]
 8000306:	0a1b      	lsrs	r3, r3, #8
 8000308:	b29b      	uxth	r3, r3
 800030a:	b2db      	uxtb	r3, r3
 800030c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    HAL_I2C_Master_Transmit(bq_i2c, bq_deviceAddress << 1, buf, 4, 100);
 8000310:	4b28      	ldr	r3, [pc, #160]	@ (80003b4 <BQ_ReadMABlockCommand+0xd4>)
 8000312:	6818      	ldr	r0, [r3, #0]
 8000314:	4b28      	ldr	r3, [pc, #160]	@ (80003b8 <BQ_ReadMABlockCommand+0xd8>)
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	005b      	lsls	r3, r3, #1
 800031a:	b299      	uxth	r1, r3
 800031c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000320:	2364      	movs	r3, #100	@ 0x64
 8000322:	9300      	str	r3, [sp, #0]
 8000324:	2304      	movs	r3, #4
 8000326:	f001 fa97 	bl	8001858 <HAL_I2C_Master_Transmit>

    // send 0x44, then receive size
    uint8_t addr[2] = {0x44, 2 + size};
 800032a:	2344      	movs	r3, #68	@ 0x44
 800032c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8000330:	797b      	ldrb	r3, [r7, #5]
 8000332:	3302      	adds	r3, #2
 8000334:	b2db      	uxtb	r3, r3
 8000336:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    HAL_I2C_Master_Transmit(bq_i2c, bq_deviceAddress << 1, addr, 2, 100);
 800033a:	4b1e      	ldr	r3, [pc, #120]	@ (80003b4 <BQ_ReadMABlockCommand+0xd4>)
 800033c:	6818      	ldr	r0, [r3, #0]
 800033e:	4b1e      	ldr	r3, [pc, #120]	@ (80003b8 <BQ_ReadMABlockCommand+0xd8>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	b299      	uxth	r1, r3
 8000346:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800034a:	2364      	movs	r3, #100	@ 0x64
 800034c:	9300      	str	r3, [sp, #0]
 800034e:	2302      	movs	r3, #2
 8000350:	f001 fa82 	bl	8001858 <HAL_I2C_Master_Transmit>

    uint8_t result[35] = {0};
 8000354:	2300      	movs	r3, #0
 8000356:	60bb      	str	r3, [r7, #8]
 8000358:	f107 030c 	add.w	r3, r7, #12
 800035c:	221f      	movs	r2, #31
 800035e:	2100      	movs	r1, #0
 8000360:	4618      	mov	r0, r3
 8000362:	f004 f829 	bl	80043b8 <memset>
    HAL_I2C_Master_Receive(bq_i2c, bq_deviceAddress << 1, result, 35, 100);
 8000366:	4b13      	ldr	r3, [pc, #76]	@ (80003b4 <BQ_ReadMABlockCommand+0xd4>)
 8000368:	6818      	ldr	r0, [r3, #0]
 800036a:	4b13      	ldr	r3, [pc, #76]	@ (80003b8 <BQ_ReadMABlockCommand+0xd8>)
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	005b      	lsls	r3, r3, #1
 8000370:	b299      	uxth	r1, r3
 8000372:	f107 0208 	add.w	r2, r7, #8
 8000376:	2364      	movs	r3, #100	@ 0x64
 8000378:	9300      	str	r3, [sp, #0]
 800037a:	2323      	movs	r3, #35	@ 0x23
 800037c:	f001 fb84 	bl	8001a88 <HAL_I2C_Master_Receive>

    for (int i = 0; i < size; i++)
 8000380:	2300      	movs	r3, #0
 8000382:	637b      	str	r3, [r7, #52]	@ 0x34
 8000384:	e00c      	b.n	80003a0 <BQ_ReadMABlockCommand+0xc0>
    {
        receive[i] = result[i + 3];
 8000386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000388:	1cda      	adds	r2, r3, #3
 800038a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800038c:	6839      	ldr	r1, [r7, #0]
 800038e:	440b      	add	r3, r1
 8000390:	3238      	adds	r2, #56	@ 0x38
 8000392:	443a      	add	r2, r7
 8000394:	f812 2c30 	ldrb.w	r2, [r2, #-48]
 8000398:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < size; i++)
 800039a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800039c:	3301      	adds	r3, #1
 800039e:	637b      	str	r3, [r7, #52]	@ 0x34
 80003a0:	797b      	ldrb	r3, [r7, #5]
 80003a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80003a4:	429a      	cmp	r2, r3
 80003a6:	dbee      	blt.n	8000386 <BQ_ReadMABlockCommand+0xa6>
    }
}
 80003a8:	bf00      	nop
 80003aa:	bf00      	nop
 80003ac:	3738      	adds	r7, #56	@ 0x38
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	2000002c 	.word	0x2000002c
 80003b8:	20000000 	.word	0x20000000

080003bc <BQ_ReadCommandAsShort>:
 * @brief reading from ManufacturerBlockAccess() as uint16_t
 * @param command command to read
 * @return 16bit value from command
 */
uint16_t BQ_ReadCommandAsShort(uint16_t command)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	4603      	mov	r3, r0
 80003c4:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    BQ_ReadMABlockCommand(command, buf, 2);
 80003c6:	f107 010c 	add.w	r1, r7, #12
 80003ca:	88fb      	ldrh	r3, [r7, #6]
 80003cc:	2202      	movs	r2, #2
 80003ce:	4618      	mov	r0, r3
 80003d0:	f7ff ff86 	bl	80002e0 <BQ_ReadMABlockCommand>

    uint16_t result = 0;
 80003d4:	2300      	movs	r3, #0
 80003d6:	81fb      	strh	r3, [r7, #14]

    result = result | buf[0];
 80003d8:	7b3b      	ldrb	r3, [r7, #12]
 80003da:	461a      	mov	r2, r3
 80003dc:	89fb      	ldrh	r3, [r7, #14]
 80003de:	4313      	orrs	r3, r2
 80003e0:	81fb      	strh	r3, [r7, #14]
    result = result | (buf[1] << 8);
 80003e2:	7b7b      	ldrb	r3, [r7, #13]
 80003e4:	021b      	lsls	r3, r3, #8
 80003e6:	b21a      	sxth	r2, r3
 80003e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003ec:	4313      	orrs	r3, r2
 80003ee:	b21b      	sxth	r3, r3
 80003f0:	81fb      	strh	r3, [r7, #14]

    return result;
 80003f2:	89fb      	ldrh	r3, [r7, #14]
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	3710      	adds	r7, #16
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}

080003fc <BQ_ReadCommandAsInt>:
 * @brief reading from ManufacturerBlockAccess() as uint32_t
 * @param command command to read
 * @return 32bit value from command
 */
uint32_t BQ_ReadCommandAsInt(uint16_t command)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	af00      	add	r7, sp, #0
 8000402:	4603      	mov	r3, r0
 8000404:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];

    BQ_ReadMABlockCommand(command, buf, 4);
 8000406:	f107 0108 	add.w	r1, r7, #8
 800040a:	88fb      	ldrh	r3, [r7, #6]
 800040c:	2204      	movs	r2, #4
 800040e:	4618      	mov	r0, r3
 8000410:	f7ff ff66 	bl	80002e0 <BQ_ReadMABlockCommand>

    uint32_t result = 0;
 8000414:	2300      	movs	r3, #0
 8000416:	60fb      	str	r3, [r7, #12]

    result = result | (buf[0]);
 8000418:	7a3b      	ldrb	r3, [r7, #8]
 800041a:	461a      	mov	r2, r3
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	4313      	orrs	r3, r2
 8000420:	60fb      	str	r3, [r7, #12]
    result = result | (buf[1] << 8);
 8000422:	7a7b      	ldrb	r3, [r7, #9]
 8000424:	021b      	lsls	r3, r3, #8
 8000426:	68fa      	ldr	r2, [r7, #12]
 8000428:	4313      	orrs	r3, r2
 800042a:	60fb      	str	r3, [r7, #12]
    result = result | (buf[2] << 16);
 800042c:	7abb      	ldrb	r3, [r7, #10]
 800042e:	041b      	lsls	r3, r3, #16
 8000430:	68fa      	ldr	r2, [r7, #12]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    result = result | (buf[3] << 24);
 8000436:	7afb      	ldrb	r3, [r7, #11]
 8000438:	061b      	lsls	r3, r3, #24
 800043a:	68fa      	ldr	r2, [r7, #12]
 800043c:	4313      	orrs	r3, r2
 800043e:	60fb      	str	r3, [r7, #12]

    return result;
 8000440:	68fb      	ldr	r3, [r7, #12]
}
 8000442:	4618      	mov	r0, r3
 8000444:	3710      	adds	r7, #16
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}

0800044a <BQAction_SetLed>:
/**
 * @brief setting led
 * @param active true - set on, false - set off
 */
void BQAction_SetLed(bool active)
{
 800044a:	b580      	push	{r7, lr}
 800044c:	b082      	sub	sp, #8
 800044e:	af00      	add	r7, sp, #0
 8000450:	4603      	mov	r3, r0
 8000452:	71fb      	strb	r3, [r7, #7]
    if (BQ_IsLedEnabled() != active)
 8000454:	f000 fa82 	bl	800095c <BQ_IsLedEnabled>
 8000458:	4603      	mov	r3, r0
 800045a:	461a      	mov	r2, r3
 800045c:	79fb      	ldrb	r3, [r7, #7]
 800045e:	4293      	cmp	r3, r2
 8000460:	d002      	beq.n	8000468 <BQAction_SetLed+0x1e>
    {
        BQ_WriteMABlockCommand(BQ40Z80_MFA_LED_TOGGLE);
 8000462:	202b      	movs	r0, #43	@ 0x2b
 8000464:	f7ff ff16 	bl	8000294 <BQ_WriteMABlockCommand>
    }
}
 8000468:	bf00      	nop
 800046a:	3708      	adds	r7, #8
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}

08000470 <BQAction_SetManufacturingAllFet>:
/**
 * @brief setting ManufacturingStatus()[FET_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingAllFet(bool active)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	4603      	mov	r3, r0
 8000478:	71fb      	strb	r3, [r7, #7]
    if (BQ_IsManufacturingAllFetEnabled() != active)
 800047a:	f000 fa1f 	bl	80008bc <BQ_IsManufacturingAllFetEnabled>
 800047e:	4603      	mov	r3, r0
 8000480:	461a      	mov	r2, r3
 8000482:	79fb      	ldrb	r3, [r7, #7]
 8000484:	4293      	cmp	r3, r2
 8000486:	d002      	beq.n	800048e <BQAction_SetManufacturingAllFet+0x1e>
    {
        BQ_WriteMABlockCommand(BQ40Z80_MFA_FET_CONTROL);
 8000488:	2022      	movs	r0, #34	@ 0x22
 800048a:	f7ff ff03 	bl	8000294 <BQ_WriteMABlockCommand>
    }
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}

08000496 <BQAction_SetManufacturingFuse>:
/**
 * @brief setting ManufacturingStatus()[FUSE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingFuse(bool active)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	b082      	sub	sp, #8
 800049a:	af00      	add	r7, sp, #0
 800049c:	4603      	mov	r3, r0
 800049e:	71fb      	strb	r3, [r7, #7]
    if (BQ_IsManufacturingFuseEnabled() != active)
 80004a0:	f000 f9fc 	bl	800089c <BQ_IsManufacturingFuseEnabled>
 80004a4:	4603      	mov	r3, r0
 80004a6:	461a      	mov	r2, r3
 80004a8:	79fb      	ldrb	r3, [r7, #7]
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d002      	beq.n	80004b4 <BQAction_SetManufacturingFuse+0x1e>
    {
        BQ_WriteMABlockCommand(BQ40Z80_MFA_FUSE);
 80004ae:	2026      	movs	r0, #38	@ 0x26
 80004b0:	f7ff fef0 	bl	8000294 <BQ_WriteMABlockCommand>
    }
}
 80004b4:	bf00      	nop
 80004b6:	3708      	adds	r7, #8
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <BQAction_SetCalibration>:
/**
 * @brief setting ManufacturingStatus()[CAL_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetCalibration(bool active)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	4603      	mov	r3, r0
 80004c4:	71fb      	strb	r3, [r7, #7]
    if (BQ_IsManufacturingCalibrationEnabled() != active)
 80004c6:	f000 fa19 	bl	80008fc <BQ_IsManufacturingCalibrationEnabled>
 80004ca:	4603      	mov	r3, r0
 80004cc:	461a      	mov	r2, r3
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d002      	beq.n	80004da <BQAction_SetCalibration+0x1e>
    {
        BQ_WriteMABlockCommand(BQ40Z80_MFA_CALIBRATION_MODE);
 80004d4:	202d      	movs	r0, #45	@ 0x2d
 80004d6:	f7ff fedd 	bl	8000294 <BQ_WriteMABlockCommand>
    }
}
 80004da:	bf00      	nop
 80004dc:	3708      	adds	r7, #8
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}

080004e2 <BQAction_SetManufacturingGauging>:
/**
 * @brief setting ManufacturingStatus()[GAUGE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingGauging(bool active)
{
 80004e2:	b580      	push	{r7, lr}
 80004e4:	b082      	sub	sp, #8
 80004e6:	af00      	add	r7, sp, #0
 80004e8:	4603      	mov	r3, r0
 80004ea:	71fb      	strb	r3, [r7, #7]
    if (BQ_IsManufacturingGaugingEnabled() != active)
 80004ec:	f000 f9f6 	bl	80008dc <BQ_IsManufacturingGaugingEnabled>
 80004f0:	4603      	mov	r3, r0
 80004f2:	461a      	mov	r2, r3
 80004f4:	79fb      	ldrb	r3, [r7, #7]
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d002      	beq.n	8000500 <BQAction_SetManufacturingGauging+0x1e>
    {
        BQ_WriteMABlockCommand(BQ40Z80_MFA_GAUGING);
 80004fa:	2021      	movs	r0, #33	@ 0x21
 80004fc:	f7ff feca 	bl	8000294 <BQ_WriteMABlockCommand>
    }
}
 8000500:	bf00      	nop
 8000502:	3708      	adds	r7, #8
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}

08000508 <BQAction_SetManufacturingPF>:
/**
 * @brief setting ManufacturingStatus()[PF_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingPF(bool active)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	4603      	mov	r3, r0
 8000510:	71fb      	strb	r3, [r7, #7]
    if (BQ_IsManufacturingPermanentFailureEnabled() != active)
 8000512:	f000 fa03 	bl	800091c <BQ_IsManufacturingPermanentFailureEnabled>
 8000516:	4603      	mov	r3, r0
 8000518:	461a      	mov	r2, r3
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	4293      	cmp	r3, r2
 800051e:	d002      	beq.n	8000526 <BQAction_SetManufacturingPF+0x1e>
    {
        BQ_WriteMABlockCommand(BQ40Z80_MFA_PERMANENT_FAILURE);
 8000520:	2024      	movs	r0, #36	@ 0x24
 8000522:	f7ff feb7 	bl	8000294 <BQ_WriteMABlockCommand>
    }
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}

0800052e <BQAction_SetManufacturingLF>:
/**
 * @brief setting ManufacturingStatus()[LF_EN] lifetime
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingLF(bool active)
{
 800052e:	b580      	push	{r7, lr}
 8000530:	b082      	sub	sp, #8
 8000532:	af00      	add	r7, sp, #0
 8000534:	4603      	mov	r3, r0
 8000536:	71fb      	strb	r3, [r7, #7]
    if (BQ_IsManufacturingLifetimeEnabled() != active)
 8000538:	f000 fa00 	bl	800093c <BQ_IsManufacturingLifetimeEnabled>
 800053c:	4603      	mov	r3, r0
 800053e:	461a      	mov	r2, r3
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	4293      	cmp	r3, r2
 8000544:	d002      	beq.n	800054c <BQAction_SetManufacturingLF+0x1e>
    {
        BQ_WriteMABlockCommand(BQ40Z80_MFA_LIFETIME_DATA_COLLECTION);
 8000546:	2023      	movs	r0, #35	@ 0x23
 8000548:	f7ff fea4 	bl	8000294 <BQ_WriteMABlockCommand>
    }
}
 800054c:	bf00      	nop
 800054e:	3708      	adds	r7, #8
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <BQAction_TryUnsealedDevice>:
/**
 * @brief change sealed mode to unsealed
 * @param none
 **/
void BQAction_TryUnsealedDevice(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
//    bool isSealed = false;

    BQAction_UpdateOpStatus();
 800055a:	f000 f88b 	bl	8000674 <BQAction_UpdateOpStatus>
    SECURITY_MODE securityMode = BQ_GetSecurityMode();
 800055e:	f000 f975 	bl	800084c <BQ_GetSecurityMode>
 8000562:	4603      	mov	r3, r0
 8000564:	71fb      	strb	r3, [r7, #7]
    while (securityMode == SEALED || securityMode == RESERVED)
 8000566:	e015      	b.n	8000594 <BQAction_TryUnsealedDevice+0x40>
    {
//        isSealed = true;
//        ("[BQ] Security mode - Sealed", 27);

        BQ_WriteMABlockCommand(0x0414);
 8000568:	f240 4014 	movw	r0, #1044	@ 0x414
 800056c:	f7ff fe92 	bl	8000294 <BQ_WriteMABlockCommand>
        HAL_Delay(500);
 8000570:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000574:	f000 fdbe 	bl	80010f4 <HAL_Delay>
        BQ_WriteMABlockCommand(0x3672);
 8000578:	f243 6072 	movw	r0, #13938	@ 0x3672
 800057c:	f7ff fe8a 	bl	8000294 <BQ_WriteMABlockCommand>
        HAL_Delay(3000);
 8000580:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000584:	f000 fdb6 	bl	80010f4 <HAL_Delay>

        BQAction_UpdateOpStatus();
 8000588:	f000 f874 	bl	8000674 <BQAction_UpdateOpStatus>
        securityMode = BQ_GetSecurityMode();
 800058c:	f000 f95e 	bl	800084c <BQ_GetSecurityMode>
 8000590:	4603      	mov	r3, r0
 8000592:	71fb      	strb	r3, [r7, #7]
    while (securityMode == SEALED || securityMode == RESERVED)
 8000594:	79fb      	ldrb	r3, [r7, #7]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d0e6      	beq.n	8000568 <BQAction_TryUnsealedDevice+0x14>
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	2b03      	cmp	r3, #3
 800059e:	d0e3      	beq.n	8000568 <BQAction_TryUnsealedDevice+0x14>
    // print only if the device was previously sealeded
//    if (isSealed){
//        ("[BQ] successfully unsealed", 27);
//    }

}
 80005a0:	bf00      	nop
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <BQAction_UpdateData>:
/**
 * @brief updating statuses, flags
 * @param none
 */
void BQAction_UpdateData(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	@ 0x28
 80005b0:	af04      	add	r7, sp, #16
    uint16_t manStatus = BQ_ReadCommandAsShort(BQ40Z80_MFA_MANUFACTURING_STATUS);
 80005b2:	2057      	movs	r0, #87	@ 0x57
 80005b4:	f7ff ff02 	bl	80003bc <BQ_ReadCommandAsShort>
 80005b8:	4603      	mov	r3, r0
 80005ba:	82fb      	strh	r3, [r7, #22]
    uint32_t chargeStatus = BQ_ReadCommandAsInt(BQ40Z80_MFA_CHARGING_STATUS);
 80005bc:	2055      	movs	r0, #85	@ 0x55
 80005be:	f7ff ff1d 	bl	80003fc <BQ_ReadCommandAsInt>
 80005c2:	6138      	str	r0, [r7, #16]
    uint32_t operationStatus = BQ_ReadCommandAsInt(BQ40Z80_MFA_OPERATION_STATUS);
 80005c4:	2054      	movs	r0, #84	@ 0x54
 80005c6:	f7ff ff19 	bl	80003fc <BQ_ReadCommandAsInt>
 80005ca:	60f8      	str	r0, [r7, #12]
    uint32_t gaugStatus = BQ_ReadCommandAsInt(BQ40Z80_MFA_GAUGING_STATUS);
 80005cc:	2056      	movs	r0, #86	@ 0x56
 80005ce:	f7ff ff15 	bl	80003fc <BQ_ReadCommandAsInt>
 80005d2:	60b8      	str	r0, [r7, #8]

    uint16_t batteryMode = I2CHelper_ReadRegisterAsShort(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_BatteryMode);
 80005d4:	4b21      	ldr	r3, [pc, #132]	@ (800065c <BQAction_UpdateData+0xb0>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a21      	ldr	r2, [pc, #132]	@ (8000660 <BQAction_UpdateData+0xb4>)
 80005da:	7811      	ldrb	r1, [r2, #0]
 80005dc:	2203      	movs	r2, #3
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 fb14 	bl	8000c0c <I2CHelper_ReadRegisterAsShort>
 80005e4:	4603      	mov	r3, r0
 80005e6:	80fb      	strh	r3, [r7, #6]
    uint16_t batteryStatus = I2CHelper_ReadRegisterAsShort(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_BatteryStatus);
 80005e8:	4b1c      	ldr	r3, [pc, #112]	@ (800065c <BQAction_UpdateData+0xb0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000660 <BQAction_UpdateData+0xb4>)
 80005ee:	7811      	ldrb	r1, [r2, #0]
 80005f0:	2216      	movs	r2, #22
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fb0a 	bl	8000c0c <I2CHelper_ReadRegisterAsShort>
 80005f8:	4603      	mov	r3, r0
 80005fa:	80bb      	strh	r3, [r7, #4]
    uint8_t gpioStatus = I2CHelper_ReadRegisterAsChar(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_GPIORead);
 80005fc:	4b17      	ldr	r3, [pc, #92]	@ (800065c <BQAction_UpdateData+0xb0>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a17      	ldr	r2, [pc, #92]	@ (8000660 <BQAction_UpdateData+0xb4>)
 8000602:	7811      	ldrb	r1, [r2, #0]
 8000604:	2248      	movs	r2, #72	@ 0x48
 8000606:	4618      	mov	r0, r3
 8000608:	f000 fb25 	bl	8000c56 <I2CHelper_ReadRegisterAsChar>
 800060c:	4603      	mov	r3, r0
 800060e:	70fb      	strb	r3, [r7, #3]

    BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_1, BQ_daStatus1, 32);
 8000610:	2220      	movs	r2, #32
 8000612:	4914      	ldr	r1, [pc, #80]	@ (8000664 <BQAction_UpdateData+0xb8>)
 8000614:	2071      	movs	r0, #113	@ 0x71
 8000616:	f7ff fe63 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_2, BQ_daStatus2, 16);
 800061a:	2210      	movs	r2, #16
 800061c:	4912      	ldr	r1, [pc, #72]	@ (8000668 <BQAction_UpdateData+0xbc>)
 800061e:	2072      	movs	r0, #114	@ 0x72
 8000620:	f7ff fe5e 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_3, BQ_daStatus3, 18);
 8000624:	2212      	movs	r2, #18
 8000626:	4911      	ldr	r1, [pc, #68]	@ (800066c <BQAction_UpdateData+0xc0>)
 8000628:	207b      	movs	r0, #123	@ 0x7b
 800062a:	f7ff fe59 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BQ40Z80_MFA_OUTPUT_CADC_CAL, BQ_outCal, 32);
 800062e:	2220      	movs	r2, #32
 8000630:	490f      	ldr	r1, [pc, #60]	@ (8000670 <BQAction_UpdateData+0xc4>)
 8000632:	f24f 0081 	movw	r0, #61569	@ 0xf081
 8000636:	f7ff fe53 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ParseAllFlags(operationStatus, batteryMode, batteryStatus, gpioStatus, manStatus, chargeStatus, gaugStatus);
 800063a:	78f8      	ldrb	r0, [r7, #3]
 800063c:	88ba      	ldrh	r2, [r7, #4]
 800063e:	88f9      	ldrh	r1, [r7, #6]
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	9302      	str	r3, [sp, #8]
 8000644:	693b      	ldr	r3, [r7, #16]
 8000646:	9301      	str	r3, [sp, #4]
 8000648:	8afb      	ldrh	r3, [r7, #22]
 800064a:	9300      	str	r3, [sp, #0]
 800064c:	4603      	mov	r3, r0
 800064e:	68f8      	ldr	r0, [r7, #12]
 8000650:	f000 f85a 	bl	8000708 <BQ_ParseAllFlags>
}
 8000654:	bf00      	nop
 8000656:	3718      	adds	r7, #24
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	2000002c 	.word	0x2000002c
 8000660:	20000000 	.word	0x20000000
 8000664:	200000c8 	.word	0x200000c8
 8000668:	200000e8 	.word	0x200000e8
 800066c:	200000f8 	.word	0x200000f8
 8000670:	2000010c 	.word	0x2000010c

08000674 <BQAction_UpdateOpStatus>:
/**
 * @brief update dastatus1, OperationStatus flags and ManufacturingStatus flags
 * @param none
 */
void BQAction_UpdateOpStatus(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
    BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_1, BQ_daStatus1, 32);
 8000678:	2220      	movs	r2, #32
 800067a:	490a      	ldr	r1, [pc, #40]	@ (80006a4 <BQAction_UpdateOpStatus+0x30>)
 800067c:	2071      	movs	r0, #113	@ 0x71
 800067e:	f7ff fe2f 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ParseOperationStatus(BQ_ReadCommandAsInt(BQ40Z80_MFA_OPERATION_STATUS));
 8000682:	2054      	movs	r0, #84	@ 0x54
 8000684:	f7ff feba 	bl	80003fc <BQ_ReadCommandAsInt>
 8000688:	4603      	mov	r3, r0
 800068a:	4618      	mov	r0, r3
 800068c:	f000 f866 	bl	800075c <BQ_ParseOperationStatus>
    BQ_ParseManufacturingStatus(BQ_ReadCommandAsShort(BQ40Z80_MFA_MANUFACTURING_STATUS));
 8000690:	2057      	movs	r0, #87	@ 0x57
 8000692:	f7ff fe93 	bl	80003bc <BQ_ReadCommandAsShort>
 8000696:	4603      	mov	r3, r0
 8000698:	4618      	mov	r0, r3
 800069a:	f000 f8b3 	bl	8000804 <BQ_ParseManufacturingStatus>
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	200000c8 	.word	0x200000c8

080006a8 <decimalToBinary>:
 * @param value decimal value
 * @param array array to write
 * @param count array size
 */
void decimalToBinary(uint32_t value, uint8_t *array, uint8_t count)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b087      	sub	sp, #28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	60f8      	str	r0, [r7, #12]
 80006b0:	60b9      	str	r1, [r7, #8]
 80006b2:	4613      	mov	r3, r2
 80006b4:	71fb      	strb	r3, [r7, #7]
	uint8_t currentCount = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	75fb      	strb	r3, [r7, #23]
	while (value > 0)
 80006ba:	e00e      	b.n	80006da <decimalToBinary+0x32>
	{
		array[currentCount] = value % 2;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	7dfb      	ldrb	r3, [r7, #23]
 80006c2:	68b9      	ldr	r1, [r7, #8]
 80006c4:	440b      	add	r3, r1
 80006c6:	f002 0201 	and.w	r2, r2, #1
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	701a      	strb	r2, [r3, #0]
		value /= 2;
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	085b      	lsrs	r3, r3, #1
 80006d2:	60fb      	str	r3, [r7, #12]
		currentCount++;
 80006d4:	7dfb      	ldrb	r3, [r7, #23]
 80006d6:	3301      	adds	r3, #1
 80006d8:	75fb      	strb	r3, [r7, #23]
	while (value > 0)
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d1ed      	bne.n	80006bc <decimalToBinary+0x14>
	}

	while (currentCount < count)
 80006e0:	e007      	b.n	80006f2 <decimalToBinary+0x4a>
	{
		array[currentCount] = 0;
 80006e2:	7dfb      	ldrb	r3, [r7, #23]
 80006e4:	68ba      	ldr	r2, [r7, #8]
 80006e6:	4413      	add	r3, r2
 80006e8:	2200      	movs	r2, #0
 80006ea:	701a      	strb	r2, [r3, #0]
		currentCount++;
 80006ec:	7dfb      	ldrb	r3, [r7, #23]
 80006ee:	3301      	adds	r3, #1
 80006f0:	75fb      	strb	r3, [r7, #23]
	while (currentCount < count)
 80006f2:	7dfa      	ldrb	r2, [r7, #23]
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	429a      	cmp	r2, r3
 80006f8:	d3f3      	bcc.n	80006e2 <decimalToBinary+0x3a>
	}
}
 80006fa:	bf00      	nop
 80006fc:	bf00      	nop
 80006fe:	371c      	adds	r7, #28
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <BQ_ParseAllFlags>:
					  uint16_t batteryMode,
					  uint8_t gpio,
					  uint16_t manStatus,
					  uint32_t chargeStatus,
					  uint32_t gaugStatus)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
 800070e:	60f8      	str	r0, [r7, #12]
 8000710:	4608      	mov	r0, r1
 8000712:	4611      	mov	r1, r2
 8000714:	461a      	mov	r2, r3
 8000716:	4603      	mov	r3, r0
 8000718:	817b      	strh	r3, [r7, #10]
 800071a:	460b      	mov	r3, r1
 800071c:	813b      	strh	r3, [r7, #8]
 800071e:	4613      	mov	r3, r2
 8000720:	71fb      	strb	r3, [r7, #7]
	BQ_ParseOperationStatus(opStatus);
 8000722:	68f8      	ldr	r0, [r7, #12]
 8000724:	f000 f81a 	bl	800075c <BQ_ParseOperationStatus>
	BQ_ParseChargeStatus(chargeStatus);
 8000728:	69f8      	ldr	r0, [r7, #28]
 800072a:	f000 f827 	bl	800077c <BQ_ParseChargeStatus>
	BQ_ParseGaugeStatus(gaugStatus);
 800072e:	6a38      	ldr	r0, [r7, #32]
 8000730:	f000 f834 	bl	800079c <BQ_ParseGaugeStatus>
	BQ_ParseBatteryStatus(batteryStatus);
 8000734:	897b      	ldrh	r3, [r7, #10]
 8000736:	4618      	mov	r0, r3
 8000738:	f000 f840 	bl	80007bc <BQ_ParseBatteryStatus>
	BQ_ParseManufacturingStatus(manStatus);
 800073c:	8b3b      	ldrh	r3, [r7, #24]
 800073e:	4618      	mov	r0, r3
 8000740:	f000 f860 	bl	8000804 <BQ_ParseManufacturingStatus>
	BQ_ParseBatteryMode(batteryMode);
 8000744:	893b      	ldrh	r3, [r7, #8]
 8000746:	4618      	mov	r0, r3
 8000748:	f000 f84a 	bl	80007e0 <BQ_ParseBatteryMode>
	BQ_ParseGpio(gpio);
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	4618      	mov	r0, r3
 8000750:	f000 f86a 	bl	8000828 <BQ_ParseGpio>
}
 8000754:	bf00      	nop
 8000756:	3710      	adds	r7, #16
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <BQ_ParseOperationStatus>:
void BQ_ParseOperationStatus(uint32_t raw)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	//convert to binary array and save in BQ_opStatus
	decimalToBinary(raw, BQ_opStatus, 32);
 8000764:	2220      	movs	r2, #32
 8000766:	4904      	ldr	r1, [pc, #16]	@ (8000778 <BQ_ParseOperationStatus+0x1c>)
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f7ff ff9d 	bl	80006a8 <decimalToBinary>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000030 	.word	0x20000030

0800077c <BQ_ParseChargeStatus>:

void BQ_ParseChargeStatus(uint32_t raw)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
	//convert to binary array and save in BQ_chargeStatus
	decimalToBinary(raw, BQ_chargeStatus, 32);
 8000784:	2220      	movs	r2, #32
 8000786:	4904      	ldr	r1, [pc, #16]	@ (8000798 <BQ_ParseChargeStatus+0x1c>)
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f7ff ff8d 	bl	80006a8 <decimalToBinary>
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000050 	.word	0x20000050

0800079c <BQ_ParseGaugeStatus>:

void BQ_ParseGaugeStatus(uint32_t raw)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
	//convert to binary array and save in BQ_gaugeStatus
	decimalToBinary(raw, BQ_gaugeStatus, 32);
 80007a4:	2220      	movs	r2, #32
 80007a6:	4904      	ldr	r1, [pc, #16]	@ (80007b8 <BQ_ParseGaugeStatus+0x1c>)
 80007a8:	6878      	ldr	r0, [r7, #4]
 80007aa:	f7ff ff7d 	bl	80006a8 <decimalToBinary>
}
 80007ae:	bf00      	nop
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000070 	.word	0x20000070

080007bc <BQ_ParseBatteryStatus>:

void BQ_ParseBatteryStatus(uint16_t raw)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	80fb      	strh	r3, [r7, #6]
	//convert to binary array and save in BQ_batteryStatus
	decimalToBinary(raw, BQ_batteryStatus, 16);
 80007c6:	88fb      	ldrh	r3, [r7, #6]
 80007c8:	2210      	movs	r2, #16
 80007ca:	4904      	ldr	r1, [pc, #16]	@ (80007dc <BQ_ParseBatteryStatus+0x20>)
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ff6b 	bl	80006a8 <decimalToBinary>
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000090 	.word	0x20000090

080007e0 <BQ_ParseBatteryMode>:

void BQ_ParseBatteryMode(uint16_t raw)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	80fb      	strh	r3, [r7, #6]
	//convert to binary array and save in BQ_batteryMode
	decimalToBinary(raw, BQ_batteryMode, 16);
 80007ea:	88fb      	ldrh	r3, [r7, #6]
 80007ec:	2210      	movs	r2, #16
 80007ee:	4904      	ldr	r1, [pc, #16]	@ (8000800 <BQ_ParseBatteryMode+0x20>)
 80007f0:	4618      	mov	r0, r3
 80007f2:	f7ff ff59 	bl	80006a8 <decimalToBinary>
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	200000a0 	.word	0x200000a0

08000804 <BQ_ParseManufacturingStatus>:

void BQ_ParseManufacturingStatus(uint16_t raw)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	80fb      	strh	r3, [r7, #6]
	decimalToBinary(raw, BQ_manufacturingStatus, 16);
 800080e:	88fb      	ldrh	r3, [r7, #6]
 8000810:	2210      	movs	r2, #16
 8000812:	4904      	ldr	r1, [pc, #16]	@ (8000824 <BQ_ParseManufacturingStatus+0x20>)
 8000814:	4618      	mov	r0, r3
 8000816:	f7ff ff47 	bl	80006a8 <decimalToBinary>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	200000b0 	.word	0x200000b0

08000828 <BQ_ParseGpio>:

void BQ_ParseGpio(uint8_t raw)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	4603      	mov	r3, r0
 8000830:	71fb      	strb	r3, [r7, #7]
	//convert to binary array and save in BQ_gpio
	decimalToBinary(raw, BQ_gpio, 8);
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	2208      	movs	r2, #8
 8000836:	4904      	ldr	r1, [pc, #16]	@ (8000848 <BQ_ParseGpio+0x20>)
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ff35 	bl	80006a8 <decimalToBinary>
}
 800083e:	bf00      	nop
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200000c0 	.word	0x200000c0

0800084c <BQ_GetSecurityMode>:
/**
 * @brief get security mode from BQ_opStatus
 * @return SECURITY_MODE
 */
SECURITY_MODE BQ_GetSecurityMode(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
    if (BQ_opStatus[9] && BQ_opStatus[8]){
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <BQ_GetSecurityMode+0x4c>)
 8000852:	7a5b      	ldrb	r3, [r3, #9]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d005      	beq.n	8000864 <BQ_GetSecurityMode+0x18>
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <BQ_GetSecurityMode+0x4c>)
 800085a:	7a1b      	ldrb	r3, [r3, #8]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <BQ_GetSecurityMode+0x18>
        return SEALED;//11
 8000860:	2300      	movs	r3, #0
 8000862:	e014      	b.n	800088e <BQ_GetSecurityMode+0x42>
    }else if (BQ_opStatus[9] && !BQ_opStatus[8]){
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <BQ_GetSecurityMode+0x4c>)
 8000866:	7a5b      	ldrb	r3, [r3, #9]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d005      	beq.n	8000878 <BQ_GetSecurityMode+0x2c>
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <BQ_GetSecurityMode+0x4c>)
 800086e:	7a1b      	ldrb	r3, [r3, #8]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d101      	bne.n	8000878 <BQ_GetSecurityMode+0x2c>
        return UNSEALED;//10
 8000874:	2301      	movs	r3, #1
 8000876:	e00a      	b.n	800088e <BQ_GetSecurityMode+0x42>
    }else if (!BQ_opStatus[9] && BQ_opStatus[8]){
 8000878:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <BQ_GetSecurityMode+0x4c>)
 800087a:	7a5b      	ldrb	r3, [r3, #9]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d105      	bne.n	800088c <BQ_GetSecurityMode+0x40>
 8000880:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <BQ_GetSecurityMode+0x4c>)
 8000882:	7a1b      	ldrb	r3, [r3, #8]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <BQ_GetSecurityMode+0x40>
        return FULL_ACCESS;//01
 8000888:	2302      	movs	r3, #2
 800088a:	e000      	b.n	800088e <BQ_GetSecurityMode+0x42>
    }else{
        return RESERVED;//00
 800088c:	2303      	movs	r3, #3
    }
}
 800088e:	4618      	mov	r0, r3
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	20000030 	.word	0x20000030

0800089c <BQ_IsManufacturingFuseEnabled>:
}



bool BQ_IsManufacturingFuseEnabled(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
    return BQ_manufacturingStatus[8];
 80008a0:	4b05      	ldr	r3, [pc, #20]	@ (80008b8 <BQ_IsManufacturingFuseEnabled+0x1c>)
 80008a2:	7a1b      	ldrb	r3, [r3, #8]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	bf14      	ite	ne
 80008a8:	2301      	movne	r3, #1
 80008aa:	2300      	moveq	r3, #0
 80008ac:	b2db      	uxtb	r3, r3
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	200000b0 	.word	0x200000b0

080008bc <BQ_IsManufacturingAllFetEnabled>:
/**
 * @brief function shows fet control
 * @return 0 if fet control enabled, 1 if fet control disabled
 */
bool BQ_IsManufacturingAllFetEnabled(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
    return BQ_manufacturingStatus[4];
 80008c0:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <BQ_IsManufacturingAllFetEnabled+0x1c>)
 80008c2:	791b      	ldrb	r3, [r3, #4]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	bf14      	ite	ne
 80008c8:	2301      	movne	r3, #1
 80008ca:	2300      	moveq	r3, #0
 80008cc:	b2db      	uxtb	r3, r3
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	200000b0 	.word	0x200000b0

080008dc <BQ_IsManufacturingGaugingEnabled>:

bool BQ_IsManufacturingGaugingEnabled(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
    return BQ_manufacturingStatus[3];
 80008e0:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <BQ_IsManufacturingGaugingEnabled+0x1c>)
 80008e2:	78db      	ldrb	r3, [r3, #3]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	bf14      	ite	ne
 80008e8:	2301      	movne	r3, #1
 80008ea:	2300      	moveq	r3, #0
 80008ec:	b2db      	uxtb	r3, r3
}
 80008ee:	4618      	mov	r0, r3
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	200000b0 	.word	0x200000b0

080008fc <BQ_IsManufacturingCalibrationEnabled>:

bool BQ_IsManufacturingCalibrationEnabled(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
    return BQ_manufacturingStatus[15];
 8000900:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <BQ_IsManufacturingCalibrationEnabled+0x1c>)
 8000902:	7bdb      	ldrb	r3, [r3, #15]
 8000904:	2b00      	cmp	r3, #0
 8000906:	bf14      	ite	ne
 8000908:	2301      	movne	r3, #1
 800090a:	2300      	moveq	r3, #0
 800090c:	b2db      	uxtb	r3, r3
}
 800090e:	4618      	mov	r0, r3
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	200000b0 	.word	0x200000b0

0800091c <BQ_IsManufacturingPermanentFailureEnabled>:

bool BQ_IsManufacturingPermanentFailureEnabled(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
    return BQ_manufacturingStatus[6];
 8000920:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <BQ_IsManufacturingPermanentFailureEnabled+0x1c>)
 8000922:	799b      	ldrb	r3, [r3, #6]
 8000924:	2b00      	cmp	r3, #0
 8000926:	bf14      	ite	ne
 8000928:	2301      	movne	r3, #1
 800092a:	2300      	moveq	r3, #0
 800092c:	b2db      	uxtb	r3, r3
}
 800092e:	4618      	mov	r0, r3
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	200000b0 	.word	0x200000b0

0800093c <BQ_IsManufacturingLifetimeEnabled>:

bool BQ_IsManufacturingLifetimeEnabled(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
    return BQ_manufacturingStatus[5];
 8000940:	4b05      	ldr	r3, [pc, #20]	@ (8000958 <BQ_IsManufacturingLifetimeEnabled+0x1c>)
 8000942:	795b      	ldrb	r3, [r3, #5]
 8000944:	2b00      	cmp	r3, #0
 8000946:	bf14      	ite	ne
 8000948:	2301      	movne	r3, #1
 800094a:	2300      	moveq	r3, #0
 800094c:	b2db      	uxtb	r3, r3
}
 800094e:	4618      	mov	r0, r3
 8000950:	46bd      	mov	sp, r7
 8000952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000956:	4770      	bx	lr
 8000958:	200000b0 	.word	0x200000b0

0800095c <BQ_IsLedEnabled>:

bool BQ_IsLedEnabled(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
    return BQ_opStatus[17];
 8000960:	4b05      	ldr	r3, [pc, #20]	@ (8000978 <BQ_IsLedEnabled+0x1c>)
 8000962:	7c5b      	ldrb	r3, [r3, #17]
 8000964:	2b00      	cmp	r3, #0
 8000966:	bf14      	ite	ne
 8000968:	2301      	movne	r3, #1
 800096a:	2300      	moveq	r3, #0
 800096c:	b2db      	uxtb	r3, r3
}
 800096e:	4618      	mov	r0, r3
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	20000030 	.word	0x20000030

0800097c <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000992:	4b45      	ldr	r3, [pc, #276]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 8000994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000996:	4a44      	ldr	r2, [pc, #272]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 8000998:	f043 0304 	orr.w	r3, r3, #4
 800099c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099e:	4b42      	ldr	r3, [pc, #264]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a2:	f003 0304 	and.w	r3, r3, #4
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009aa:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ae:	4a3e      	ldr	r2, [pc, #248]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b6:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	4b39      	ldr	r3, [pc, #228]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c6:	4a38      	ldr	r2, [pc, #224]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ce:	4b36      	ldr	r3, [pc, #216]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	60bb      	str	r3, [r7, #8]
 80009d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009da:	4b33      	ldr	r3, [pc, #204]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009de:	4a32      	ldr	r2, [pc, #200]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009e0:	f043 0302 	orr.w	r3, r3, #2
 80009e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e6:	4b30      	ldr	r3, [pc, #192]	@ (8000aa8 <MX_GPIO_Init+0x12c>)
 80009e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ea:	f003 0302 	and.w	r3, r3, #2
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	21b0      	movs	r1, #176	@ 0xb0
 80009f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009fa:	f000 fe79 	bl	80016f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a04:	4829      	ldr	r0, [pc, #164]	@ (8000aac <MX_GPIO_Init+0x130>)
 8000a06:	f000 fe73 	bl	80016f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a10:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a1a:	f107 0314 	add.w	r3, r7, #20
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4823      	ldr	r0, [pc, #140]	@ (8000ab0 <MX_GPIO_Init+0x134>)
 8000a22:	f000 fceb 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a26:	230c      	movs	r3, #12
 8000a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a32:	2303      	movs	r3, #3
 8000a34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a36:	2307      	movs	r3, #7
 8000a38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3a:	f107 0314 	add.w	r3, r7, #20
 8000a3e:	4619      	mov	r1, r3
 8000a40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a44:	f000 fcda 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 8000a48:	23b0      	movs	r3, #176	@ 0xb0
 8000a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a54:	2300      	movs	r3, #0
 8000a56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a62:	f000 fccb 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8000a66:	2340      	movs	r3, #64	@ 0x40
 8000a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8000a72:	f107 0314 	add.w	r3, r7, #20
 8000a76:	4619      	mov	r1, r3
 8000a78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a7c:	f000 fcbe 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000a80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a86:	2301      	movs	r3, #1
 8000a88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000a92:	f107 0314 	add.w	r3, r7, #20
 8000a96:	4619      	mov	r1, r3
 8000a98:	4804      	ldr	r0, [pc, #16]	@ (8000aac <MX_GPIO_Init+0x130>)
 8000a9a:	f000 fcaf 	bl	80013fc <HAL_GPIO_Init>

}
 8000a9e:	bf00      	nop
 8000aa0:	3728      	adds	r7, #40	@ 0x28
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	48000400 	.word	0x48000400
 8000ab0:	48000800 	.word	0x48000800

08000ab4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000aba:	4a1c      	ldr	r2, [pc, #112]	@ (8000b2c <MX_I2C1_Init+0x78>)
 8000abc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000abe:	4b1a      	ldr	r3, [pc, #104]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b30 <MX_I2C1_Init+0x7c>)
 8000ac2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ac4:	4b18      	ldr	r3, [pc, #96]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aca:	4b17      	ldr	r3, [pc, #92]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ad0:	4b15      	ldr	r3, [pc, #84]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ad6:	4b14      	ldr	r3, [pc, #80]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000adc:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ae2:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aee:	480e      	ldr	r0, [pc, #56]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000af0:	f000 fe16 	bl	8001720 <HAL_I2C_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000afa:	f000 f9d4 	bl	8000ea6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000afe:	2100      	movs	r1, #0
 8000b00:	4809      	ldr	r0, [pc, #36]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000b02:	f002 fa21 	bl	8002f48 <HAL_I2CEx_ConfigAnalogFilter>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b0c:	f000 f9cb 	bl	8000ea6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b10:	2100      	movs	r1, #0
 8000b12:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <MX_I2C1_Init+0x74>)
 8000b14:	f002 fa63 	bl	8002fde <HAL_I2CEx_ConfigDigitalFilter>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b1e:	f000 f9c2 	bl	8000ea6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	2000012c 	.word	0x2000012c
 8000b2c:	40005400 	.word	0x40005400
 8000b30:	10909cec 	.word	0x10909cec

08000b34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b0a2      	sub	sp, #136	@ 0x88
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	2260      	movs	r2, #96	@ 0x60
 8000b52:	2100      	movs	r1, #0
 8000b54:	4618      	mov	r0, r3
 8000b56:	f003 fc2f 	bl	80043b8 <memset>
  if(i2cHandle->Instance==I2C1)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a28      	ldr	r2, [pc, #160]	@ (8000c00 <HAL_I2C_MspInit+0xcc>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d148      	bne.n	8000bf6 <HAL_I2C_MspInit+0xc2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b64:	2340      	movs	r3, #64	@ 0x40
 8000b66:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b6c:	f107 0314 	add.w	r3, r7, #20
 8000b70:	4618      	mov	r0, r3
 8000b72:	f003 f8e5 	bl	8003d40 <HAL_RCCEx_PeriphCLKConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b7c:	f000 f993 	bl	8000ea6 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b80:	4b20      	ldr	r3, [pc, #128]	@ (8000c04 <HAL_I2C_MspInit+0xd0>)
 8000b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b84:	4a1f      	ldr	r2, [pc, #124]	@ (8000c04 <HAL_I2C_MspInit+0xd0>)
 8000b86:	f043 0302 	orr.w	r3, r3, #2
 8000b8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c04 <HAL_I2C_MspInit+0xd0>)
 8000b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b90:	f003 0302 	and.w	r3, r3, #2
 8000b94:	613b      	str	r3, [r7, #16]
 8000b96:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000b98:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000b9c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b9e:	2312      	movs	r3, #18
 8000ba0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bac:	2304      	movs	r3, #4
 8000bae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4813      	ldr	r0, [pc, #76]	@ (8000c08 <HAL_I2C_MspInit+0xd4>)
 8000bba:	f000 fc1f 	bl	80013fc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bbe:	4b11      	ldr	r3, [pc, #68]	@ (8000c04 <HAL_I2C_MspInit+0xd0>)
 8000bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bc2:	4a10      	ldr	r2, [pc, #64]	@ (8000c04 <HAL_I2C_MspInit+0xd0>)
 8000bc4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000bc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bca:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <HAL_I2C_MspInit+0xd0>)
 8000bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 10, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	210a      	movs	r1, #10
 8000bda:	201f      	movs	r0, #31
 8000bdc:	f000 fb89 	bl	80012f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000be0:	201f      	movs	r0, #31
 8000be2:	f000 fba2 	bl	800132a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8000be6:	2200      	movs	r2, #0
 8000be8:	2109      	movs	r1, #9
 8000bea:	2020      	movs	r0, #32
 8000bec:	f000 fb81 	bl	80012f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000bf0:	2020      	movs	r0, #32
 8000bf2:	f000 fb9a 	bl	800132a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000bf6:	bf00      	nop
 8000bf8:	3788      	adds	r7, #136	@ 0x88
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40005400 	.word	0x40005400
 8000c04:	40021000 	.word	0x40021000
 8000c08:	48000400 	.word	0x48000400

08000c0c <I2CHelper_ReadRegisterAsShort>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint16_t I2CHelper_ReadRegisterAsShort(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af02      	add	r7, sp, #8
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	460b      	mov	r3, r1
 8000c16:	70fb      	strb	r3, [r7, #3]
 8000c18:	4613      	mov	r3, r2
 8000c1a:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];
	I2CHelper_ReadRegister(i2c, device, address, buf, 2);
 8000c1c:	f107 030c 	add.w	r3, r7, #12
 8000c20:	78ba      	ldrb	r2, [r7, #2]
 8000c22:	78f9      	ldrb	r1, [r7, #3]
 8000c24:	2002      	movs	r0, #2
 8000c26:	9000      	str	r0, [sp, #0]
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f000 f82a 	bl	8000c82 <I2CHelper_ReadRegister>
	uint16_t result = 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	81fb      	strh	r3, [r7, #14]

	result = result | buf[0];
 8000c32:	7b3b      	ldrb	r3, [r7, #12]
 8000c34:	461a      	mov	r2, r3
 8000c36:	89fb      	ldrh	r3, [r7, #14]
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	81fb      	strh	r3, [r7, #14]
	result = result | (buf[1] << 8);
 8000c3c:	7b7b      	ldrb	r3, [r7, #13]
 8000c3e:	021b      	lsls	r3, r3, #8
 8000c40:	b21a      	sxth	r2, r3
 8000c42:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	b21b      	sxth	r3, r3
 8000c4a:	81fb      	strh	r3, [r7, #14]

	return result;
 8000c4c:	89fb      	ldrh	r3, [r7, #14]
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <I2CHelper_ReadRegisterAsChar>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint8_t I2CHelper_ReadRegisterAsChar(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b086      	sub	sp, #24
 8000c5a:	af02      	add	r7, sp, #8
 8000c5c:	6078      	str	r0, [r7, #4]
 8000c5e:	460b      	mov	r3, r1
 8000c60:	70fb      	strb	r3, [r7, #3]
 8000c62:	4613      	mov	r3, r2
 8000c64:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[1];
	I2CHelper_ReadRegister(i2c, device, address, buf, 1);
 8000c66:	f107 030c 	add.w	r3, r7, #12
 8000c6a:	78ba      	ldrb	r2, [r7, #2]
 8000c6c:	78f9      	ldrb	r1, [r7, #3]
 8000c6e:	2001      	movs	r0, #1
 8000c70:	9000      	str	r0, [sp, #0]
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f000 f805 	bl	8000c82 <I2CHelper_ReadRegister>

	return buf[0];
 8000c78:	7b3b      	ldrb	r3, [r7, #12]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <I2CHelper_ReadRegister>:
 * @param address where to read
 * @param receive_buffer array to write
 * @param size receive_buffer size
 */
void I2CHelper_ReadRegister(I2C_HandleTypeDef *i2c, uint8_t device, uint8_t address, uint8_t *receive_buffer, uint8_t size)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b086      	sub	sp, #24
 8000c86:	af02      	add	r7, sp, #8
 8000c88:	60f8      	str	r0, [r7, #12]
 8000c8a:	607b      	str	r3, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	72fb      	strb	r3, [r7, #11]
 8000c90:	4613      	mov	r3, r2
 8000c92:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(i2c, device << 1, &address, 1, 100);
 8000c94:	7afb      	ldrb	r3, [r7, #11]
 8000c96:	b29b      	uxth	r3, r3
 8000c98:	005b      	lsls	r3, r3, #1
 8000c9a:	b299      	uxth	r1, r3
 8000c9c:	f107 020a 	add.w	r2, r7, #10
 8000ca0:	2364      	movs	r3, #100	@ 0x64
 8000ca2:	9300      	str	r3, [sp, #0]
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	68f8      	ldr	r0, [r7, #12]
 8000ca8:	f000 fdd6 	bl	8001858 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(i2c, device << 1, receive_buffer, size, 100);
 8000cac:	7afb      	ldrb	r3, [r7, #11]
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	005b      	lsls	r3, r3, #1
 8000cb2:	b299      	uxth	r1, r3
 8000cb4:	7e3b      	ldrb	r3, [r7, #24]
 8000cb6:	b29b      	uxth	r3, r3
 8000cb8:	2264      	movs	r2, #100	@ 0x64
 8000cba:	9200      	str	r2, [sp, #0]
 8000cbc:	687a      	ldr	r2, [r7, #4]
 8000cbe:	68f8      	ldr	r0, [r7, #12]
 8000cc0:	f000 fee2 	bl	8001a88 <HAL_I2C_Master_Receive>
}
 8000cc4:	bf00      	nop
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cd2:	f000 f993 	bl	8000ffc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cd6:	f000 f895 	bl	8000e04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cda:	f7ff fe4f 	bl	800097c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000cde:	f7ff fee9 	bl	8000ab4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_I2C_Init(&hi2c1);
 8000ce2:	4843      	ldr	r0, [pc, #268]	@ (8000df0 <main+0x124>)
 8000ce4:	f000 fd1c 	bl	8001720 <HAL_I2C_Init>
  HAL_I2C_MspInit(&hi2c1);
 8000ce8:	4841      	ldr	r0, [pc, #260]	@ (8000df0 <main+0x124>)
 8000cea:	f7ff ff23 	bl	8000b34 <HAL_I2C_MspInit>
  uint16_t voltage = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	82fb      	strh	r3, [r7, #22]
  uint16_t current = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	82bb      	strh	r3, [r7, #20]
  uint8_t percentage[2];
  uint16_t cells[6];
  BQ_Init(&hi2c1);
 8000cf6:	483e      	ldr	r0, [pc, #248]	@ (8000df0 <main+0x124>)
 8000cf8:	f7ff fa68 	bl	80001cc <BQ_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 8000cfc:	2064      	movs	r0, #100	@ 0x64
 8000cfe:	f000 f9f9 	bl	80010f4 <HAL_Delay>

	  BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_1, BQ_daStatus1, 32);
 8000d02:	2220      	movs	r2, #32
 8000d04:	493b      	ldr	r1, [pc, #236]	@ (8000df4 <main+0x128>)
 8000d06:	2071      	movs	r0, #113	@ 0x71
 8000d08:	f7ff faea 	bl	80002e0 <BQ_ReadMABlockCommand>
//	  BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_2, 16);
	  BQ_ReadMABlockCommand(BQ40Z80_MFA_DA_STATUS_3, BQ_daStatus3, 18);
 8000d0c:	2212      	movs	r2, #18
 8000d0e:	493a      	ldr	r1, [pc, #232]	@ (8000df8 <main+0x12c>)
 8000d10:	207b      	movs	r0, #123	@ 0x7b
 8000d12:	f7ff fae5 	bl	80002e0 <BQ_ReadMABlockCommand>
//	  BQ_ReadMABlockCommand(BQ40Z80_MFA_OUTPUT_CADC_CAL, BQ_outCal, 32);
	  voltage = I2CHelper_ReadRegisterAsShort(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_Voltage);//works 0x09
 8000d16:	4b39      	ldr	r3, [pc, #228]	@ (8000dfc <main+0x130>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4a39      	ldr	r2, [pc, #228]	@ (8000e00 <main+0x134>)
 8000d1c:	7811      	ldrb	r1, [r2, #0]
 8000d1e:	2209      	movs	r2, #9
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff ff73 	bl	8000c0c <I2CHelper_ReadRegisterAsShort>
 8000d26:	4603      	mov	r3, r0
 8000d28:	82fb      	strh	r3, [r7, #22]
	  current = I2CHelper_ReadRegisterAsShort(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_Current);
 8000d2a:	4b34      	ldr	r3, [pc, #208]	@ (8000dfc <main+0x130>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a34      	ldr	r2, [pc, #208]	@ (8000e00 <main+0x134>)
 8000d30:	7811      	ldrb	r1, [r2, #0]
 8000d32:	220a      	movs	r2, #10
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff ff69 	bl	8000c0c <I2CHelper_ReadRegisterAsShort>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	82bb      	strh	r3, [r7, #20]
	  percentage[0] = I2CHelper_ReadRegisterAsChar(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_RelativeStateOfCharge);
 8000d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8000dfc <main+0x130>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a2f      	ldr	r2, [pc, #188]	@ (8000e00 <main+0x134>)
 8000d44:	7811      	ldrb	r1, [r2, #0]
 8000d46:	220d      	movs	r2, #13
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff84 	bl	8000c56 <I2CHelper_ReadRegisterAsChar>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	743b      	strb	r3, [r7, #16]
	  percentage[1] = I2CHelper_ReadRegisterAsChar(bq_i2c, bq_deviceAddress, BQ40Z80_SBS_AbsoluteStateOfCharge);
 8000d52:	4b2a      	ldr	r3, [pc, #168]	@ (8000dfc <main+0x130>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a2a      	ldr	r2, [pc, #168]	@ (8000e00 <main+0x134>)
 8000d58:	7811      	ldrb	r1, [r2, #0]
 8000d5a:	220e      	movs	r2, #14
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff ff7a 	bl	8000c56 <I2CHelper_ReadRegisterAsChar>
 8000d62:	4603      	mov	r3, r0
 8000d64:	747b      	strb	r3, [r7, #17]
	  // -----separated cells-----
	  cells[0] = BQ_daStatus1[0] | (BQ_daStatus1[1] << 8);
 8000d66:	4b23      	ldr	r3, [pc, #140]	@ (8000df4 <main+0x128>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b21a      	sxth	r2, r3
 8000d6c:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <main+0x128>)
 8000d6e:	785b      	ldrb	r3, [r3, #1]
 8000d70:	021b      	lsls	r3, r3, #8
 8000d72:	b21b      	sxth	r3, r3
 8000d74:	4313      	orrs	r3, r2
 8000d76:	b21b      	sxth	r3, r3
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	80bb      	strh	r3, [r7, #4]
	  cells[1] = BQ_daStatus1[2] | (BQ_daStatus1[3] << 8);
 8000d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <main+0x128>)
 8000d7e:	789b      	ldrb	r3, [r3, #2]
 8000d80:	b21a      	sxth	r2, r3
 8000d82:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <main+0x128>)
 8000d84:	78db      	ldrb	r3, [r3, #3]
 8000d86:	021b      	lsls	r3, r3, #8
 8000d88:	b21b      	sxth	r3, r3
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	b21b      	sxth	r3, r3
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	80fb      	strh	r3, [r7, #6]
	  cells[2] = BQ_daStatus1[4] | (BQ_daStatus1[5] << 8);
 8000d92:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <main+0x128>)
 8000d94:	791b      	ldrb	r3, [r3, #4]
 8000d96:	b21a      	sxth	r2, r3
 8000d98:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <main+0x128>)
 8000d9a:	795b      	ldrb	r3, [r3, #5]
 8000d9c:	021b      	lsls	r3, r3, #8
 8000d9e:	b21b      	sxth	r3, r3
 8000da0:	4313      	orrs	r3, r2
 8000da2:	b21b      	sxth	r3, r3
 8000da4:	b29b      	uxth	r3, r3
 8000da6:	813b      	strh	r3, [r7, #8]
	  cells[3] = BQ_daStatus1[6] | (BQ_daStatus1[7] << 8);
 8000da8:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <main+0x128>)
 8000daa:	799b      	ldrb	r3, [r3, #6]
 8000dac:	b21a      	sxth	r2, r3
 8000dae:	4b11      	ldr	r3, [pc, #68]	@ (8000df4 <main+0x128>)
 8000db0:	79db      	ldrb	r3, [r3, #7]
 8000db2:	021b      	lsls	r3, r3, #8
 8000db4:	b21b      	sxth	r3, r3
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b21b      	sxth	r3, r3
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	817b      	strh	r3, [r7, #10]
	  cells[4] = BQ_daStatus3[0] | (BQ_daStatus3[1] << 8);
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <main+0x12c>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	b21a      	sxth	r2, r3
 8000dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000df8 <main+0x12c>)
 8000dc6:	785b      	ldrb	r3, [r3, #1]
 8000dc8:	021b      	lsls	r3, r3, #8
 8000dca:	b21b      	sxth	r3, r3
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	b21b      	sxth	r3, r3
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	81bb      	strh	r3, [r7, #12]
	  cells[5] = BQ_daStatus3[6] | (BQ_daStatus3[7] << 8);
 8000dd4:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <main+0x12c>)
 8000dd6:	799b      	ldrb	r3, [r3, #6]
 8000dd8:	b21a      	sxth	r2, r3
 8000dda:	4b07      	ldr	r3, [pc, #28]	@ (8000df8 <main+0x12c>)
 8000ddc:	79db      	ldrb	r3, [r3, #7]
 8000dde:	021b      	lsls	r3, r3, #8
 8000de0:	b21b      	sxth	r3, r3
 8000de2:	4313      	orrs	r3, r2
 8000de4:	b21b      	sxth	r3, r3
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	81fb      	strh	r3, [r7, #14]
	  HAL_Delay(100);
 8000dea:	bf00      	nop
 8000dec:	e786      	b.n	8000cfc <main+0x30>
 8000dee:	bf00      	nop
 8000df0:	2000012c 	.word	0x2000012c
 8000df4:	200000c8 	.word	0x200000c8
 8000df8:	200000f8 	.word	0x200000f8
 8000dfc:	2000002c 	.word	0x2000002c
 8000e00:	20000000 	.word	0x20000000

08000e04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b096      	sub	sp, #88	@ 0x58
 8000e08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	2244      	movs	r2, #68	@ 0x44
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f003 fad0 	bl	80043b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e18:	463b      	mov	r3, r7
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
 8000e24:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e26:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e2a:	f002 f933 	bl	8003094 <HAL_PWREx_ControlVoltageScaling>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e34:	f000 f837 	bl	8000ea6 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e40:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e42:	2310      	movs	r3, #16
 8000e44:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e46:	2302      	movs	r3, #2
 8000e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e52:	230a      	movs	r3, #10
 8000e54:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e56:	2307      	movs	r3, #7
 8000e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4618      	mov	r0, r3
 8000e68:	f002 f96a 	bl	8003140 <HAL_RCC_OscConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e72:	f000 f818 	bl	8000ea6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e76:	230f      	movs	r3, #15
 8000e78:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	2104      	movs	r1, #4
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f002 fd6a 	bl	8003968 <HAL_RCC_ClockConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e9a:	f000 f804 	bl	8000ea6 <Error_Handler>
  }
}
 8000e9e:	bf00      	nop
 8000ea0:	3758      	adds	r7, #88	@ 0x58
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eaa:	b672      	cpsid	i
}
 8000eac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eae:	bf00      	nop
 8000eb0:	e7fd      	b.n	8000eae <Error_Handler+0x8>
	...

08000eb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ebe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eca:	f003 0301 	and.w	r3, r3, #1
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	4a08      	ldr	r2, [pc, #32]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000edc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ede:	4b06      	ldr	r3, [pc, #24]	@ (8000ef8 <HAL_MspInit+0x44>)
 8000ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	40021000 	.word	0x40021000

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <NMI_Handler+0x4>

08000f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <HardFault_Handler+0x4>

08000f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <MemManage_Handler+0x4>

08000f14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <BusFault_Handler+0x4>

08000f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <UsageFault_Handler+0x4>

08000f24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f52:	f000 f8af 	bl	80010b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000f60:	4802      	ldr	r0, [pc, #8]	@ (8000f6c <I2C1_EV_IRQHandler+0x10>)
 8000f62:	f000 ff73 	bl	8001e4c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	2000012c 	.word	0x2000012c

08000f70 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000f74:	4802      	ldr	r0, [pc, #8]	@ (8000f80 <I2C1_ER_IRQHandler+0x10>)
 8000f76:	f000 ff83 	bl	8001e80 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	2000012c 	.word	0x2000012c

08000f84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <SystemInit+0x20>)
 8000f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f8e:	4a05      	ldr	r2, [pc, #20]	@ (8000fa4 <SystemInit+0x20>)
 8000f90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000fa8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fe0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fac:	f7ff ffea 	bl	8000f84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fb0:	480c      	ldr	r0, [pc, #48]	@ (8000fe4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fb2:	490d      	ldr	r1, [pc, #52]	@ (8000fe8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fec <LoopForever+0xe>)
  movs r3, #0
 8000fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb8:	e002      	b.n	8000fc0 <LoopCopyDataInit>

08000fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fbe:	3304      	adds	r3, #4

08000fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc4:	d3f9      	bcc.n	8000fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fc8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ff4 <LoopForever+0x16>)
  movs r3, #0
 8000fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fcc:	e001      	b.n	8000fd2 <LoopFillZerobss>

08000fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd0:	3204      	adds	r2, #4

08000fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd4:	d3fb      	bcc.n	8000fce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fd6:	f003 f9f7 	bl	80043c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fda:	f7ff fe77 	bl	8000ccc <main>

08000fde <LoopForever>:

LoopForever:
    b LoopForever
 8000fde:	e7fe      	b.n	8000fde <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000fe0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000fe4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000fec:	08004470 	.word	0x08004470
  ldr r2, =_sbss
 8000ff0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000ff4:	20000184 	.word	0x20000184

08000ff8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ff8:	e7fe      	b.n	8000ff8 <ADC1_IRQHandler>
	...

08000ffc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001002:	2300      	movs	r3, #0
 8001004:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <HAL_Init+0x3c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a0b      	ldr	r2, [pc, #44]	@ (8001038 <HAL_Init+0x3c>)
 800100c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001010:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001012:	2003      	movs	r0, #3
 8001014:	f000 f962 	bl	80012dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001018:	2000      	movs	r0, #0
 800101a:	f000 f80f 	bl	800103c <HAL_InitTick>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d002      	beq.n	800102a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	71fb      	strb	r3, [r7, #7]
 8001028:	e001      	b.n	800102e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800102a:	f7ff ff43 	bl	8000eb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800102e:	79fb      	ldrb	r3, [r7, #7]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40022000 	.word	0x40022000

0800103c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001044:	2300      	movs	r3, #0
 8001046:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001048:	4b17      	ldr	r3, [pc, #92]	@ (80010a8 <HAL_InitTick+0x6c>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d023      	beq.n	8001098 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001050:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <HAL_InitTick+0x70>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b14      	ldr	r3, [pc, #80]	@ (80010a8 <HAL_InitTick+0x6c>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	4619      	mov	r1, r3
 800105a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001062:	fbb2 f3f3 	udiv	r3, r2, r3
 8001066:	4618      	mov	r0, r3
 8001068:	f000 f96d 	bl	8001346 <HAL_SYSTICK_Config>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10f      	bne.n	8001092 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b0f      	cmp	r3, #15
 8001076:	d809      	bhi.n	800108c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001078:	2200      	movs	r2, #0
 800107a:	6879      	ldr	r1, [r7, #4]
 800107c:	f04f 30ff 	mov.w	r0, #4294967295
 8001080:	f000 f937 	bl	80012f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001084:	4a0a      	ldr	r2, [pc, #40]	@ (80010b0 <HAL_InitTick+0x74>)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e007      	b.n	800109c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	e004      	b.n	800109c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	73fb      	strb	r3, [r7, #15]
 8001096:	e001      	b.n	800109c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800109c:	7bfb      	ldrb	r3, [r7, #15]
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	2000000c 	.word	0x2000000c
 80010ac:	20000004 	.word	0x20000004
 80010b0:	20000008 	.word	0x20000008

080010b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_IncTick+0x20>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	461a      	mov	r2, r3
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_IncTick+0x24>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4413      	add	r3, r2
 80010c4:	4a04      	ldr	r2, [pc, #16]	@ (80010d8 <HAL_IncTick+0x24>)
 80010c6:	6013      	str	r3, [r2, #0]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	2000000c 	.word	0x2000000c
 80010d8:	20000180 	.word	0x20000180

080010dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  return uwTick;
 80010e0:	4b03      	ldr	r3, [pc, #12]	@ (80010f0 <HAL_GetTick+0x14>)
 80010e2:	681b      	ldr	r3, [r3, #0]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	20000180 	.word	0x20000180

080010f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010fc:	f7ff ffee 	bl	80010dc <HAL_GetTick>
 8001100:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800110c:	d005      	beq.n	800111a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800110e:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <HAL_Delay+0x44>)
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	461a      	mov	r2, r3
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4413      	add	r3, r2
 8001118:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800111a:	bf00      	nop
 800111c:	f7ff ffde 	bl	80010dc <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	429a      	cmp	r2, r3
 800112a:	d8f7      	bhi.n	800111c <HAL_Delay+0x28>
  {
  }
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	2000000c 	.word	0x2000000c

0800113c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001164:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800116c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116e:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	60d3      	str	r3, [r2, #12]
}
 8001174:	bf00      	nop
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	@ (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4907      	ldr	r1, [pc, #28]	@ (80011d8 <__NVIC_EnableIRQ+0x38>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	db0a      	blt.n	8001206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	490c      	ldr	r1, [pc, #48]	@ (8001228 <__NVIC_SetPriority+0x4c>)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	0112      	lsls	r2, r2, #4
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	440b      	add	r3, r1
 8001200:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001204:	e00a      	b.n	800121c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4908      	ldr	r1, [pc, #32]	@ (800122c <__NVIC_SetPriority+0x50>)
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	f003 030f 	and.w	r3, r3, #15
 8001212:	3b04      	subs	r3, #4
 8001214:	0112      	lsls	r2, r2, #4
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	440b      	add	r3, r1
 800121a:	761a      	strb	r2, [r3, #24]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000e100 	.word	0xe000e100
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	@ 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f1c3 0307 	rsb	r3, r3, #7
 800124a:	2b04      	cmp	r3, #4
 800124c:	bf28      	it	cs
 800124e:	2304      	movcs	r3, #4
 8001250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3304      	adds	r3, #4
 8001256:	2b06      	cmp	r3, #6
 8001258:	d902      	bls.n	8001260 <NVIC_EncodePriority+0x30>
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3b03      	subs	r3, #3
 800125e:	e000      	b.n	8001262 <NVIC_EncodePriority+0x32>
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	f04f 32ff 	mov.w	r2, #4294967295
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43da      	mvns	r2, r3
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	401a      	ands	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001278:	f04f 31ff 	mov.w	r1, #4294967295
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa01 f303 	lsl.w	r3, r1, r3
 8001282:	43d9      	mvns	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001288:	4313      	orrs	r3, r2
         );
}
 800128a:	4618      	mov	r0, r3
 800128c:	3724      	adds	r7, #36	@ 0x24
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012a8:	d301      	bcc.n	80012ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012aa:	2301      	movs	r3, #1
 80012ac:	e00f      	b.n	80012ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ae:	4a0a      	ldr	r2, [pc, #40]	@ (80012d8 <SysTick_Config+0x40>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012b6:	210f      	movs	r1, #15
 80012b8:	f04f 30ff 	mov.w	r0, #4294967295
 80012bc:	f7ff ff8e 	bl	80011dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c0:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <SysTick_Config+0x40>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c6:	4b04      	ldr	r3, [pc, #16]	@ (80012d8 <SysTick_Config+0x40>)
 80012c8:	2207      	movs	r2, #7
 80012ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	e000e010 	.word	0xe000e010

080012dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff ff29 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	4603      	mov	r3, r0
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
 80012fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001304:	f7ff ff3e 	bl	8001184 <__NVIC_GetPriorityGrouping>
 8001308:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	68b9      	ldr	r1, [r7, #8]
 800130e:	6978      	ldr	r0, [r7, #20]
 8001310:	f7ff ff8e 	bl	8001230 <NVIC_EncodePriority>
 8001314:	4602      	mov	r2, r0
 8001316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131a:	4611      	mov	r1, r2
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ff5d 	bl	80011dc <__NVIC_SetPriority>
}
 8001322:	bf00      	nop
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	4603      	mov	r3, r0
 8001332:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ff31 	bl	80011a0 <__NVIC_EnableIRQ>
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ffa2 	bl	8001298 <SysTick_Config>
 8001354:	4603      	mov	r3, r0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b084      	sub	sp, #16
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d005      	beq.n	8001382 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2204      	movs	r2, #4
 800137a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	73fb      	strb	r3, [r7, #15]
 8001380:	e029      	b.n	80013d6 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f022 020e 	bic.w	r2, r2, #14
 8001390:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f022 0201 	bic.w	r2, r2, #1
 80013a0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a6:	f003 021c 	and.w	r2, r3, #28
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ae:	2101      	movs	r1, #1
 80013b0:	fa01 f202 	lsl.w	r2, r1, r2
 80013b4:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2201      	movs	r2, #1
 80013ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d003      	beq.n	80013d6 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	4798      	blx	r3
    }
  }
  return status;
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80013ee:	b2db      	uxtb	r3, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b087      	sub	sp, #28
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001406:	2300      	movs	r3, #0
 8001408:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140a:	e154      	b.n	80016b6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	2101      	movs	r1, #1
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	fa01 f303 	lsl.w	r3, r1, r3
 8001418:	4013      	ands	r3, r2
 800141a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	2b00      	cmp	r3, #0
 8001420:	f000 8146 	beq.w	80016b0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 0303 	and.w	r3, r3, #3
 800142c:	2b01      	cmp	r3, #1
 800142e:	d005      	beq.n	800143c <HAL_GPIO_Init+0x40>
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f003 0303 	and.w	r3, r3, #3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d130      	bne.n	800149e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	2203      	movs	r2, #3
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	693a      	ldr	r2, [r7, #16]
 8001450:	4013      	ands	r3, r2
 8001452:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	68da      	ldr	r2, [r3, #12]
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	4313      	orrs	r3, r2
 8001464:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001472:	2201      	movs	r2, #1
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43db      	mvns	r3, r3
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	4013      	ands	r3, r2
 8001480:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	091b      	lsrs	r3, r3, #4
 8001488:	f003 0201 	and.w	r2, r3, #1
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	4313      	orrs	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f003 0303 	and.w	r3, r3, #3
 80014a6:	2b03      	cmp	r3, #3
 80014a8:	d017      	beq.n	80014da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	2203      	movs	r2, #3
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	4013      	ands	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f003 0303 	and.w	r3, r3, #3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d123      	bne.n	800152e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	08da      	lsrs	r2, r3, #3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	3208      	adds	r2, #8
 80014ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	220f      	movs	r2, #15
 80014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001502:	43db      	mvns	r3, r3
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	4013      	ands	r3, r2
 8001508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	691a      	ldr	r2, [r3, #16]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	4313      	orrs	r3, r2
 800151e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	08da      	lsrs	r2, r3, #3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3208      	adds	r2, #8
 8001528:	6939      	ldr	r1, [r7, #16]
 800152a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	2203      	movs	r2, #3
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	4013      	ands	r3, r2
 8001544:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f003 0203 	and.w	r2, r3, #3
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	fa02 f303 	lsl.w	r3, r2, r3
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	4313      	orrs	r3, r2
 800155a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800156a:	2b00      	cmp	r3, #0
 800156c:	f000 80a0 	beq.w	80016b0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001570:	4b58      	ldr	r3, [pc, #352]	@ (80016d4 <HAL_GPIO_Init+0x2d8>)
 8001572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001574:	4a57      	ldr	r2, [pc, #348]	@ (80016d4 <HAL_GPIO_Init+0x2d8>)
 8001576:	f043 0301 	orr.w	r3, r3, #1
 800157a:	6613      	str	r3, [r2, #96]	@ 0x60
 800157c:	4b55      	ldr	r3, [pc, #340]	@ (80016d4 <HAL_GPIO_Init+0x2d8>)
 800157e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001588:	4a53      	ldr	r2, [pc, #332]	@ (80016d8 <HAL_GPIO_Init+0x2dc>)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	089b      	lsrs	r3, r3, #2
 800158e:	3302      	adds	r3, #2
 8001590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001594:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	220f      	movs	r2, #15
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	43db      	mvns	r3, r3
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	4013      	ands	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80015b2:	d019      	beq.n	80015e8 <HAL_GPIO_Init+0x1ec>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	4a49      	ldr	r2, [pc, #292]	@ (80016dc <HAL_GPIO_Init+0x2e0>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d013      	beq.n	80015e4 <HAL_GPIO_Init+0x1e8>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a48      	ldr	r2, [pc, #288]	@ (80016e0 <HAL_GPIO_Init+0x2e4>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d00d      	beq.n	80015e0 <HAL_GPIO_Init+0x1e4>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4a47      	ldr	r2, [pc, #284]	@ (80016e4 <HAL_GPIO_Init+0x2e8>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d007      	beq.n	80015dc <HAL_GPIO_Init+0x1e0>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	4a46      	ldr	r2, [pc, #280]	@ (80016e8 <HAL_GPIO_Init+0x2ec>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d101      	bne.n	80015d8 <HAL_GPIO_Init+0x1dc>
 80015d4:	2304      	movs	r3, #4
 80015d6:	e008      	b.n	80015ea <HAL_GPIO_Init+0x1ee>
 80015d8:	2307      	movs	r3, #7
 80015da:	e006      	b.n	80015ea <HAL_GPIO_Init+0x1ee>
 80015dc:	2303      	movs	r3, #3
 80015de:	e004      	b.n	80015ea <HAL_GPIO_Init+0x1ee>
 80015e0:	2302      	movs	r3, #2
 80015e2:	e002      	b.n	80015ea <HAL_GPIO_Init+0x1ee>
 80015e4:	2301      	movs	r3, #1
 80015e6:	e000      	b.n	80015ea <HAL_GPIO_Init+0x1ee>
 80015e8:	2300      	movs	r3, #0
 80015ea:	697a      	ldr	r2, [r7, #20]
 80015ec:	f002 0203 	and.w	r2, r2, #3
 80015f0:	0092      	lsls	r2, r2, #2
 80015f2:	4093      	lsls	r3, r2
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015fa:	4937      	ldr	r1, [pc, #220]	@ (80016d8 <HAL_GPIO_Init+0x2dc>)
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	089b      	lsrs	r3, r3, #2
 8001600:	3302      	adds	r3, #2
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001608:	4b38      	ldr	r3, [pc, #224]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	43db      	mvns	r3, r3
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	4013      	ands	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001624:	693a      	ldr	r2, [r7, #16]
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	4313      	orrs	r3, r2
 800162a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800162c:	4a2f      	ldr	r2, [pc, #188]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001632:	4b2e      	ldr	r3, [pc, #184]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	43db      	mvns	r3, r3
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	4013      	ands	r3, r2
 8001640:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	4313      	orrs	r3, r2
 8001654:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001656:	4a25      	ldr	r2, [pc, #148]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800165c:	4b23      	ldr	r3, [pc, #140]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	43db      	mvns	r3, r3
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	4013      	ands	r3, r2
 800166a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001678:	693a      	ldr	r2, [r7, #16]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	4313      	orrs	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001680:	4a1a      	ldr	r2, [pc, #104]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001686:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	43db      	mvns	r3, r3
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	4013      	ands	r3, r2
 8001694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016aa:	4a10      	ldr	r2, [pc, #64]	@ (80016ec <HAL_GPIO_Init+0x2f0>)
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	3301      	adds	r3, #1
 80016b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	fa22 f303 	lsr.w	r3, r2, r3
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	f47f aea3 	bne.w	800140c <HAL_GPIO_Init+0x10>
  }
}
 80016c6:	bf00      	nop
 80016c8:	bf00      	nop
 80016ca:	371c      	adds	r7, #28
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40010000 	.word	0x40010000
 80016dc:	48000400 	.word	0x48000400
 80016e0:	48000800 	.word	0x48000800
 80016e4:	48000c00 	.word	0x48000c00
 80016e8:	48001000 	.word	0x48001000
 80016ec:	40010400 	.word	0x40010400

080016f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
 80016f8:	460b      	mov	r3, r1
 80016fa:	807b      	strh	r3, [r7, #2]
 80016fc:	4613      	mov	r3, r2
 80016fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001700:	787b      	ldrb	r3, [r7, #1]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001706:	887a      	ldrh	r2, [r7, #2]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800170c:	e002      	b.n	8001714 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800170e:	887a      	ldrh	r2, [r7, #2]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e08d      	b.n	800184e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d106      	bne.n	800174c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f7ff f9f4 	bl	8000b34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2224      	movs	r2, #36	@ 0x24
 8001750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f022 0201 	bic.w	r2, r2, #1
 8001762:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001770:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001780:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d107      	bne.n	800179a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	689a      	ldr	r2, [r3, #8]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	e006      	b.n	80017a8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	689a      	ldr	r2, [r3, #8]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80017a6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d108      	bne.n	80017c2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	e007      	b.n	80017d2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6812      	ldr	r2, [r2, #0]
 80017dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	691a      	ldr	r2, [r3, #16]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	69d9      	ldr	r1, [r3, #28]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6a1a      	ldr	r2, [r3, #32]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	430a      	orrs	r2, r1
 800181e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f042 0201 	orr.w	r2, r2, #1
 800182e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2200      	movs	r2, #0
 8001834:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2220      	movs	r2, #32
 800183a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2200      	movs	r2, #0
 8001848:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af02      	add	r7, sp, #8
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	607a      	str	r2, [r7, #4]
 8001862:	461a      	mov	r2, r3
 8001864:	460b      	mov	r3, r1
 8001866:	817b      	strh	r3, [r7, #10]
 8001868:	4613      	mov	r3, r2
 800186a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001872:	b2db      	uxtb	r3, r3
 8001874:	2b20      	cmp	r3, #32
 8001876:	f040 80fd 	bne.w	8001a74 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001880:	2b01      	cmp	r3, #1
 8001882:	d101      	bne.n	8001888 <HAL_I2C_Master_Transmit+0x30>
 8001884:	2302      	movs	r3, #2
 8001886:	e0f6      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x21e>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001890:	f7ff fc24 	bl	80010dc <HAL_GetTick>
 8001894:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	2319      	movs	r3, #25
 800189c:	2201      	movs	r2, #1
 800189e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018a2:	68f8      	ldr	r0, [r7, #12]
 80018a4:	f001 f871 	bl	800298a <I2C_WaitOnFlagUntilTimeout>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e0e1      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2221      	movs	r2, #33	@ 0x21
 80018b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2210      	movs	r2, #16
 80018be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2200      	movs	r2, #0
 80018c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	893a      	ldrh	r2, [r7, #8]
 80018d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2200      	movs	r2, #0
 80018d8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018de:	b29b      	uxth	r3, r3
 80018e0:	2bff      	cmp	r3, #255	@ 0xff
 80018e2:	d906      	bls.n	80018f2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	22ff      	movs	r2, #255	@ 0xff
 80018e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80018ea:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80018ee:	617b      	str	r3, [r7, #20]
 80018f0:	e007      	b.n	8001902 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80018fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001900:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001906:	2b00      	cmp	r3, #0
 8001908:	d024      	beq.n	8001954 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800190e:	781a      	ldrb	r2, [r3, #0]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001924:	b29b      	uxth	r3, r3
 8001926:	3b01      	subs	r3, #1
 8001928:	b29a      	uxth	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001932:	3b01      	subs	r3, #1
 8001934:	b29a      	uxth	r2, r3
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800193e:	b2db      	uxtb	r3, r3
 8001940:	3301      	adds	r3, #1
 8001942:	b2da      	uxtb	r2, r3
 8001944:	8979      	ldrh	r1, [r7, #10]
 8001946:	4b4e      	ldr	r3, [pc, #312]	@ (8001a80 <HAL_I2C_Master_Transmit+0x228>)
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	68f8      	ldr	r0, [r7, #12]
 800194e:	f001 fa6b 	bl	8002e28 <I2C_TransferConfig>
 8001952:	e066      	b.n	8001a22 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001958:	b2da      	uxtb	r2, r3
 800195a:	8979      	ldrh	r1, [r7, #10]
 800195c:	4b48      	ldr	r3, [pc, #288]	@ (8001a80 <HAL_I2C_Master_Transmit+0x228>)
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f001 fa60 	bl	8002e28 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001968:	e05b      	b.n	8001a22 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	6a39      	ldr	r1, [r7, #32]
 800196e:	68f8      	ldr	r0, [r7, #12]
 8001970:	f001 f864 	bl	8002a3c <I2C_WaitOnTXISFlagUntilTimeout>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e07b      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001982:	781a      	ldrb	r2, [r3, #0]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001998:	b29b      	uxth	r3, r3
 800199a:	3b01      	subs	r3, #1
 800199c:	b29a      	uxth	r2, r3
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019a6:	3b01      	subs	r3, #1
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d034      	beq.n	8001a22 <HAL_I2C_Master_Transmit+0x1ca>
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d130      	bne.n	8001a22 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019c0:	693b      	ldr	r3, [r7, #16]
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	2200      	movs	r2, #0
 80019c8:	2180      	movs	r1, #128	@ 0x80
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f000 ffdd 	bl	800298a <I2C_WaitOnFlagUntilTimeout>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e04d      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019de:	b29b      	uxth	r3, r3
 80019e0:	2bff      	cmp	r3, #255	@ 0xff
 80019e2:	d90e      	bls.n	8001a02 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	22ff      	movs	r2, #255	@ 0xff
 80019e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ee:	b2da      	uxtb	r2, r3
 80019f0:	8979      	ldrh	r1, [r7, #10]
 80019f2:	2300      	movs	r3, #0
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	f001 fa14 	bl	8002e28 <I2C_TransferConfig>
 8001a00:	e00f      	b.n	8001a22 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	8979      	ldrh	r1, [r7, #10]
 8001a14:	2300      	movs	r3, #0
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a1c:	68f8      	ldr	r0, [r7, #12]
 8001a1e:	f001 fa03 	bl	8002e28 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d19e      	bne.n	800196a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	6a39      	ldr	r1, [r7, #32]
 8001a30:	68f8      	ldr	r0, [r7, #12]
 8001a32:	f001 f84a 	bl	8002aca <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e01a      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2220      	movs	r2, #32
 8001a46:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	6859      	ldr	r1, [r3, #4]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <HAL_I2C_Master_Transmit+0x22c>)
 8001a54:	400b      	ands	r3, r1
 8001a56:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2220      	movs	r2, #32
 8001a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001a70:	2300      	movs	r3, #0
 8001a72:	e000      	b.n	8001a76 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001a74:	2302      	movs	r3, #2
  }
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	80002000 	.word	0x80002000
 8001a84:	fe00e800 	.word	0xfe00e800

08001a88 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af02      	add	r7, sp, #8
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	607a      	str	r2, [r7, #4]
 8001a92:	461a      	mov	r2, r3
 8001a94:	460b      	mov	r3, r1
 8001a96:	817b      	strh	r3, [r7, #10]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b20      	cmp	r3, #32
 8001aa6:	f040 80db 	bne.w	8001c60 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <HAL_I2C_Master_Receive+0x30>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	e0d4      	b.n	8001c62 <HAL_I2C_Master_Receive+0x1da>
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ac0:	f7ff fb0c 	bl	80010dc <HAL_GetTick>
 8001ac4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	2319      	movs	r3, #25
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f000 ff59 	bl	800298a <I2C_WaitOnFlagUntilTimeout>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e0bf      	b.n	8001c62 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2222      	movs	r2, #34	@ 0x22
 8001ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2210      	movs	r2, #16
 8001aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2200      	movs	r2, #0
 8001af6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	893a      	ldrh	r2, [r7, #8]
 8001b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2200      	movs	r2, #0
 8001b08:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	2bff      	cmp	r3, #255	@ 0xff
 8001b12:	d90e      	bls.n	8001b32 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2201      	movs	r2, #1
 8001b18:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	8979      	ldrh	r1, [r7, #10]
 8001b22:	4b52      	ldr	r3, [pc, #328]	@ (8001c6c <HAL_I2C_Master_Receive+0x1e4>)
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b2a:	68f8      	ldr	r0, [r7, #12]
 8001b2c:	f001 f97c 	bl	8002e28 <I2C_TransferConfig>
 8001b30:	e06d      	b.n	8001c0e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	8979      	ldrh	r1, [r7, #10]
 8001b44:	4b49      	ldr	r3, [pc, #292]	@ (8001c6c <HAL_I2C_Master_Receive+0x1e4>)
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b4c:	68f8      	ldr	r0, [r7, #12]
 8001b4e:	f001 f96b 	bl	8002e28 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001b52:	e05c      	b.n	8001c0e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	6a39      	ldr	r1, [r7, #32]
 8001b58:	68f8      	ldr	r0, [r7, #12]
 8001b5a:	f000 fff9 	bl	8002b50 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e07c      	b.n	8001c62 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b72:	b2d2      	uxtb	r2, r2
 8001b74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7a:	1c5a      	adds	r2, r3, #1
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b84:	3b01      	subs	r3, #1
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	3b01      	subs	r3, #1
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d034      	beq.n	8001c0e <HAL_I2C_Master_Receive+0x186>
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d130      	bne.n	8001c0e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	6a3b      	ldr	r3, [r7, #32]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2180      	movs	r1, #128	@ 0x80
 8001bb6:	68f8      	ldr	r0, [r7, #12]
 8001bb8:	f000 fee7 	bl	800298a <I2C_WaitOnFlagUntilTimeout>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e04d      	b.n	8001c62 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bca:	b29b      	uxth	r3, r3
 8001bcc:	2bff      	cmp	r3, #255	@ 0xff
 8001bce:	d90e      	bls.n	8001bee <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	22ff      	movs	r2, #255	@ 0xff
 8001bd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	8979      	ldrh	r1, [r7, #10]
 8001bde:	2300      	movs	r3, #0
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	f001 f91e 	bl	8002e28 <I2C_TransferConfig>
 8001bec:	e00f      	b.n	8001c0e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	8979      	ldrh	r1, [r7, #10]
 8001c00:	2300      	movs	r3, #0
 8001c02:	9300      	str	r3, [sp, #0]
 8001c04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	f001 f90d 	bl	8002e28 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d19d      	bne.n	8001b54 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c18:	697a      	ldr	r2, [r7, #20]
 8001c1a:	6a39      	ldr	r1, [r7, #32]
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	f000 ff54 	bl	8002aca <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e01a      	b.n	8001c62 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2220      	movs	r2, #32
 8001c32:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6859      	ldr	r1, [r3, #4]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c70 <HAL_I2C_Master_Receive+0x1e8>)
 8001c40:	400b      	ands	r3, r1
 8001c42:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2220      	movs	r2, #32
 8001c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	e000      	b.n	8001c62 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001c60:	2302      	movs	r3, #2
  }
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	80002400 	.word	0x80002400
 8001c70:	fe00e800 	.word	0xfe00e800

08001c74 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	@ 0x28
 8001c78:	af02      	add	r7, sp, #8
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	607a      	str	r2, [r7, #4]
 8001c7e:	603b      	str	r3, [r7, #0]
 8001c80:	460b      	mov	r3, r1
 8001c82:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	2b20      	cmp	r3, #32
 8001c92:	f040 80d6 	bne.w	8001e42 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ca4:	d101      	bne.n	8001caa <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e0cc      	b.n	8001e44 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d101      	bne.n	8001cb8 <HAL_I2C_IsDeviceReady+0x44>
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	e0c5      	b.n	8001e44 <HAL_I2C_IsDeviceReady+0x1d0>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2224      	movs	r2, #36	@ 0x24
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d107      	bne.n	8001ce6 <HAL_I2C_IsDeviceReady+0x72>
 8001cd6:	897b      	ldrh	r3, [r7, #10]
 8001cd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cdc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ce0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ce4:	e006      	b.n	8001cf4 <HAL_I2C_IsDeviceReady+0x80>
 8001ce6:	897b      	ldrh	r3, [r7, #10]
 8001ce8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cf0:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001cfa:	f7ff f9ef 	bl	80010dc <HAL_GetTick>
 8001cfe:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	699b      	ldr	r3, [r3, #24]
 8001d06:	f003 0320 	and.w	r3, r3, #32
 8001d0a:	2b20      	cmp	r3, #32
 8001d0c:	bf0c      	ite	eq
 8001d0e:	2301      	moveq	r3, #1
 8001d10:	2300      	movne	r3, #0
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	f003 0310 	and.w	r3, r3, #16
 8001d20:	2b10      	cmp	r3, #16
 8001d22:	bf0c      	ite	eq
 8001d24:	2301      	moveq	r3, #1
 8001d26:	2300      	movne	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d2c:	e034      	b.n	8001d98 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d34:	d01a      	beq.n	8001d6c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d36:	f7ff f9d1 	bl	80010dc <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d302      	bcc.n	8001d4c <HAL_I2C_IsDeviceReady+0xd8>
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d10f      	bne.n	8001d6c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d58:	f043 0220 	orr.w	r2, r3, #32
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e06b      	b.n	8001e44 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	f003 0320 	and.w	r3, r3, #32
 8001d76:	2b20      	cmp	r3, #32
 8001d78:	bf0c      	ite	eq
 8001d7a:	2301      	moveq	r3, #1
 8001d7c:	2300      	movne	r3, #0
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	f003 0310 	and.w	r3, r3, #16
 8001d8c:	2b10      	cmp	r3, #16
 8001d8e:	bf0c      	ite	eq
 8001d90:	2301      	moveq	r3, #1
 8001d92:	2300      	movne	r3, #0
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d98:	7ffb      	ldrb	r3, [r7, #31]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d102      	bne.n	8001da4 <HAL_I2C_IsDeviceReady+0x130>
 8001d9e:	7fbb      	ldrb	r3, [r7, #30]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0c4      	beq.n	8001d2e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	f003 0310 	and.w	r3, r3, #16
 8001dae:	2b10      	cmp	r3, #16
 8001db0:	d01a      	beq.n	8001de8 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001db2:	69bb      	ldr	r3, [r7, #24]
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	2200      	movs	r2, #0
 8001dba:	2120      	movs	r1, #32
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f000 fde4 	bl	800298a <I2C_WaitOnFlagUntilTimeout>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e03b      	b.n	8001e44 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2220      	movs	r2, #32
 8001dd2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2220      	movs	r2, #32
 8001dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8001de4:	2300      	movs	r3, #0
 8001de6:	e02d      	b.n	8001e44 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	2200      	movs	r2, #0
 8001df0:	2120      	movs	r1, #32
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f000 fdc9 	bl	800298a <I2C_WaitOnFlagUntilTimeout>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e020      	b.n	8001e44 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2210      	movs	r2, #16
 8001e08:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2220      	movs	r2, #32
 8001e10:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	3301      	adds	r3, #1
 8001e16:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	f63f af56 	bhi.w	8001cce <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	2220      	movs	r2, #32
 8001e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2e:	f043 0220 	orr.w	r2, r3, #32
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8001e42:	2302      	movs	r3, #2
  }
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3720      	adds	r7, #32
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	699b      	ldr	r3, [r3, #24]
 8001e5a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d005      	beq.n	8001e78 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	68f9      	ldr	r1, [r7, #12]
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	4798      	blx	r3
  }
}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d00f      	beq.n	8001ec2 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d00a      	beq.n	8001ec2 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb0:	f043 0201 	orr.w	r2, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ec0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d00f      	beq.n	8001eec <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00a      	beq.n	8001eec <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eda:	f043 0208 	orr.w	r2, r3, #8
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001eea:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d00f      	beq.n	8001f16 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d00a      	beq.n	8001f16 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f04:	f043 0202 	orr.w	r2, r3, #2
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f14:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f003 030b 	and.w	r3, r3, #11
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d003      	beq.n	8001f2e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8001f26:	68f9      	ldr	r1, [r7, #12]
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 fbd5 	bl	80026d8 <I2C_ITError>
  }
}
 8001f2e:	bf00      	nop
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	460b      	mov	r3, r1
 8001f68:	70fb      	strb	r3, [r7, #3]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr

08001f8e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	b083      	sub	sp, #12
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b086      	sub	sp, #24
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	60f8      	str	r0, [r7, #12]
 8001fbe:	60b9      	str	r1, [r7, #8]
 8001fc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d101      	bne.n	8001fda <I2C_Slave_ISR_IT+0x24>
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	e0e2      	b.n	80021a0 <I2C_Slave_ISR_IT+0x1ea>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	f003 0320 	and.w	r3, r3, #32
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d009      	beq.n	8002000 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d004      	beq.n	8002000 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001ff6:	6939      	ldr	r1, [r7, #16]
 8001ff8:	68f8      	ldr	r0, [r7, #12]
 8001ffa:	f000 f9b5 	bl	8002368 <I2C_ITSlaveCplt>
 8001ffe:	e0ca      	b.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	f003 0310 	and.w	r3, r3, #16
 8002006:	2b00      	cmp	r3, #0
 8002008:	d04b      	beq.n	80020a2 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002010:	2b00      	cmp	r3, #0
 8002012:	d046      	beq.n	80020a2 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002018:	b29b      	uxth	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d128      	bne.n	8002070 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002024:	b2db      	uxtb	r3, r3
 8002026:	2b28      	cmp	r3, #40	@ 0x28
 8002028:	d108      	bne.n	800203c <I2C_Slave_ISR_IT+0x86>
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002030:	d104      	bne.n	800203c <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002032:	6939      	ldr	r1, [r7, #16]
 8002034:	68f8      	ldr	r0, [r7, #12]
 8002036:	f000 fafb 	bl	8002630 <I2C_ITListenCplt>
 800203a:	e031      	b.n	80020a0 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2b29      	cmp	r3, #41	@ 0x29
 8002046:	d10e      	bne.n	8002066 <I2C_Slave_ISR_IT+0xb0>
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800204e:	d00a      	beq.n	8002066 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2210      	movs	r2, #16
 8002056:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002058:	68f8      	ldr	r0, [r7, #12]
 800205a:	f000 fc54 	bl	8002906 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 f926 	bl	80022b0 <I2C_ITSlaveSeqCplt>
 8002064:	e01c      	b.n	80020a0 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2210      	movs	r2, #16
 800206c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800206e:	e08f      	b.n	8002190 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2210      	movs	r2, #16
 8002076:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207c:	f043 0204 	orr.w	r2, r3, #4
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <I2C_Slave_ISR_IT+0xdc>
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002090:	d17e      	bne.n	8002190 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002096:	4619      	mov	r1, r3
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 fb1d 	bl	80026d8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800209e:	e077      	b.n	8002190 <I2C_Slave_ISR_IT+0x1da>
 80020a0:	e076      	b.n	8002190 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d02f      	beq.n	800210c <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d02a      	beq.n	800210c <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d018      	beq.n	80020f2 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ca:	b2d2      	uxtb	r2, r2
 80020cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d2:	1c5a      	adds	r2, r3, #1
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020dc:	3b01      	subs	r3, #1
 80020de:	b29a      	uxth	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	3b01      	subs	r3, #1
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d14b      	bne.n	8002194 <I2C_Slave_ISR_IT+0x1de>
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002102:	d047      	beq.n	8002194 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002104:	68f8      	ldr	r0, [r7, #12]
 8002106:	f000 f8d3 	bl	80022b0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800210a:	e043      	b.n	8002194 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	f003 0308 	and.w	r3, r3, #8
 8002112:	2b00      	cmp	r3, #0
 8002114:	d009      	beq.n	800212a <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800211c:	2b00      	cmp	r3, #0
 800211e:	d004      	beq.n	800212a <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002120:	6939      	ldr	r1, [r7, #16]
 8002122:	68f8      	ldr	r0, [r7, #12]
 8002124:	f000 f840 	bl	80021a8 <I2C_ITAddrCplt>
 8002128:	e035      	b.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d030      	beq.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800213a:	2b00      	cmp	r3, #0
 800213c:	d02b      	beq.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002142:	b29b      	uxth	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d018      	beq.n	800217a <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214c:	781a      	ldrb	r2, [r3, #0]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002158:	1c5a      	adds	r2, r3, #1
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002170:	3b01      	subs	r3, #1
 8002172:	b29a      	uxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002178:	e00d      	b.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002180:	d002      	beq.n	8002188 <I2C_Slave_ISR_IT+0x1d2>
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d106      	bne.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f000 f891 	bl	80022b0 <I2C_ITSlaveSeqCplt>
 800218e:	e002      	b.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8002190:	bf00      	nop
 8002192:	e000      	b.n	8002196 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8002194:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3718      	adds	r7, #24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b084      	sub	sp, #16
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80021be:	2b28      	cmp	r3, #40	@ 0x28
 80021c0:	d16a      	bne.n	8002298 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	0c1b      	lsrs	r3, r3, #16
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	0c1b      	lsrs	r3, r3, #16
 80021da:	b29b      	uxth	r3, r3
 80021dc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80021e0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021ee:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80021fc:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	2b02      	cmp	r3, #2
 8002204:	d138      	bne.n	8002278 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002206:	897b      	ldrh	r3, [r7, #10]
 8002208:	09db      	lsrs	r3, r3, #7
 800220a:	b29a      	uxth	r2, r3
 800220c:	89bb      	ldrh	r3, [r7, #12]
 800220e:	4053      	eors	r3, r2
 8002210:	b29b      	uxth	r3, r3
 8002212:	f003 0306 	and.w	r3, r3, #6
 8002216:	2b00      	cmp	r3, #0
 8002218:	d11c      	bne.n	8002254 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800221a:	897b      	ldrh	r3, [r7, #10]
 800221c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002222:	1c5a      	adds	r2, r3, #1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800222c:	2b02      	cmp	r3, #2
 800222e:	d13b      	bne.n	80022a8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2208      	movs	r2, #8
 800223c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002246:	89ba      	ldrh	r2, [r7, #12]
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	4619      	mov	r1, r3
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff fe86 	bl	8001f5e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002252:	e029      	b.n	80022a8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8002254:	893b      	ldrh	r3, [r7, #8]
 8002256:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002258:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 fe15 	bl	8002e8c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800226a:	89ba      	ldrh	r2, [r7, #12]
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	4619      	mov	r1, r3
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f7ff fe74 	bl	8001f5e <HAL_I2C_AddrCallback>
}
 8002276:	e017      	b.n	80022a8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002278:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 fe05 	bl	8002e8c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800228a:	89ba      	ldrh	r2, [r7, #12]
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	4619      	mov	r1, r3
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f7ff fe64 	bl	8001f5e <HAL_I2C_AddrCallback>
}
 8002296:	e007      	b.n	80022a8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2208      	movs	r2, #8
 800229e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80022a8:	bf00      	nop
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d008      	beq.n	80022e4 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	e00c      	b.n	80022fe <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d007      	beq.n	80022fe <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022fc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b29      	cmp	r3, #41	@ 0x29
 8002308:	d112      	bne.n	8002330 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2228      	movs	r2, #40	@ 0x28
 800230e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2221      	movs	r2, #33	@ 0x21
 8002316:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002318:	2101      	movs	r1, #1
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f000 fdb6 	bl	8002e8c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7ff fe04 	bl	8001f36 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800232e:	e017      	b.n	8002360 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b2a      	cmp	r3, #42	@ 0x2a
 800233a:	d111      	bne.n	8002360 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2228      	movs	r2, #40	@ 0x28
 8002340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2222      	movs	r2, #34	@ 0x22
 8002348:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800234a:	2102      	movs	r1, #2
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 fd9d 	bl	8002e8c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f7ff fdf5 	bl	8001f4a <HAL_I2C_SlaveRxCpltCallback>
}
 8002360:	bf00      	nop
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800238a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2220      	movs	r2, #32
 8002392:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002394:	7afb      	ldrb	r3, [r7, #11]
 8002396:	2b21      	cmp	r3, #33	@ 0x21
 8002398:	d002      	beq.n	80023a0 <I2C_ITSlaveCplt+0x38>
 800239a:	7afb      	ldrb	r3, [r7, #11]
 800239c:	2b29      	cmp	r3, #41	@ 0x29
 800239e:	d108      	bne.n	80023b2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80023a0:	f248 0101 	movw	r1, #32769	@ 0x8001
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 fd71 	bl	8002e8c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2221      	movs	r2, #33	@ 0x21
 80023ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80023b0:	e019      	b.n	80023e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80023b2:	7afb      	ldrb	r3, [r7, #11]
 80023b4:	2b22      	cmp	r3, #34	@ 0x22
 80023b6:	d002      	beq.n	80023be <I2C_ITSlaveCplt+0x56>
 80023b8:	7afb      	ldrb	r3, [r7, #11]
 80023ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80023bc:	d108      	bne.n	80023d0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80023be:	f248 0102 	movw	r1, #32770	@ 0x8002
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 fd62 	bl	8002e8c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2222      	movs	r2, #34	@ 0x22
 80023cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80023ce:	e00a      	b.n	80023e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80023d0:	7afb      	ldrb	r3, [r7, #11]
 80023d2:	2b28      	cmp	r3, #40	@ 0x28
 80023d4:	d107      	bne.n	80023e6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80023d6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 fd56 	bl	8002e8c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023f4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6859      	ldr	r1, [r3, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b89      	ldr	r3, [pc, #548]	@ (8002628 <I2C_ITSlaveCplt+0x2c0>)
 8002402:	400b      	ands	r3, r1
 8002404:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fa7d 	bl	8002906 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d013      	beq.n	800243e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002424:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800242a:	2b00      	cmp	r3, #0
 800242c:	d01f      	beq.n	800246e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	b29a      	uxth	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800243c:	e017      	b.n	800246e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d012      	beq.n	800246e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002456:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800245c:	2b00      	cmp	r3, #0
 800245e:	d006      	beq.n	800246e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	b29a      	uxth	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d020      	beq.n	80024ba <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	f023 0304 	bic.w	r3, r3, #4
 800247e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00c      	beq.n	80024ba <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a4:	3b01      	subs	r3, #1
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	3b01      	subs	r3, #1
 80024b4:	b29a      	uxth	r2, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024be:	b29b      	uxth	r3, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d005      	beq.n	80024d0 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c8:	f043 0204 	orr.w	r2, r3, #4
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	f003 0310 	and.w	r3, r3, #16
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d049      	beq.n	800256e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d044      	beq.n	800256e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d128      	bne.n	8002540 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b28      	cmp	r3, #40	@ 0x28
 80024f8:	d108      	bne.n	800250c <I2C_ITSlaveCplt+0x1a4>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002500:	d104      	bne.n	800250c <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002502:	6979      	ldr	r1, [r7, #20]
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 f893 	bl	8002630 <I2C_ITListenCplt>
 800250a:	e030      	b.n	800256e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002512:	b2db      	uxtb	r3, r3
 8002514:	2b29      	cmp	r3, #41	@ 0x29
 8002516:	d10e      	bne.n	8002536 <I2C_ITSlaveCplt+0x1ce>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800251e:	d00a      	beq.n	8002536 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2210      	movs	r2, #16
 8002526:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f000 f9ec 	bl	8002906 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7ff febe 	bl	80022b0 <I2C_ITSlaveSeqCplt>
 8002534:	e01b      	b.n	800256e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2210      	movs	r2, #16
 800253c:	61da      	str	r2, [r3, #28]
 800253e:	e016      	b.n	800256e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2210      	movs	r2, #16
 8002546:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254c:	f043 0204 	orr.w	r2, r3, #4
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <I2C_ITSlaveCplt+0x1fa>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002560:	d105      	bne.n	800256e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002566:	4619      	mov	r1, r3
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f8b5 	bl	80026d8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002580:	2b00      	cmp	r3, #0
 8002582:	d010      	beq.n	80025a6 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002588:	4619      	mov	r1, r3
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f8a4 	bl	80026d8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002596:	b2db      	uxtb	r3, r3
 8002598:	2b28      	cmp	r3, #40	@ 0x28
 800259a:	d141      	bne.n	8002620 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800259c:	6979      	ldr	r1, [r7, #20]
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 f846 	bl	8002630 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80025a4:	e03c      	b.n	8002620 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80025ae:	d014      	beq.n	80025da <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff fe7d 	bl	80022b0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a1c      	ldr	r2, [pc, #112]	@ (800262c <I2C_ITSlaveCplt+0x2c4>)
 80025ba:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2220      	movs	r2, #32
 80025c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff fcd1 	bl	8001f7a <HAL_I2C_ListenCpltCallback>
}
 80025d8:	e022      	b.n	8002620 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b22      	cmp	r3, #34	@ 0x22
 80025e4:	d10e      	bne.n	8002604 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2220      	movs	r2, #32
 80025ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff fca4 	bl	8001f4a <HAL_I2C_SlaveRxCpltCallback>
}
 8002602:	e00d      	b.n	8002620 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2220      	movs	r2, #32
 8002608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff fc8b 	bl	8001f36 <HAL_I2C_SlaveTxCpltCallback>
}
 8002620:	bf00      	nop
 8002622:	3718      	adds	r7, #24
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	fe00e800 	.word	0xfe00e800
 800262c:	ffff0000 	.word	0xffff0000

08002630 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a25      	ldr	r2, [pc, #148]	@ (80026d4 <I2C_ITListenCplt+0xa4>)
 800263e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2220      	movs	r2, #32
 800264a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	2b00      	cmp	r3, #0
 8002664:	d022      	beq.n	80026ac <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002678:	1c5a      	adds	r2, r3, #1
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002682:	2b00      	cmp	r3, #0
 8002684:	d012      	beq.n	80026ac <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268a:	3b01      	subs	r3, #1
 800268c:	b29a      	uxth	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002696:	b29b      	uxth	r3, r3
 8002698:	3b01      	subs	r3, #1
 800269a:	b29a      	uxth	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a4:	f043 0204 	orr.w	r2, r3, #4
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80026ac:	f248 0103 	movw	r1, #32771	@ 0x8003
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 fbeb 	bl	8002e8c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2210      	movs	r2, #16
 80026bc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff fc57 	bl	8001f7a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80026cc:	bf00      	nop
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	ffff0000 	.word	0xffff0000

080026d8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026e8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a6d      	ldr	r2, [pc, #436]	@ (80028ac <I2C_ITError+0x1d4>)
 80026f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	431a      	orrs	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	2b28      	cmp	r3, #40	@ 0x28
 800270e:	d005      	beq.n	800271c <I2C_ITError+0x44>
 8002710:	7bfb      	ldrb	r3, [r7, #15]
 8002712:	2b29      	cmp	r3, #41	@ 0x29
 8002714:	d002      	beq.n	800271c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	2b2a      	cmp	r3, #42	@ 0x2a
 800271a:	d10b      	bne.n	8002734 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800271c:	2103      	movs	r1, #3
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 fbb4 	bl	8002e8c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2228      	movs	r2, #40	@ 0x28
 8002728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a60      	ldr	r2, [pc, #384]	@ (80028b0 <I2C_ITError+0x1d8>)
 8002730:	635a      	str	r2, [r3, #52]	@ 0x34
 8002732:	e030      	b.n	8002796 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002734:	f248 0103 	movw	r1, #32771	@ 0x8003
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f000 fba7 	bl	8002e8c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 f8e1 	bl	8002906 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b60      	cmp	r3, #96	@ 0x60
 800274e:	d01f      	beq.n	8002790 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2220      	movs	r2, #32
 8002754:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	f003 0320 	and.w	r3, r3, #32
 8002762:	2b20      	cmp	r3, #32
 8002764:	d114      	bne.n	8002790 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	f003 0310 	and.w	r3, r3, #16
 8002770:	2b10      	cmp	r3, #16
 8002772:	d109      	bne.n	8002788 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2210      	movs	r2, #16
 800277a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002780:	f043 0204 	orr.w	r2, r3, #4
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2220      	movs	r2, #32
 800278e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d039      	beq.n	8002818 <I2C_ITError+0x140>
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b11      	cmp	r3, #17
 80027a8:	d002      	beq.n	80027b0 <I2C_ITError+0xd8>
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	2b21      	cmp	r3, #33	@ 0x21
 80027ae:	d133      	bne.n	8002818 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027be:	d107      	bne.n	80027d0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80027ce:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fe fe03 	bl	80013e0 <HAL_DMA_GetState>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d017      	beq.n	8002810 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e4:	4a33      	ldr	r2, [pc, #204]	@ (80028b4 <I2C_ITError+0x1dc>)
 80027e6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7fe fdb2 	bl	800135e <HAL_DMA_Abort_IT>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d04d      	beq.n	800289c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800280a:	4610      	mov	r0, r2
 800280c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800280e:	e045      	b.n	800289c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 f851 	bl	80028b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002816:	e041      	b.n	800289c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800281c:	2b00      	cmp	r3, #0
 800281e:	d039      	beq.n	8002894 <I2C_ITError+0x1bc>
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	2b12      	cmp	r3, #18
 8002824:	d002      	beq.n	800282c <I2C_ITError+0x154>
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	2b22      	cmp	r3, #34	@ 0x22
 800282a:	d133      	bne.n	8002894 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002836:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800283a:	d107      	bne.n	800284c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800284a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002850:	4618      	mov	r0, r3
 8002852:	f7fe fdc5 	bl	80013e0 <HAL_DMA_GetState>
 8002856:	4603      	mov	r3, r0
 8002858:	2b01      	cmp	r3, #1
 800285a:	d017      	beq.n	800288c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	4a14      	ldr	r2, [pc, #80]	@ (80028b4 <I2C_ITError+0x1dc>)
 8002862:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe fd74 	bl	800135e <HAL_DMA_Abort_IT>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d011      	beq.n	80028a0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002886:	4610      	mov	r0, r2
 8002888:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800288a:	e009      	b.n	80028a0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f813 	bl	80028b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002892:	e005      	b.n	80028a0 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 f80f 	bl	80028b8 <I2C_TreatErrorCallback>
  }
}
 800289a:	e002      	b.n	80028a2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800289c:	bf00      	nop
 800289e:	e000      	b.n	80028a2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80028a0:	bf00      	nop
}
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	ffff0000 	.word	0xffff0000
 80028b0:	08001fb7 	.word	0x08001fb7
 80028b4:	0800294f 	.word	0x0800294f

080028b8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b60      	cmp	r3, #96	@ 0x60
 80028ca:	d10e      	bne.n	80028ea <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2220      	movs	r2, #32
 80028d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7ff fb5d 	bl	8001fa2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80028e8:	e009      	b.n	80028fe <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff fb48 	bl	8001f8e <HAL_I2C_ErrorCallback>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b02      	cmp	r3, #2
 800291a:	d103      	bne.n	8002924 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2200      	movs	r2, #0
 8002922:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b01      	cmp	r3, #1
 8002930:	d007      	beq.n	8002942 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	699a      	ldr	r2, [r3, #24]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f042 0201 	orr.w	r2, r2, #1
 8002940:	619a      	str	r2, [r3, #24]
  }
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002968:	2200      	movs	r2, #0
 800296a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	2200      	movs	r2, #0
 800297a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	f7ff ff9b 	bl	80028b8 <I2C_TreatErrorCallback>
}
 8002982:	bf00      	nop
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800298a:	b580      	push	{r7, lr}
 800298c:	b084      	sub	sp, #16
 800298e:	af00      	add	r7, sp, #0
 8002990:	60f8      	str	r0, [r7, #12]
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	603b      	str	r3, [r7, #0]
 8002996:	4613      	mov	r3, r2
 8002998:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800299a:	e03b      	b.n	8002a14 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	6839      	ldr	r1, [r7, #0]
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 f961 	bl	8002c68 <I2C_IsErrorOccurred>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e041      	b.n	8002a34 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029b6:	d02d      	beq.n	8002a14 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029b8:	f7fe fb90 	bl	80010dc <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d302      	bcc.n	80029ce <I2C_WaitOnFlagUntilTimeout+0x44>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d122      	bne.n	8002a14 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	699a      	ldr	r2, [r3, #24]
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	4013      	ands	r3, r2
 80029d8:	68ba      	ldr	r2, [r7, #8]
 80029da:	429a      	cmp	r2, r3
 80029dc:	bf0c      	ite	eq
 80029de:	2301      	moveq	r3, #1
 80029e0:	2300      	movne	r3, #0
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	461a      	mov	r2, r3
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d113      	bne.n	8002a14 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f0:	f043 0220 	orr.w	r2, r3, #32
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e00f      	b.n	8002a34 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	699a      	ldr	r2, [r3, #24]
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	bf0c      	ite	eq
 8002a24:	2301      	moveq	r3, #1
 8002a26:	2300      	movne	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d0b4      	beq.n	800299c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3710      	adds	r7, #16
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a48:	e033      	b.n	8002ab2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	68b9      	ldr	r1, [r7, #8]
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f000 f90a 	bl	8002c68 <I2C_IsErrorOccurred>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e031      	b.n	8002ac2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a64:	d025      	beq.n	8002ab2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a66:	f7fe fb39 	bl	80010dc <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d302      	bcc.n	8002a7c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d11a      	bne.n	8002ab2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d013      	beq.n	8002ab2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8e:	f043 0220 	orr.w	r2, r3, #32
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e007      	b.n	8002ac2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d1c4      	bne.n	8002a4a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b084      	sub	sp, #16
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ad6:	e02f      	b.n	8002b38 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	68b9      	ldr	r1, [r7, #8]
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	f000 f8c3 	bl	8002c68 <I2C_IsErrorOccurred>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d001      	beq.n	8002aec <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e02d      	b.n	8002b48 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aec:	f7fe faf6 	bl	80010dc <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d302      	bcc.n	8002b02 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d11a      	bne.n	8002b38 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	f003 0320 	and.w	r3, r3, #32
 8002b0c:	2b20      	cmp	r3, #32
 8002b0e:	d013      	beq.n	8002b38 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b14:	f043 0220 	orr.w	r2, r3, #32
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e007      	b.n	8002b48 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	f003 0320 	and.w	r3, r3, #32
 8002b42:	2b20      	cmp	r3, #32
 8002b44:	d1c8      	bne.n	8002ad8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002b60:	e071      	b.n	8002c46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	68b9      	ldr	r1, [r7, #8]
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	f000 f87e 	bl	8002c68 <I2C_IsErrorOccurred>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	f003 0320 	and.w	r3, r3, #32
 8002b80:	2b20      	cmp	r3, #32
 8002b82:	d13b      	bne.n	8002bfc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002b84:	7dfb      	ldrb	r3, [r7, #23]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d138      	bne.n	8002bfc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f003 0304 	and.w	r3, r3, #4
 8002b94:	2b04      	cmp	r3, #4
 8002b96:	d105      	bne.n	8002ba4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	f003 0310 	and.w	r3, r3, #16
 8002bae:	2b10      	cmp	r3, #16
 8002bb0:	d121      	bne.n	8002bf6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2210      	movs	r2, #16
 8002bb8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2204      	movs	r2, #4
 8002bbe:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2220      	movs	r2, #32
 8002bc6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6859      	ldr	r1, [r3, #4]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	4b24      	ldr	r3, [pc, #144]	@ (8002c64 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002bd4:	400b      	ands	r3, r1
 8002bd6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	75fb      	strb	r3, [r7, #23]
 8002bf4:	e002      	b.n	8002bfc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002bfc:	f7fe fa6e 	bl	80010dc <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d302      	bcc.n	8002c12 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d119      	bne.n	8002c46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002c12:	7dfb      	ldrb	r3, [r7, #23]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d116      	bne.n	8002c46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d00f      	beq.n	8002c46 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2a:	f043 0220 	orr.w	r2, r3, #32
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	f003 0304 	and.w	r3, r3, #4
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	d002      	beq.n	8002c5a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002c54:	7dfb      	ldrb	r3, [r7, #23]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d083      	beq.n	8002b62 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002c5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3718      	adds	r7, #24
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	fe00e800 	.word	0xfe00e800

08002c68 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	@ 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c74:	2300      	movs	r3, #0
 8002c76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c82:	2300      	movs	r3, #0
 8002c84:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	f003 0310 	and.w	r3, r3, #16
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d068      	beq.n	8002d66 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2210      	movs	r2, #16
 8002c9a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c9c:	e049      	b.n	8002d32 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca4:	d045      	beq.n	8002d32 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ca6:	f7fe fa19 	bl	80010dc <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d302      	bcc.n	8002cbc <I2C_IsErrorOccurred+0x54>
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d13a      	bne.n	8002d32 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cde:	d121      	bne.n	8002d24 <I2C_IsErrorOccurred+0xbc>
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ce6:	d01d      	beq.n	8002d24 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002ce8:	7cfb      	ldrb	r3, [r7, #19]
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d01a      	beq.n	8002d24 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cfc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002cfe:	f7fe f9ed 	bl	80010dc <HAL_GetTick>
 8002d02:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d04:	e00e      	b.n	8002d24 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d06:	f7fe f9e9 	bl	80010dc <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b19      	cmp	r3, #25
 8002d12:	d907      	bls.n	8002d24 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	f043 0320 	orr.w	r3, r3, #32
 8002d1a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d22:	e006      	b.n	8002d32 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	f003 0320 	and.w	r3, r3, #32
 8002d2e:	2b20      	cmp	r3, #32
 8002d30:	d1e9      	bne.n	8002d06 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f003 0320 	and.w	r3, r3, #32
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	d003      	beq.n	8002d48 <I2C_IsErrorOccurred+0xe0>
 8002d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0aa      	beq.n	8002c9e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d103      	bne.n	8002d58 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2220      	movs	r2, #32
 8002d56:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d58:	6a3b      	ldr	r3, [r7, #32]
 8002d5a:	f043 0304 	orr.w	r3, r3, #4
 8002d5e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00b      	beq.n	8002d90 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	f043 0301 	orr.w	r3, r3, #1
 8002d7e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00b      	beq.n	8002db2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d9a:	6a3b      	ldr	r3, [r7, #32]
 8002d9c:	f043 0308 	orr.w	r3, r3, #8
 8002da0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002daa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00b      	beq.n	8002dd4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	f043 0302 	orr.w	r3, r3, #2
 8002dc2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dcc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002dd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d01c      	beq.n	8002e16 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f7ff fd92 	bl	8002906 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6859      	ldr	r1, [r3, #4]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	4b0d      	ldr	r3, [pc, #52]	@ (8002e24 <I2C_IsErrorOccurred+0x1bc>)
 8002dee:	400b      	ands	r3, r1
 8002df0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3728      	adds	r7, #40	@ 0x28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	fe00e800 	.word	0xfe00e800

08002e28 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b087      	sub	sp, #28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	607b      	str	r3, [r7, #4]
 8002e32:	460b      	mov	r3, r1
 8002e34:	817b      	strh	r3, [r7, #10]
 8002e36:	4613      	mov	r3, r2
 8002e38:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e3a:	897b      	ldrh	r3, [r7, #10]
 8002e3c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e40:	7a7b      	ldrb	r3, [r7, #9]
 8002e42:	041b      	lsls	r3, r3, #16
 8002e44:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e48:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e56:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	0d5b      	lsrs	r3, r3, #21
 8002e62:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e66:	4b08      	ldr	r3, [pc, #32]	@ (8002e88 <I2C_TransferConfig+0x60>)
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	ea02 0103 	and.w	r1, r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	03ff63ff 	.word	0x03ff63ff

08002e8c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	460b      	mov	r3, r1
 8002e96:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002e9c:	887b      	ldrh	r3, [r7, #2]
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00f      	beq.n	8002ec6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8002eac:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002eba:	2b28      	cmp	r3, #40	@ 0x28
 8002ebc:	d003      	beq.n	8002ec6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002ec4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002ec6:	887b      	ldrh	r3, [r7, #2]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d00f      	beq.n	8002ef0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8002ed6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002ee4:	2b28      	cmp	r3, #40	@ 0x28
 8002ee6:	d003      	beq.n	8002ef0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8002eee:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002ef0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	da03      	bge.n	8002f00 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8002efe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002f00:	887b      	ldrh	r3, [r7, #2]
 8002f02:	2b10      	cmp	r3, #16
 8002f04:	d103      	bne.n	8002f0e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8002f0c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002f0e:	887b      	ldrh	r3, [r7, #2]
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	d103      	bne.n	8002f1c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f043 0320 	orr.w	r3, r3, #32
 8002f1a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002f1c:	887b      	ldrh	r3, [r7, #2]
 8002f1e:	2b40      	cmp	r3, #64	@ 0x40
 8002f20:	d103      	bne.n	8002f2a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f28:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6819      	ldr	r1, [r3, #0]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	43da      	mvns	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	400a      	ands	r2, r1
 8002f3a:	601a      	str	r2, [r3, #0]
}
 8002f3c:	bf00      	nop
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b20      	cmp	r3, #32
 8002f5c:	d138      	bne.n	8002fd0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d101      	bne.n	8002f6c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f68:	2302      	movs	r3, #2
 8002f6a:	e032      	b.n	8002fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2224      	movs	r2, #36	@ 0x24
 8002f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 0201 	bic.w	r2, r2, #1
 8002f8a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f9a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6819      	ldr	r1, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2220      	movs	r2, #32
 8002fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	e000      	b.n	8002fd2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fd0:	2302      	movs	r3, #2
  }
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b085      	sub	sp, #20
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
 8002fe6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	2b20      	cmp	r3, #32
 8002ff2:	d139      	bne.n	8003068 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e033      	b.n	800306a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2224      	movs	r2, #36	@ 0x24
 800300e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f022 0201 	bic.w	r2, r2, #1
 8003020:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003030:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	4313      	orrs	r3, r2
 800303a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003064:	2300      	movs	r3, #0
 8003066:	e000      	b.n	800306a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003068:	2302      	movs	r3, #2
  }
}
 800306a:	4618      	mov	r0, r3
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
	...

08003078 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800307c:	4b04      	ldr	r3, [pc, #16]	@ (8003090 <HAL_PWREx_GetVoltageRange+0x18>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40007000 	.word	0x40007000

08003094 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030a2:	d130      	bne.n	8003106 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80030a4:	4b23      	ldr	r3, [pc, #140]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030b0:	d038      	beq.n	8003124 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80030b2:	4b20      	ldr	r3, [pc, #128]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030ba:	4a1e      	ldr	r2, [pc, #120]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030bc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80030c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003138 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2232      	movs	r2, #50	@ 0x32
 80030c8:	fb02 f303 	mul.w	r3, r2, r3
 80030cc:	4a1b      	ldr	r2, [pc, #108]	@ (800313c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80030ce:	fba2 2303 	umull	r2, r3, r2, r3
 80030d2:	0c9b      	lsrs	r3, r3, #18
 80030d4:	3301      	adds	r3, #1
 80030d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030d8:	e002      	b.n	80030e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	3b01      	subs	r3, #1
 80030de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80030e0:	4b14      	ldr	r3, [pc, #80]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030e2:	695b      	ldr	r3, [r3, #20]
 80030e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ec:	d102      	bne.n	80030f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d1f2      	bne.n	80030da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003100:	d110      	bne.n	8003124 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e00f      	b.n	8003126 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003106:	4b0b      	ldr	r3, [pc, #44]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800310e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003112:	d007      	beq.n	8003124 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003114:	4b07      	ldr	r3, [pc, #28]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800311c:	4a05      	ldr	r2, [pc, #20]	@ (8003134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800311e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003122:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	40007000 	.word	0x40007000
 8003138:	20000004 	.word	0x20000004
 800313c:	431bde83 	.word	0x431bde83

08003140 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d102      	bne.n	8003154 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	f000 bc02 	b.w	8003958 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003154:	4b96      	ldr	r3, [pc, #600]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 030c 	and.w	r3, r3, #12
 800315c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800315e:	4b94      	ldr	r3, [pc, #592]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0310 	and.w	r3, r3, #16
 8003170:	2b00      	cmp	r3, #0
 8003172:	f000 80e4 	beq.w	800333e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <HAL_RCC_OscConfig+0x4c>
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	2b0c      	cmp	r3, #12
 8003180:	f040 808b 	bne.w	800329a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	2b01      	cmp	r3, #1
 8003188:	f040 8087 	bne.w	800329a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800318c:	4b88      	ldr	r3, [pc, #544]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d005      	beq.n	80031a4 <HAL_RCC_OscConfig+0x64>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	699b      	ldr	r3, [r3, #24]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e3d9      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a1a      	ldr	r2, [r3, #32]
 80031a8:	4b81      	ldr	r3, [pc, #516]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d004      	beq.n	80031be <HAL_RCC_OscConfig+0x7e>
 80031b4:	4b7e      	ldr	r3, [pc, #504]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031bc:	e005      	b.n	80031ca <HAL_RCC_OscConfig+0x8a>
 80031be:	4b7c      	ldr	r3, [pc, #496]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80031c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031c4:	091b      	lsrs	r3, r3, #4
 80031c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d223      	bcs.n	8003216 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 fd54 	bl	8003c80 <RCC_SetFlashLatencyFromMSIRange>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e3ba      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031e2:	4b73      	ldr	r3, [pc, #460]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a72      	ldr	r2, [pc, #456]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80031e8:	f043 0308 	orr.w	r3, r3, #8
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b70      	ldr	r3, [pc, #448]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	496d      	ldr	r1, [pc, #436]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003200:	4b6b      	ldr	r3, [pc, #428]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	69db      	ldr	r3, [r3, #28]
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	4968      	ldr	r1, [pc, #416]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003210:	4313      	orrs	r3, r2
 8003212:	604b      	str	r3, [r1, #4]
 8003214:	e025      	b.n	8003262 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003216:	4b66      	ldr	r3, [pc, #408]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a65      	ldr	r2, [pc, #404]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 800321c:	f043 0308 	orr.w	r3, r3, #8
 8003220:	6013      	str	r3, [r2, #0]
 8003222:	4b63      	ldr	r3, [pc, #396]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	4960      	ldr	r1, [pc, #384]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003230:	4313      	orrs	r3, r2
 8003232:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003234:	4b5e      	ldr	r3, [pc, #376]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	021b      	lsls	r3, r3, #8
 8003242:	495b      	ldr	r1, [pc, #364]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003244:	4313      	orrs	r3, r2
 8003246:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d109      	bne.n	8003262 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fd14 	bl	8003c80 <RCC_SetFlashLatencyFromMSIRange>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e37a      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003262:	f000 fc81 	bl	8003b68 <HAL_RCC_GetSysClockFreq>
 8003266:	4602      	mov	r2, r0
 8003268:	4b51      	ldr	r3, [pc, #324]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	091b      	lsrs	r3, r3, #4
 800326e:	f003 030f 	and.w	r3, r3, #15
 8003272:	4950      	ldr	r1, [pc, #320]	@ (80033b4 <HAL_RCC_OscConfig+0x274>)
 8003274:	5ccb      	ldrb	r3, [r1, r3]
 8003276:	f003 031f 	and.w	r3, r3, #31
 800327a:	fa22 f303 	lsr.w	r3, r2, r3
 800327e:	4a4e      	ldr	r2, [pc, #312]	@ (80033b8 <HAL_RCC_OscConfig+0x278>)
 8003280:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003282:	4b4e      	ldr	r3, [pc, #312]	@ (80033bc <HAL_RCC_OscConfig+0x27c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4618      	mov	r0, r3
 8003288:	f7fd fed8 	bl	800103c <HAL_InitTick>
 800328c:	4603      	mov	r3, r0
 800328e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003290:	7bfb      	ldrb	r3, [r7, #15]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d052      	beq.n	800333c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	e35e      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d032      	beq.n	8003308 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032a2:	4b43      	ldr	r3, [pc, #268]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a42      	ldr	r2, [pc, #264]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032a8:	f043 0301 	orr.w	r3, r3, #1
 80032ac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032ae:	f7fd ff15 	bl	80010dc <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032b6:	f7fd ff11 	bl	80010dc <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e347      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032c8:	4b39      	ldr	r3, [pc, #228]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032d4:	4b36      	ldr	r3, [pc, #216]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a35      	ldr	r2, [pc, #212]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032da:	f043 0308 	orr.w	r3, r3, #8
 80032de:	6013      	str	r3, [r2, #0]
 80032e0:	4b33      	ldr	r3, [pc, #204]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a1b      	ldr	r3, [r3, #32]
 80032ec:	4930      	ldr	r1, [pc, #192]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80032f2:	4b2f      	ldr	r3, [pc, #188]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	021b      	lsls	r3, r3, #8
 8003300:	492b      	ldr	r1, [pc, #172]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003302:	4313      	orrs	r3, r2
 8003304:	604b      	str	r3, [r1, #4]
 8003306:	e01a      	b.n	800333e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003308:	4b29      	ldr	r3, [pc, #164]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a28      	ldr	r2, [pc, #160]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 800330e:	f023 0301 	bic.w	r3, r3, #1
 8003312:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003314:	f7fd fee2 	bl	80010dc <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800331c:	f7fd fede 	bl	80010dc <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e314      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800332e:	4b20      	ldr	r3, [pc, #128]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f0      	bne.n	800331c <HAL_RCC_OscConfig+0x1dc>
 800333a:	e000      	b.n	800333e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800333c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b00      	cmp	r3, #0
 8003348:	d073      	beq.n	8003432 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	2b08      	cmp	r3, #8
 800334e:	d005      	beq.n	800335c <HAL_RCC_OscConfig+0x21c>
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2b0c      	cmp	r3, #12
 8003354:	d10e      	bne.n	8003374 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2b03      	cmp	r3, #3
 800335a:	d10b      	bne.n	8003374 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335c:	4b14      	ldr	r3, [pc, #80]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003364:	2b00      	cmp	r3, #0
 8003366:	d063      	beq.n	8003430 <HAL_RCC_OscConfig+0x2f0>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d15f      	bne.n	8003430 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	e2f1      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800337c:	d106      	bne.n	800338c <HAL_RCC_OscConfig+0x24c>
 800337e:	4b0c      	ldr	r3, [pc, #48]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a0b      	ldr	r2, [pc, #44]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	e025      	b.n	80033d8 <HAL_RCC_OscConfig+0x298>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003394:	d114      	bne.n	80033c0 <HAL_RCC_OscConfig+0x280>
 8003396:	4b06      	ldr	r3, [pc, #24]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a05      	ldr	r2, [pc, #20]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 800339c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033a0:	6013      	str	r3, [r2, #0]
 80033a2:	4b03      	ldr	r3, [pc, #12]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a02      	ldr	r2, [pc, #8]	@ (80033b0 <HAL_RCC_OscConfig+0x270>)
 80033a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	e013      	b.n	80033d8 <HAL_RCC_OscConfig+0x298>
 80033b0:	40021000 	.word	0x40021000
 80033b4:	08004428 	.word	0x08004428
 80033b8:	20000004 	.word	0x20000004
 80033bc:	20000008 	.word	0x20000008
 80033c0:	4ba0      	ldr	r3, [pc, #640]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a9f      	ldr	r2, [pc, #636]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80033c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033ca:	6013      	str	r3, [r2, #0]
 80033cc:	4b9d      	ldr	r3, [pc, #628]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a9c      	ldr	r2, [pc, #624]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80033d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d013      	beq.n	8003408 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e0:	f7fd fe7c 	bl	80010dc <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033e8:	f7fd fe78 	bl	80010dc <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b64      	cmp	r3, #100	@ 0x64
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e2ae      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033fa:	4b92      	ldr	r3, [pc, #584]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0f0      	beq.n	80033e8 <HAL_RCC_OscConfig+0x2a8>
 8003406:	e014      	b.n	8003432 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003408:	f7fd fe68 	bl	80010dc <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003410:	f7fd fe64 	bl	80010dc <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b64      	cmp	r3, #100	@ 0x64
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e29a      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003422:	4b88      	ldr	r3, [pc, #544]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f0      	bne.n	8003410 <HAL_RCC_OscConfig+0x2d0>
 800342e:	e000      	b.n	8003432 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003430:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d060      	beq.n	8003500 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	2b04      	cmp	r3, #4
 8003442:	d005      	beq.n	8003450 <HAL_RCC_OscConfig+0x310>
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	2b0c      	cmp	r3, #12
 8003448:	d119      	bne.n	800347e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	2b02      	cmp	r3, #2
 800344e:	d116      	bne.n	800347e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003450:	4b7c      	ldr	r3, [pc, #496]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_RCC_OscConfig+0x328>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e277      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003468:	4b76      	ldr	r3, [pc, #472]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	691b      	ldr	r3, [r3, #16]
 8003474:	061b      	lsls	r3, r3, #24
 8003476:	4973      	ldr	r1, [pc, #460]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003478:	4313      	orrs	r3, r2
 800347a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800347c:	e040      	b.n	8003500 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d023      	beq.n	80034ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003486:	4b6f      	ldr	r3, [pc, #444]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a6e      	ldr	r2, [pc, #440]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 800348c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003492:	f7fd fe23 	bl	80010dc <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349a:	f7fd fe1f 	bl	80010dc <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e255      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034ac:	4b65      	ldr	r3, [pc, #404]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b8:	4b62      	ldr	r3, [pc, #392]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	691b      	ldr	r3, [r3, #16]
 80034c4:	061b      	lsls	r3, r3, #24
 80034c6:	495f      	ldr	r1, [pc, #380]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	604b      	str	r3, [r1, #4]
 80034cc:	e018      	b.n	8003500 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034ce:	4b5d      	ldr	r3, [pc, #372]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a5c      	ldr	r2, [pc, #368]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80034d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034da:	f7fd fdff 	bl	80010dc <HAL_GetTick>
 80034de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034e0:	e008      	b.n	80034f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e2:	f7fd fdfb 	bl	80010dc <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e231      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80034f4:	4b53      	ldr	r3, [pc, #332]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d1f0      	bne.n	80034e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	2b00      	cmp	r3, #0
 800350a:	d03c      	beq.n	8003586 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d01c      	beq.n	800354e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003514:	4b4b      	ldr	r3, [pc, #300]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003516:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800351a:	4a4a      	ldr	r2, [pc, #296]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 800351c:	f043 0301 	orr.w	r3, r3, #1
 8003520:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003524:	f7fd fdda 	bl	80010dc <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800352c:	f7fd fdd6 	bl	80010dc <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e20c      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800353e:	4b41      	ldr	r3, [pc, #260]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003540:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0ef      	beq.n	800352c <HAL_RCC_OscConfig+0x3ec>
 800354c:	e01b      	b.n	8003586 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800354e:	4b3d      	ldr	r3, [pc, #244]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003550:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003554:	4a3b      	ldr	r2, [pc, #236]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003556:	f023 0301 	bic.w	r3, r3, #1
 800355a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800355e:	f7fd fdbd 	bl	80010dc <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003566:	f7fd fdb9 	bl	80010dc <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e1ef      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003578:	4b32      	ldr	r3, [pc, #200]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 800357a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1ef      	bne.n	8003566 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0304 	and.w	r3, r3, #4
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 80a6 	beq.w	80036e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003594:	2300      	movs	r3, #0
 8003596:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003598:	4b2a      	ldr	r3, [pc, #168]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 800359a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d10d      	bne.n	80035c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035a4:	4b27      	ldr	r3, [pc, #156]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80035a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a8:	4a26      	ldr	r2, [pc, #152]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80035aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80035b0:	4b24      	ldr	r3, [pc, #144]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 80035b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b8:	60bb      	str	r3, [r7, #8]
 80035ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035bc:	2301      	movs	r3, #1
 80035be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035c0:	4b21      	ldr	r3, [pc, #132]	@ (8003648 <HAL_RCC_OscConfig+0x508>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d118      	bne.n	80035fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035cc:	4b1e      	ldr	r3, [pc, #120]	@ (8003648 <HAL_RCC_OscConfig+0x508>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003648 <HAL_RCC_OscConfig+0x508>)
 80035d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035d8:	f7fd fd80 	bl	80010dc <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035e0:	f7fd fd7c 	bl	80010dc <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e1b2      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035f2:	4b15      	ldr	r3, [pc, #84]	@ (8003648 <HAL_RCC_OscConfig+0x508>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d0f0      	beq.n	80035e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d108      	bne.n	8003618 <HAL_RCC_OscConfig+0x4d8>
 8003606:	4b0f      	ldr	r3, [pc, #60]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360c:	4a0d      	ldr	r2, [pc, #52]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 800360e:	f043 0301 	orr.w	r3, r3, #1
 8003612:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003616:	e029      	b.n	800366c <HAL_RCC_OscConfig+0x52c>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	2b05      	cmp	r3, #5
 800361e:	d115      	bne.n	800364c <HAL_RCC_OscConfig+0x50c>
 8003620:	4b08      	ldr	r3, [pc, #32]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003626:	4a07      	ldr	r2, [pc, #28]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003628:	f043 0304 	orr.w	r3, r3, #4
 800362c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003630:	4b04      	ldr	r3, [pc, #16]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003636:	4a03      	ldr	r2, [pc, #12]	@ (8003644 <HAL_RCC_OscConfig+0x504>)
 8003638:	f043 0301 	orr.w	r3, r3, #1
 800363c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003640:	e014      	b.n	800366c <HAL_RCC_OscConfig+0x52c>
 8003642:	bf00      	nop
 8003644:	40021000 	.word	0x40021000
 8003648:	40007000 	.word	0x40007000
 800364c:	4b9a      	ldr	r3, [pc, #616]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003652:	4a99      	ldr	r2, [pc, #612]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003654:	f023 0301 	bic.w	r3, r3, #1
 8003658:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800365c:	4b96      	ldr	r3, [pc, #600]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 800365e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003662:	4a95      	ldr	r2, [pc, #596]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003664:	f023 0304 	bic.w	r3, r3, #4
 8003668:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d016      	beq.n	80036a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003674:	f7fd fd32 	bl	80010dc <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800367a:	e00a      	b.n	8003692 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800367c:	f7fd fd2e 	bl	80010dc <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	f241 3288 	movw	r2, #5000	@ 0x1388
 800368a:	4293      	cmp	r3, r2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e162      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003692:	4b89      	ldr	r3, [pc, #548]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d0ed      	beq.n	800367c <HAL_RCC_OscConfig+0x53c>
 80036a0:	e015      	b.n	80036ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a2:	f7fd fd1b 	bl	80010dc <HAL_GetTick>
 80036a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036a8:	e00a      	b.n	80036c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036aa:	f7fd fd17 	bl	80010dc <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d901      	bls.n	80036c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e14b      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036c0:	4b7d      	ldr	r3, [pc, #500]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 80036c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1ed      	bne.n	80036aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036ce:	7ffb      	ldrb	r3, [r7, #31]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d105      	bne.n	80036e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036d4:	4b78      	ldr	r3, [pc, #480]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 80036d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d8:	4a77      	ldr	r2, [pc, #476]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 80036da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036de:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0320 	and.w	r3, r3, #32
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d03c      	beq.n	8003766 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d01c      	beq.n	800372e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80036f4:	4b70      	ldr	r3, [pc, #448]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 80036f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036fa:	4a6f      	ldr	r2, [pc, #444]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003704:	f7fd fcea 	bl	80010dc <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800370c:	f7fd fce6 	bl	80010dc <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e11c      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800371e:	4b66      	ldr	r3, [pc, #408]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003720:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0ef      	beq.n	800370c <HAL_RCC_OscConfig+0x5cc>
 800372c:	e01b      	b.n	8003766 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800372e:	4b62      	ldr	r3, [pc, #392]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003730:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003734:	4a60      	ldr	r2, [pc, #384]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800373e:	f7fd fccd 	bl	80010dc <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003746:	f7fd fcc9 	bl	80010dc <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e0ff      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003758:	4b57      	ldr	r3, [pc, #348]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 800375a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1ef      	bne.n	8003746 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376a:	2b00      	cmp	r3, #0
 800376c:	f000 80f3 	beq.w	8003956 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003774:	2b02      	cmp	r3, #2
 8003776:	f040 80c9 	bne.w	800390c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800377a:	4b4f      	ldr	r3, [pc, #316]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	f003 0203 	and.w	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800378a:	429a      	cmp	r2, r3
 800378c:	d12c      	bne.n	80037e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003798:	3b01      	subs	r3, #1
 800379a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800379c:	429a      	cmp	r2, r3
 800379e:	d123      	bne.n	80037e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037aa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d11b      	bne.n	80037e8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ba:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037bc:	429a      	cmp	r2, r3
 80037be:	d113      	bne.n	80037e8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ca:	085b      	lsrs	r3, r3, #1
 80037cc:	3b01      	subs	r3, #1
 80037ce:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d109      	bne.n	80037e8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	085b      	lsrs	r3, r3, #1
 80037e0:	3b01      	subs	r3, #1
 80037e2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d06b      	beq.n	80038c0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	2b0c      	cmp	r3, #12
 80037ec:	d062      	beq.n	80038b4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80037ee:	4b32      	ldr	r3, [pc, #200]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e0ac      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80037fe:	4b2e      	ldr	r3, [pc, #184]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a2d      	ldr	r2, [pc, #180]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003804:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003808:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800380a:	f7fd fc67 	bl	80010dc <HAL_GetTick>
 800380e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003812:	f7fd fc63 	bl	80010dc <HAL_GetTick>
 8003816:	4602      	mov	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b02      	cmp	r3, #2
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e099      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003824:	4b24      	ldr	r3, [pc, #144]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1f0      	bne.n	8003812 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003830:	4b21      	ldr	r3, [pc, #132]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003832:	68da      	ldr	r2, [r3, #12]
 8003834:	4b21      	ldr	r3, [pc, #132]	@ (80038bc <HAL_RCC_OscConfig+0x77c>)
 8003836:	4013      	ands	r3, r2
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003840:	3a01      	subs	r2, #1
 8003842:	0112      	lsls	r2, r2, #4
 8003844:	4311      	orrs	r1, r2
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800384a:	0212      	lsls	r2, r2, #8
 800384c:	4311      	orrs	r1, r2
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003852:	0852      	lsrs	r2, r2, #1
 8003854:	3a01      	subs	r2, #1
 8003856:	0552      	lsls	r2, r2, #21
 8003858:	4311      	orrs	r1, r2
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800385e:	0852      	lsrs	r2, r2, #1
 8003860:	3a01      	subs	r2, #1
 8003862:	0652      	lsls	r2, r2, #25
 8003864:	4311      	orrs	r1, r2
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800386a:	06d2      	lsls	r2, r2, #27
 800386c:	430a      	orrs	r2, r1
 800386e:	4912      	ldr	r1, [pc, #72]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003870:	4313      	orrs	r3, r2
 8003872:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a0f      	ldr	r2, [pc, #60]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 800387a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800387e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003880:	4b0d      	ldr	r3, [pc, #52]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	4a0c      	ldr	r2, [pc, #48]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 8003886:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800388a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800388c:	f7fd fc26 	bl	80010dc <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003894:	f7fd fc22 	bl	80010dc <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e058      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038a6:	4b04      	ldr	r3, [pc, #16]	@ (80038b8 <HAL_RCC_OscConfig+0x778>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0f0      	beq.n	8003894 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038b2:	e050      	b.n	8003956 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e04f      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
 80038b8:	40021000 	.word	0x40021000
 80038bc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038c0:	4b27      	ldr	r3, [pc, #156]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d144      	bne.n	8003956 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80038cc:	4b24      	ldr	r3, [pc, #144]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a23      	ldr	r2, [pc, #140]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 80038d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038d8:	4b21      	ldr	r3, [pc, #132]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	4a20      	ldr	r2, [pc, #128]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 80038de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038e4:	f7fd fbfa 	bl	80010dc <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ec:	f7fd fbf6 	bl	80010dc <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e02c      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038fe:	4b18      	ldr	r3, [pc, #96]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0x7ac>
 800390a:	e024      	b.n	8003956 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	2b0c      	cmp	r3, #12
 8003910:	d01f      	beq.n	8003952 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003912:	4b13      	ldr	r3, [pc, #76]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a12      	ldr	r2, [pc, #72]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 8003918:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800391c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391e:	f7fd fbdd 	bl	80010dc <HAL_GetTick>
 8003922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003924:	e008      	b.n	8003938 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003926:	f7fd fbd9 	bl	80010dc <HAL_GetTick>
 800392a:	4602      	mov	r2, r0
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	1ad3      	subs	r3, r2, r3
 8003930:	2b02      	cmp	r3, #2
 8003932:	d901      	bls.n	8003938 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e00f      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003938:	4b09      	ldr	r3, [pc, #36]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d1f0      	bne.n	8003926 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003944:	4b06      	ldr	r3, [pc, #24]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 8003946:	68da      	ldr	r2, [r3, #12]
 8003948:	4905      	ldr	r1, [pc, #20]	@ (8003960 <HAL_RCC_OscConfig+0x820>)
 800394a:	4b06      	ldr	r3, [pc, #24]	@ (8003964 <HAL_RCC_OscConfig+0x824>)
 800394c:	4013      	ands	r3, r2
 800394e:	60cb      	str	r3, [r1, #12]
 8003950:	e001      	b.n	8003956 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e000      	b.n	8003958 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3720      	adds	r7, #32
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40021000 	.word	0x40021000
 8003964:	feeefffc 	.word	0xfeeefffc

08003968 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b084      	sub	sp, #16
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e0e7      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800397c:	4b75      	ldr	r3, [pc, #468]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d910      	bls.n	80039ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398a:	4b72      	ldr	r3, [pc, #456]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 0207 	bic.w	r2, r3, #7
 8003992:	4970      	ldr	r1, [pc, #448]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	4313      	orrs	r3, r2
 8003998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800399a:	4b6e      	ldr	r3, [pc, #440]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d001      	beq.n	80039ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e0cf      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d010      	beq.n	80039da <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	4b66      	ldr	r3, [pc, #408]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d908      	bls.n	80039da <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c8:	4b63      	ldr	r3, [pc, #396]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	4960      	ldr	r1, [pc, #384]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d04c      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d107      	bne.n	80039fe <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ee:	4b5a      	ldr	r3, [pc, #360]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d121      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e0a6      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d107      	bne.n	8003a16 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a06:	4b54      	ldr	r3, [pc, #336]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d115      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e09a      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d107      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d109      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e08e      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a2e:	4b4a      	ldr	r3, [pc, #296]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e086      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003a3e:	4b46      	ldr	r3, [pc, #280]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f023 0203 	bic.w	r2, r3, #3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	4943      	ldr	r1, [pc, #268]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a50:	f7fd fb44 	bl	80010dc <HAL_GetTick>
 8003a54:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a56:	e00a      	b.n	8003a6e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a58:	f7fd fb40 	bl	80010dc <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e06e      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a6e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 020c 	and.w	r2, r3, #12
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d1eb      	bne.n	8003a58 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d010      	beq.n	8003aae <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	4b31      	ldr	r3, [pc, #196]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d208      	bcs.n	8003aae <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a9c:	4b2e      	ldr	r3, [pc, #184]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	492b      	ldr	r1, [pc, #172]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003aae:	4b29      	ldr	r3, [pc, #164]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d210      	bcs.n	8003ade <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003abc:	4b25      	ldr	r3, [pc, #148]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f023 0207 	bic.w	r2, r3, #7
 8003ac4:	4923      	ldr	r1, [pc, #140]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003acc:	4b21      	ldr	r3, [pc, #132]	@ (8003b54 <HAL_RCC_ClockConfig+0x1ec>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d001      	beq.n	8003ade <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e036      	b.n	8003b4c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d008      	beq.n	8003afc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aea:	4b1b      	ldr	r3, [pc, #108]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	4918      	ldr	r1, [pc, #96]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0308 	and.w	r3, r3, #8
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d009      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b08:	4b13      	ldr	r3, [pc, #76]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	00db      	lsls	r3, r3, #3
 8003b16:	4910      	ldr	r1, [pc, #64]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b1c:	f000 f824 	bl	8003b68 <HAL_RCC_GetSysClockFreq>
 8003b20:	4602      	mov	r2, r0
 8003b22:	4b0d      	ldr	r3, [pc, #52]	@ (8003b58 <HAL_RCC_ClockConfig+0x1f0>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	091b      	lsrs	r3, r3, #4
 8003b28:	f003 030f 	and.w	r3, r3, #15
 8003b2c:	490b      	ldr	r1, [pc, #44]	@ (8003b5c <HAL_RCC_ClockConfig+0x1f4>)
 8003b2e:	5ccb      	ldrb	r3, [r1, r3]
 8003b30:	f003 031f 	and.w	r3, r3, #31
 8003b34:	fa22 f303 	lsr.w	r3, r2, r3
 8003b38:	4a09      	ldr	r2, [pc, #36]	@ (8003b60 <HAL_RCC_ClockConfig+0x1f8>)
 8003b3a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003b3c:	4b09      	ldr	r3, [pc, #36]	@ (8003b64 <HAL_RCC_ClockConfig+0x1fc>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fd fa7b 	bl	800103c <HAL_InitTick>
 8003b46:	4603      	mov	r3, r0
 8003b48:	72fb      	strb	r3, [r7, #11]

  return status;
 8003b4a:	7afb      	ldrb	r3, [r7, #11]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3710      	adds	r7, #16
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	40022000 	.word	0x40022000
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	08004428 	.word	0x08004428
 8003b60:	20000004 	.word	0x20000004
 8003b64:	20000008 	.word	0x20000008

08003b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b089      	sub	sp, #36	@ 0x24
 8003b6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	61fb      	str	r3, [r7, #28]
 8003b72:	2300      	movs	r3, #0
 8003b74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b76:	4b3e      	ldr	r3, [pc, #248]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
 8003b7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b80:	4b3b      	ldr	r3, [pc, #236]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d005      	beq.n	8003b9c <HAL_RCC_GetSysClockFreq+0x34>
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	2b0c      	cmp	r3, #12
 8003b94:	d121      	bne.n	8003bda <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d11e      	bne.n	8003bda <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003b9c:	4b34      	ldr	r3, [pc, #208]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d107      	bne.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ba8:	4b31      	ldr	r3, [pc, #196]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bae:	0a1b      	lsrs	r3, r3, #8
 8003bb0:	f003 030f 	and.w	r3, r3, #15
 8003bb4:	61fb      	str	r3, [r7, #28]
 8003bb6:	e005      	b.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	091b      	lsrs	r3, r3, #4
 8003bbe:	f003 030f 	and.w	r3, r3, #15
 8003bc2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003bc4:	4a2b      	ldr	r2, [pc, #172]	@ (8003c74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bcc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10d      	bne.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bd8:	e00a      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	2b04      	cmp	r3, #4
 8003bde:	d102      	bne.n	8003be6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003be0:	4b25      	ldr	r3, [pc, #148]	@ (8003c78 <HAL_RCC_GetSysClockFreq+0x110>)
 8003be2:	61bb      	str	r3, [r7, #24]
 8003be4:	e004      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	2b08      	cmp	r3, #8
 8003bea:	d101      	bne.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003bec:	4b23      	ldr	r3, [pc, #140]	@ (8003c7c <HAL_RCC_GetSysClockFreq+0x114>)
 8003bee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	2b0c      	cmp	r3, #12
 8003bf4:	d134      	bne.n	8003c60 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	f003 0303 	and.w	r3, r3, #3
 8003bfe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d003      	beq.n	8003c0e <HAL_RCC_GetSysClockFreq+0xa6>
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b03      	cmp	r3, #3
 8003c0a:	d003      	beq.n	8003c14 <HAL_RCC_GetSysClockFreq+0xac>
 8003c0c:	e005      	b.n	8003c1a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003c78 <HAL_RCC_GetSysClockFreq+0x110>)
 8003c10:	617b      	str	r3, [r7, #20]
      break;
 8003c12:	e005      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003c14:	4b19      	ldr	r3, [pc, #100]	@ (8003c7c <HAL_RCC_GetSysClockFreq+0x114>)
 8003c16:	617b      	str	r3, [r7, #20]
      break;
 8003c18:	e002      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	617b      	str	r3, [r7, #20]
      break;
 8003c1e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c20:	4b13      	ldr	r3, [pc, #76]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	f003 0307 	and.w	r3, r3, #7
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003c2e:	4b10      	ldr	r3, [pc, #64]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	0a1b      	lsrs	r3, r3, #8
 8003c34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c38:	697a      	ldr	r2, [r7, #20]
 8003c3a:	fb03 f202 	mul.w	r2, r3, r2
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c44:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003c46:	4b0a      	ldr	r3, [pc, #40]	@ (8003c70 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	0e5b      	lsrs	r3, r3, #25
 8003c4c:	f003 0303 	and.w	r3, r3, #3
 8003c50:	3301      	adds	r3, #1
 8003c52:	005b      	lsls	r3, r3, #1
 8003c54:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003c60:	69bb      	ldr	r3, [r7, #24]
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3724      	adds	r7, #36	@ 0x24
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	40021000 	.word	0x40021000
 8003c74:	08004438 	.word	0x08004438
 8003c78:	00f42400 	.word	0x00f42400
 8003c7c:	007a1200 	.word	0x007a1200

08003c80 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b086      	sub	sp, #24
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c88:	2300      	movs	r3, #0
 8003c8a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8003d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c98:	f7ff f9ee 	bl	8003078 <HAL_PWREx_GetVoltageRange>
 8003c9c:	6178      	str	r0, [r7, #20]
 8003c9e:	e014      	b.n	8003cca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ca0:	4b25      	ldr	r3, [pc, #148]	@ (8003d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca4:	4a24      	ldr	r2, [pc, #144]	@ (8003d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003caa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cac:	4b22      	ldr	r3, [pc, #136]	@ (8003d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003cb8:	f7ff f9de 	bl	8003078 <HAL_PWREx_GetVoltageRange>
 8003cbc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003cc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cc8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cd0:	d10b      	bne.n	8003cea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b80      	cmp	r3, #128	@ 0x80
 8003cd6:	d919      	bls.n	8003d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2ba0      	cmp	r3, #160	@ 0xa0
 8003cdc:	d902      	bls.n	8003ce4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cde:	2302      	movs	r3, #2
 8003ce0:	613b      	str	r3, [r7, #16]
 8003ce2:	e013      	b.n	8003d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	613b      	str	r3, [r7, #16]
 8003ce8:	e010      	b.n	8003d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b80      	cmp	r3, #128	@ 0x80
 8003cee:	d902      	bls.n	8003cf6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	613b      	str	r3, [r7, #16]
 8003cf4:	e00a      	b.n	8003d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b80      	cmp	r3, #128	@ 0x80
 8003cfa:	d102      	bne.n	8003d02 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cfc:	2302      	movs	r3, #2
 8003cfe:	613b      	str	r3, [r7, #16]
 8003d00:	e004      	b.n	8003d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b70      	cmp	r3, #112	@ 0x70
 8003d06:	d101      	bne.n	8003d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003d08:	2301      	movs	r3, #1
 8003d0a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f023 0207 	bic.w	r2, r3, #7
 8003d14:	4909      	ldr	r1, [pc, #36]	@ (8003d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003d1c:	4b07      	ldr	r3, [pc, #28]	@ (8003d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0307 	and.w	r3, r3, #7
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d001      	beq.n	8003d2e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e000      	b.n	8003d30 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3718      	adds	r7, #24
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40021000 	.word	0x40021000
 8003d3c:	40022000 	.word	0x40022000

08003d40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d48:	2300      	movs	r3, #0
 8003d4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d031      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d60:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d64:	d01a      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003d66:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d6a:	d814      	bhi.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d009      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d74:	d10f      	bne.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003d76:	4b5d      	ldr	r3, [pc, #372]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	4a5c      	ldr	r2, [pc, #368]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d80:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d82:	e00c      	b.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3304      	adds	r3, #4
 8003d88:	2100      	movs	r1, #0
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 fa22 	bl	80041d4 <RCCEx_PLLSAI1_Config>
 8003d90:	4603      	mov	r3, r0
 8003d92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d94:	e003      	b.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	74fb      	strb	r3, [r7, #19]
      break;
 8003d9a:	e000      	b.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003d9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d9e:	7cfb      	ldrb	r3, [r7, #19]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10b      	bne.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003da4:	4b51      	ldr	r3, [pc, #324]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003daa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	494e      	ldr	r1, [pc, #312]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003dba:	e001      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dbc:	7cfb      	ldrb	r3, [r7, #19]
 8003dbe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f000 809e 	beq.w	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003dd2:	4b46      	ldr	r3, [pc, #280]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003de2:	2300      	movs	r3, #0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00d      	beq.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de8:	4b40      	ldr	r3, [pc, #256]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dec:	4a3f      	ldr	r2, [pc, #252]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003dee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003df2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003df4:	4b3d      	ldr	r3, [pc, #244]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e00:	2301      	movs	r3, #1
 8003e02:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e04:	4b3a      	ldr	r3, [pc, #232]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a39      	ldr	r2, [pc, #228]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003e0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e10:	f7fd f964 	bl	80010dc <HAL_GetTick>
 8003e14:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e16:	e009      	b.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e18:	f7fd f960 	bl	80010dc <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d902      	bls.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	74fb      	strb	r3, [r7, #19]
        break;
 8003e2a:	e005      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e2c:	4b30      	ldr	r3, [pc, #192]	@ (8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d0ef      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003e38:	7cfb      	ldrb	r3, [r7, #19]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d15a      	bne.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e3e:	4b2b      	ldr	r3, [pc, #172]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e48:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d01e      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d019      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e5a:	4b24      	ldr	r3, [pc, #144]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e64:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e66:	4b21      	ldr	r3, [pc, #132]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e6c:	4a1f      	ldr	r2, [pc, #124]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e76:	4b1d      	ldr	r3, [pc, #116]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e7c:	4a1b      	ldr	r2, [pc, #108]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e86:	4a19      	ldr	r2, [pc, #100]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d016      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e98:	f7fd f920 	bl	80010dc <HAL_GetTick>
 8003e9c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e9e:	e00b      	b.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea0:	f7fd f91c 	bl	80010dc <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d902      	bls.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	74fb      	strb	r3, [r7, #19]
            break;
 8003eb6:	e006      	b.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0ec      	beq.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003ec6:	7cfb      	ldrb	r3, [r7, #19]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d10b      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ecc:	4b07      	ldr	r3, [pc, #28]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eda:	4904      	ldr	r1, [pc, #16]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003edc:	4313      	orrs	r3, r2
 8003ede:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003ee2:	e009      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ee4:	7cfb      	ldrb	r3, [r7, #19]
 8003ee6:	74bb      	strb	r3, [r7, #18]
 8003ee8:	e006      	b.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003eea:	bf00      	nop
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef4:	7cfb      	ldrb	r3, [r7, #19]
 8003ef6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ef8:	7c7b      	ldrb	r3, [r7, #17]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d105      	bne.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003efe:	4b8d      	ldr	r3, [pc, #564]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f02:	4a8c      	ldr	r2, [pc, #560]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f08:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00a      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f16:	4b87      	ldr	r3, [pc, #540]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1c:	f023 0203 	bic.w	r2, r3, #3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	4983      	ldr	r1, [pc, #524]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00a      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f38:	4b7e      	ldr	r3, [pc, #504]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3e:	f023 020c 	bic.w	r2, r3, #12
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	497b      	ldr	r1, [pc, #492]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0304 	and.w	r3, r3, #4
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00a      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f5a:	4b76      	ldr	r3, [pc, #472]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f60:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f68:	4972      	ldr	r1, [pc, #456]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0320 	and.w	r3, r3, #32
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f7c:	4b6d      	ldr	r3, [pc, #436]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8a:	496a      	ldr	r1, [pc, #424]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f9e:	4b65      	ldr	r3, [pc, #404]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fac:	4961      	ldr	r1, [pc, #388]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fc0:	4b5c      	ldr	r3, [pc, #368]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fce:	4959      	ldr	r1, [pc, #356]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fe2:	4b54      	ldr	r3, [pc, #336]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff0:	4950      	ldr	r1, [pc, #320]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004004:	4b4b      	ldr	r3, [pc, #300]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004012:	4948      	ldr	r1, [pc, #288]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004026:	4b43      	ldr	r3, [pc, #268]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	493f      	ldr	r1, [pc, #252]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d028      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004048:	4b3a      	ldr	r3, [pc, #232]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004056:	4937      	ldr	r1, [pc, #220]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004062:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004066:	d106      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004068:	4b32      	ldr	r3, [pc, #200]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4a31      	ldr	r2, [pc, #196]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800406e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004072:	60d3      	str	r3, [r2, #12]
 8004074:	e011      	b.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800407a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800407e:	d10c      	bne.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	3304      	adds	r3, #4
 8004084:	2101      	movs	r1, #1
 8004086:	4618      	mov	r0, r3
 8004088:	f000 f8a4 	bl	80041d4 <RCCEx_PLLSAI1_Config>
 800408c:	4603      	mov	r3, r0
 800408e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004090:	7cfb      	ldrb	r3, [r7, #19]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004096:	7cfb      	ldrb	r3, [r7, #19]
 8004098:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d028      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80040a6:	4b23      	ldr	r3, [pc, #140]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040b4:	491f      	ldr	r1, [pc, #124]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040c4:	d106      	bne.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	4a1a      	ldr	r2, [pc, #104]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80040cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040d0:	60d3      	str	r3, [r2, #12]
 80040d2:	e011      	b.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3304      	adds	r3, #4
 80040e2:	2101      	movs	r1, #1
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 f875 	bl	80041d4 <RCCEx_PLLSAI1_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040ee:	7cfb      	ldrb	r3, [r7, #19]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80040f4:	7cfb      	ldrb	r3, [r7, #19]
 80040f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d02b      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004104:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800410a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004112:	4908      	ldr	r1, [pc, #32]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004114:	4313      	orrs	r3, r2
 8004116:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800411e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004122:	d109      	bne.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	4a02      	ldr	r2, [pc, #8]	@ (8004134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800412a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800412e:	60d3      	str	r3, [r2, #12]
 8004130:	e014      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004132:	bf00      	nop
 8004134:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004140:	d10c      	bne.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	3304      	adds	r3, #4
 8004146:	2101      	movs	r1, #1
 8004148:	4618      	mov	r0, r3
 800414a:	f000 f843 	bl	80041d4 <RCCEx_PLLSAI1_Config>
 800414e:	4603      	mov	r3, r0
 8004150:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004152:	7cfb      	ldrb	r3, [r7, #19]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004158:	7cfb      	ldrb	r3, [r7, #19]
 800415a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d01c      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004168:	4b19      	ldr	r3, [pc, #100]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004176:	4916      	ldr	r1, [pc, #88]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004182:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004186:	d10c      	bne.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	3304      	adds	r3, #4
 800418c:	2102      	movs	r1, #2
 800418e:	4618      	mov	r0, r3
 8004190:	f000 f820 	bl	80041d4 <RCCEx_PLLSAI1_Config>
 8004194:	4603      	mov	r3, r0
 8004196:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004198:	7cfb      	ldrb	r3, [r7, #19]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 800419e:	7cfb      	ldrb	r3, [r7, #19]
 80041a0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00a      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041ae:	4b08      	ldr	r3, [pc, #32]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041b4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041bc:	4904      	ldr	r1, [pc, #16]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80041c4:	7cbb      	ldrb	r3, [r7, #18]
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	40021000 	.word	0x40021000

080041d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041de:	2300      	movs	r3, #0
 80041e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80041e2:	4b74      	ldr	r3, [pc, #464]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	f003 0303 	and.w	r3, r3, #3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d018      	beq.n	8004220 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80041ee:	4b71      	ldr	r3, [pc, #452]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f003 0203 	and.w	r2, r3, #3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d10d      	bne.n	800421a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
       ||
 8004202:	2b00      	cmp	r3, #0
 8004204:	d009      	beq.n	800421a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004206:	4b6b      	ldr	r3, [pc, #428]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	091b      	lsrs	r3, r3, #4
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	1c5a      	adds	r2, r3, #1
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
       ||
 8004216:	429a      	cmp	r2, r3
 8004218:	d047      	beq.n	80042aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	73fb      	strb	r3, [r7, #15]
 800421e:	e044      	b.n	80042aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2b03      	cmp	r3, #3
 8004226:	d018      	beq.n	800425a <RCCEx_PLLSAI1_Config+0x86>
 8004228:	2b03      	cmp	r3, #3
 800422a:	d825      	bhi.n	8004278 <RCCEx_PLLSAI1_Config+0xa4>
 800422c:	2b01      	cmp	r3, #1
 800422e:	d002      	beq.n	8004236 <RCCEx_PLLSAI1_Config+0x62>
 8004230:	2b02      	cmp	r3, #2
 8004232:	d009      	beq.n	8004248 <RCCEx_PLLSAI1_Config+0x74>
 8004234:	e020      	b.n	8004278 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004236:	4b5f      	ldr	r3, [pc, #380]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d11d      	bne.n	800427e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004246:	e01a      	b.n	800427e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004248:	4b5a      	ldr	r3, [pc, #360]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004250:	2b00      	cmp	r3, #0
 8004252:	d116      	bne.n	8004282 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004258:	e013      	b.n	8004282 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800425a:	4b56      	ldr	r3, [pc, #344]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10f      	bne.n	8004286 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004266:	4b53      	ldr	r3, [pc, #332]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004276:	e006      	b.n	8004286 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	73fb      	strb	r3, [r7, #15]
      break;
 800427c:	e004      	b.n	8004288 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800427e:	bf00      	nop
 8004280:	e002      	b.n	8004288 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004282:	bf00      	nop
 8004284:	e000      	b.n	8004288 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004286:	bf00      	nop
    }

    if(status == HAL_OK)
 8004288:	7bfb      	ldrb	r3, [r7, #15]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10d      	bne.n	80042aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800428e:	4b49      	ldr	r3, [pc, #292]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6819      	ldr	r1, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	3b01      	subs	r3, #1
 80042a0:	011b      	lsls	r3, r3, #4
 80042a2:	430b      	orrs	r3, r1
 80042a4:	4943      	ldr	r1, [pc, #268]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d17c      	bne.n	80043aa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80042b0:	4b40      	ldr	r3, [pc, #256]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a3f      	ldr	r2, [pc, #252]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80042ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042bc:	f7fc ff0e 	bl	80010dc <HAL_GetTick>
 80042c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80042c2:	e009      	b.n	80042d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042c4:	f7fc ff0a 	bl	80010dc <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d902      	bls.n	80042d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	73fb      	strb	r3, [r7, #15]
        break;
 80042d6:	e005      	b.n	80042e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80042d8:	4b36      	ldr	r3, [pc, #216]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1ef      	bne.n	80042c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d15f      	bne.n	80043aa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d110      	bne.n	8004312 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042f0:	4b30      	ldr	r3, [pc, #192]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80042f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	6892      	ldr	r2, [r2, #8]
 8004300:	0211      	lsls	r1, r2, #8
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	68d2      	ldr	r2, [r2, #12]
 8004306:	06d2      	lsls	r2, r2, #27
 8004308:	430a      	orrs	r2, r1
 800430a:	492a      	ldr	r1, [pc, #168]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800430c:	4313      	orrs	r3, r2
 800430e:	610b      	str	r3, [r1, #16]
 8004310:	e027      	b.n	8004362 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b01      	cmp	r3, #1
 8004316:	d112      	bne.n	800433e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004318:	4b26      	ldr	r3, [pc, #152]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004320:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	6892      	ldr	r2, [r2, #8]
 8004328:	0211      	lsls	r1, r2, #8
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	6912      	ldr	r2, [r2, #16]
 800432e:	0852      	lsrs	r2, r2, #1
 8004330:	3a01      	subs	r2, #1
 8004332:	0552      	lsls	r2, r2, #21
 8004334:	430a      	orrs	r2, r1
 8004336:	491f      	ldr	r1, [pc, #124]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004338:	4313      	orrs	r3, r2
 800433a:	610b      	str	r3, [r1, #16]
 800433c:	e011      	b.n	8004362 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800433e:	4b1d      	ldr	r3, [pc, #116]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004346:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	6892      	ldr	r2, [r2, #8]
 800434e:	0211      	lsls	r1, r2, #8
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6952      	ldr	r2, [r2, #20]
 8004354:	0852      	lsrs	r2, r2, #1
 8004356:	3a01      	subs	r2, #1
 8004358:	0652      	lsls	r2, r2, #25
 800435a:	430a      	orrs	r2, r1
 800435c:	4915      	ldr	r1, [pc, #84]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800435e:	4313      	orrs	r3, r2
 8004360:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004362:	4b14      	ldr	r3, [pc, #80]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a13      	ldr	r2, [pc, #76]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004368:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800436c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436e:	f7fc feb5 	bl	80010dc <HAL_GetTick>
 8004372:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004374:	e009      	b.n	800438a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004376:	f7fc feb1 	bl	80010dc <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d902      	bls.n	800438a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	73fb      	strb	r3, [r7, #15]
          break;
 8004388:	e005      	b.n	8004396 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800438a:	4b0a      	ldr	r3, [pc, #40]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d0ef      	beq.n	8004376 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d106      	bne.n	80043aa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800439c:	4b05      	ldr	r3, [pc, #20]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800439e:	691a      	ldr	r2, [r3, #16]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	4903      	ldr	r1, [pc, #12]	@ (80043b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80043a6:	4313      	orrs	r3, r2
 80043a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	40021000 	.word	0x40021000

080043b8 <memset>:
 80043b8:	4402      	add	r2, r0
 80043ba:	4603      	mov	r3, r0
 80043bc:	4293      	cmp	r3, r2
 80043be:	d100      	bne.n	80043c2 <memset+0xa>
 80043c0:	4770      	bx	lr
 80043c2:	f803 1b01 	strb.w	r1, [r3], #1
 80043c6:	e7f9      	b.n	80043bc <memset+0x4>

080043c8 <__libc_init_array>:
 80043c8:	b570      	push	{r4, r5, r6, lr}
 80043ca:	4d0d      	ldr	r5, [pc, #52]	@ (8004400 <__libc_init_array+0x38>)
 80043cc:	4c0d      	ldr	r4, [pc, #52]	@ (8004404 <__libc_init_array+0x3c>)
 80043ce:	1b64      	subs	r4, r4, r5
 80043d0:	10a4      	asrs	r4, r4, #2
 80043d2:	2600      	movs	r6, #0
 80043d4:	42a6      	cmp	r6, r4
 80043d6:	d109      	bne.n	80043ec <__libc_init_array+0x24>
 80043d8:	4d0b      	ldr	r5, [pc, #44]	@ (8004408 <__libc_init_array+0x40>)
 80043da:	4c0c      	ldr	r4, [pc, #48]	@ (800440c <__libc_init_array+0x44>)
 80043dc:	f000 f818 	bl	8004410 <_init>
 80043e0:	1b64      	subs	r4, r4, r5
 80043e2:	10a4      	asrs	r4, r4, #2
 80043e4:	2600      	movs	r6, #0
 80043e6:	42a6      	cmp	r6, r4
 80043e8:	d105      	bne.n	80043f6 <__libc_init_array+0x2e>
 80043ea:	bd70      	pop	{r4, r5, r6, pc}
 80043ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80043f0:	4798      	blx	r3
 80043f2:	3601      	adds	r6, #1
 80043f4:	e7ee      	b.n	80043d4 <__libc_init_array+0xc>
 80043f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80043fa:	4798      	blx	r3
 80043fc:	3601      	adds	r6, #1
 80043fe:	e7f2      	b.n	80043e6 <__libc_init_array+0x1e>
 8004400:	08004468 	.word	0x08004468
 8004404:	08004468 	.word	0x08004468
 8004408:	08004468 	.word	0x08004468
 800440c:	0800446c 	.word	0x0800446c

08004410 <_init>:
 8004410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004412:	bf00      	nop
 8004414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004416:	bc08      	pop	{r3}
 8004418:	469e      	mov	lr, r3
 800441a:	4770      	bx	lr

0800441c <_fini>:
 800441c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800441e:	bf00      	nop
 8004420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004422:	bc08      	pop	{r3}
 8004424:	469e      	mov	lr, r3
 8004426:	4770      	bx	lr
