

================================================================
== Vivado HLS Report for 'be'
================================================================
* Date:           Thu Oct 24 13:28:49 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        os_pfb_prj
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.838|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      81|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     153|    -|
|Register         |        -|      -|     175|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     175|     234|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_121_p2                |     +    |      0|  0|  15|           6|           1|
    |out_data_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |out_data_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |ovflow_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |ovflow_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_115_p2           |   icmp   |      0|  0|  11|           6|           7|
    |out_data_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |out_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ovflow_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |tmp_s_fu_127_p2              |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state1              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4              |    or    |      0|  0|   2|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  81|          34|          26|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  27|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |i_reg_104                 |   9|          2|    6|         12|
    |ifft_out_blk_n            |   9|          2|    1|          2|
    |ifft_status_data_V_blk_n  |   9|          2|    1|          2|
    |out_data_1_data_out       |   9|          2|   64|        128|
    |out_data_1_state          |  15|          3|    2|          6|
    |out_last_V_1_data_out     |   9|          2|    1|          2|
    |out_last_V_1_state        |  15|          3|    2|          6|
    |out_r_TDATA_blk_n         |   9|          2|    1|          2|
    |ovflow_1_data_out         |   9|          2|    8|         16|
    |ovflow_1_state            |  15|          3|    2|          6|
    |ovflow_TDATA_blk_n        |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 153|         32|   91|        191|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   4|   0|    4|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_2_reg_146             |   6|   0|    6|          0|
    |i_reg_104               |   6|   0|    6|          0|
    |out_data_1_payload_A    |  64|   0|   64|          0|
    |out_data_1_payload_B    |  64|   0|   64|          0|
    |out_data_1_sel_rd       |   1|   0|    1|          0|
    |out_data_1_sel_wr       |   1|   0|    1|          0|
    |out_data_1_state        |   2|   0|    2|          0|
    |out_last_V_1_payload_A  |   1|   0|    1|          0|
    |out_last_V_1_payload_B  |   1|   0|    1|          0|
    |out_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_last_V_1_sel_wr     |   1|   0|    1|          0|
    |out_last_V_1_state      |   2|   0|    2|          0|
    |ovflow_1_payload_A      |   8|   0|    8|          0|
    |ovflow_1_payload_B      |   8|   0|    8|          0|
    |ovflow_1_sel_rd         |   1|   0|    1|          0|
    |ovflow_1_sel_wr         |   1|   0|    1|          0|
    |ovflow_1_state          |   2|   0|    2|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 175|   0|  175|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |         be         | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |         be         | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |         be         | return value |
|ap_done                     | out |    1| ap_ctrl_hs |         be         | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |         be         | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |         be         | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |         be         | return value |
|ifft_out_dout               |  in |   64|   ap_fifo  |      ifft_out      |    pointer   |
|ifft_out_empty_n            |  in |    1|   ap_fifo  |      ifft_out      |    pointer   |
|ifft_out_read               | out |    1|   ap_fifo  |      ifft_out      |    pointer   |
|out_r_TDATA                 | out |   64|    axis    |      out_data      |    pointer   |
|out_r_TREADY                |  in |    1|    axis    |      out_data      |    pointer   |
|out_r_TVALID                | out |    1|    axis    |     out_last_V     |    pointer   |
|out_r_TLAST                 | out |    1|    axis    |     out_last_V     |    pointer   |
|ifft_status_data_V_dout     |  in |    8|   ap_fifo  | ifft_status_data_V |    pointer   |
|ifft_status_data_V_empty_n  |  in |    1|   ap_fifo  | ifft_status_data_V |    pointer   |
|ifft_status_data_V_read     | out |    1|   ap_fifo  | ifft_status_data_V |    pointer   |
|ovflow_TDATA                | out |    8|    axis    |       ovflow       |    pointer   |
|ovflow_TVALID               | out |    1|    axis    |       ovflow       |    pointer   |
|ovflow_TREADY               |  in |    1|    axis    |       ovflow       |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

