# Microsemi Corp.
# Date: 2021-Jun-11 23:19:28
# This file was generated based on the following SDC source files:
#   C:/tcl_update/sf2/dg0516/516_v8/DG0516_SF2_Secure_Webserver_TCP_Demo/Libero_Project/constraint/top_derived_constraints.sdc
#   C:/tcl_update/sf2/dg0516/516_v8/DG0516_SF2_Secure_Webserver_TCP_Demo/Libero_Project/constraint/timing_user_constraints.sdc
#

create_clock -name {SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK[1]} -period 8 [ get_pins { SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_RXCLK[1] } ]
create_clock -name {SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[1]} -period 8 [ get_pins { SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXCLK[1] } ]
create_clock -name {Webserver_TCP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT} -period 20 [ get_pins { Webserver_TCP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT } ]
create_clock -name {Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/CLK_CONFIG_APB} -period 40 [ get_pins { Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/CLK_CONFIG_APB } ]
create_generated_clock -name {FCCC_0/GL0} -multiply_by 2 -divide_by 4 -source [ get_pins { FCCC_0/CCC_INST/INST_CCC_IP/CLK0 } ] -phase 0 [ get_pins { FCCC_0/CCC_INST/INST_CCC_IP/GL0 } ]
create_generated_clock -name {FCCC_0/GL1} -invert -multiply_by 2 -divide_by 4 -source [ get_pins { FCCC_0/CCC_INST/INST_CCC_IP/CLK0 } ] -phase 0 [ get_pins { FCCC_0/CCC_INST/INST_CCC_IP/GL1 } ]
create_generated_clock -name {FCCC_1/GL0} -multiply_by 4 -divide_by 4 -source [ get_pins { FCCC_1/CCC_INST/INST_CCC_IP/CLK0 } ] -phase 0 [ get_pins { FCCC_1/CCC_INST/INST_CCC_IP/GL0 } ]
create_generated_clock -name {Webserver_TCP_sb_0/CCC_0/GL0} -multiply_by 20 -divide_by 10 -source [ get_pins { Webserver_TCP_sb_0/CCC_0/CCC_INST/INST_CCC_IP/RCOSC_25_50MHZ } ] -phase 0 [ get_pins { Webserver_TCP_sb_0/CCC_0/CCC_INST/INST_CCC_IP/GL0 } ]
create_generated_clock -name {Webserver_TCP_sb_0/CCC_0/GL3} -multiply_by 20 -divide_by 8 -source [ get_pins { Webserver_TCP_sb_0/CCC_0/CCC_INST/INST_CCC_IP/RCOSC_25_50MHZ } ] -phase 0 [ get_pins { Webserver_TCP_sb_0/CCC_0/CCC_INST/INST_CCC_IP/GL3 } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/CORECONFIGP_0/INIT_DONE_q1/D Webserver_TCP_sb_0/CORECONFIGP_0/SDIF_RELEASED_q1/D } ]
set_false_path -through [ get_nets { Webserver_TCP_sb_0/CORERESETP_0/ddr_settled Webserver_TCP_sb_0/CORERESETP_0/count_ddr_enable Webserver_TCP_sb_0/CORERESETP_0/release_sdif*_core Webserver_TCP_sb_0/CORERESETP_0/count_sdif*_enable } ]
set_false_path -from [ get_cells { Webserver_TCP_sb_0/CORERESETP_0/MSS_HPMS_READY_int } ] -to [ get_cells { Webserver_TCP_sb_0/CORERESETP_0/sm0_areset_n_rcosc Webserver_TCP_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 } ]
set_false_path -from [ get_cells { Webserver_TCP_sb_0/CORERESETP_0/MSS_HPMS_READY_int } ] -to [ get_cells { Webserver_TCP_sb_0/CORERESETP_0/sdif*_areset_n_rcosc* } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/CORERESETP_0/CONFIG1_DONE_q1/D Webserver_TCP_sb_0/CORERESETP_0/CONFIG2_DONE_q1/D Webserver_TCP_sb_0/CORERESETP_0/SOFT_RESET_F2M_keep_RNIBTQ3/A Webserver_TCP_sb_0/CORERESETP_0/SOFT_M3_RESET_keep_RNI63KD/A Webserver_TCP_sb_0/CORERESETP_0/SDIF3_PHY_RESET_N/B } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/CONFIG_PRESET_N } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP/POWER_ON_RESET_N } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/CORERESETP_0/release_sdif0_core/CLK } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/CORERESETP_0/release_sdif1_core/CLK } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/CORERESETP_0/release_sdif2_core/CLK } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/CORERESETP_0/release_sdif3_core/CLK } ]
set_false_path -through [ get_pins { Webserver_TCP_sb_0/CORERESETP_0/ddr_settled/CLK } ]
set_false_path -from [ get_pins { Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/GTX_CLKPF } ] -to [ get_pins { SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[1] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[2] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[4] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[5] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[6] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[7] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[9] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[10] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[11] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[12] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[13] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[14] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[15] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[16] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[18] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[19] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[24] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[26] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[28] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[29] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[32] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[33] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[34] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[35] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[36] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[17] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[38] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[27] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[39] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[31] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[23] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[37] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[25] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[30] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[22] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[3] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[8] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[20] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[21] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[0] } ]
set_max_delay 0 -through [ get_pins { Webserver_TCP_sb_0/CORECONFIGP_0/next_state5/B Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_15_0_a2_0_a2_0_a2_0/B Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg5_0_a2_0_a2_3_a2_0_0/B Webserver_TCP_sb_0/CORECONFIGP_0/next_state5/A } ] -to [ get_cells { Webserver_TCP_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* Webserver_TCP_sb_0/CORECONFIGP_0/state[0] } ]
set_min_delay -24 -through [ get_pins { Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_15_0_a2_0_a2_0_a2_0/A Webserver_TCP_sb_0/CORECONFIGP_0/pwrite/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg5_0_a2_0_a2_3_a2_0_0/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0_a2_0[1]/A Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg5_0_a2_0_a2_3_a2/D Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_15_0_a2_0_a2_0_a2/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0_a2[3]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0[18]/B Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0[17]/B Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[16]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_0[0]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_a2_3[1]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0[11]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0[4]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0[6]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0[7]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[12]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[10]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[9]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[8]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[15]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[14]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[13]/A Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[5]/B Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[3]/B Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0[2]/A Webserver_TCP_sb_0/CORECONFIGP_0/paddr[2]/D Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_0_0[0]/A Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg5_0_a2_0_a2_3_a2_0_0/C Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_15_0_a2_0_a2_0_a2/D Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0_a2[3]/D Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_a2_6[1]/B Webserver_TCP_sb_0/CORECONFIGP_0/paddr[3]/D Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_a2_3[16]/B Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_15_0_a2_0_a2_0_a2_0/C Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_a2_3[16]/C Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0_a2_0[1]/B Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_a2_0_0[0]/B Webserver_TCP_sb_0/CORECONFIGP_0/prdata_0_iv_0_0_0_a2[3]/C Webserver_TCP_sb_0/CORECONFIGP_0/paddr[4]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg5_0_a2_0_a2_3_a2/A Webserver_TCP_sb_0/CORECONFIGP_0/paddr[6]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[7]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[9]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[13]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[14]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[15]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[16]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[10]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[8]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[11]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[12]/D Webserver_TCP_sb_0/CORECONFIGP_0/paddr[5]/D Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_1[0]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[0]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[0]/D Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_1[1]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[1]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[1]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[2]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[2]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[7]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[7]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[8]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[8]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[12]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[12]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[13]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[13]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[15]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[15]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[16]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[16]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[18]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[21]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[23]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[24]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[26]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[27]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[29]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[30]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[14]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[14]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[6]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[6]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[17]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[11]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[11]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[10]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[10]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[22]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[20]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[28]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[9]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[9]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[3]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[3]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[31]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[19]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[4]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[4]/D Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg[5]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[5]/D Webserver_TCP_sb_0/CORECONFIGP_0/pwdata[25]/D Webserver_TCP_sb_0/CORECONFIGP_0/next_state5/B Webserver_TCP_sb_0/CORECONFIGP_0/control_reg_15_0_a2_0_a2_0_a2_0/B Webserver_TCP_sb_0/CORECONFIGP_0/soft_reset_reg5_0_a2_0_a2_3_a2_0_0/B Webserver_TCP_sb_0/CORECONFIGP_0/next_state5/A } ]
set_min_delay 1 -from [ get_clocks { SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK[1] } ] -to [ get_pins { Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[0] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[1] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[2] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[3] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[4] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[5] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[6] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[7] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[8] Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/RCGF[9] } ]
set_multicycle_path -setup_only 3 -from [ get_pins { Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/GTX_CLKPF } ] -to [ get_pins { SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[20] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[21] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[22] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[23] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[24] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[25] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[26] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[27] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[28] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[29] } ]
set_multicycle_path -hold 0 -from [ get_pins { Webserver_TCP_sb_0/Webserver_TCP_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP/GTX_CLKPF } ] -to [ get_pins { SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[20] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[21] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[22] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[23] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[24] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[25] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[26] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[27] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[28] SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP/EPCS_TXDATA[29] } ]
set_clock_uncertainty -setup 0.32 -from [ get_clocks { SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK[1] } ] -to [ get_clocks { FCCC_0/GL0 } ]
set_clock_uncertainty -hold 0.32 -from [ get_clocks { SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK[1] } ] -to [ get_clocks { FCCC_0/GL0 } ]
set_clock_uncertainty -setup 0.32 -from [ get_clocks { SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK[1] } ] -to [ get_clocks { FCCC_0/GL1 } ]
set_clock_uncertainty -hold 0.32 -from [ get_clocks { SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK[1] } ] -to [ get_clocks { FCCC_0/GL1 } ]
