<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/impl/gwsynthesis/a2n20v2_enhanced.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Apr 19 13:22:59 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26446</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12652</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>5</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.555</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>92.941(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>46.640(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.867</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.582</td>
</tr>
<tr>
<td>2</td>
<td>5.867</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.582</td>
</tr>
<tr>
<td>3</td>
<td>5.954</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.495</td>
</tr>
<tr>
<td>4</td>
<td>5.954</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.495</td>
</tr>
<tr>
<td>5</td>
<td>6.120</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.328</td>
</tr>
<tr>
<td>6</td>
<td>6.228</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.220</td>
</tr>
<tr>
<td>7</td>
<td>7.759</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.725</td>
</tr>
<tr>
<td>8</td>
<td>7.760</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.723</td>
</tr>
<tr>
<td>9</td>
<td>7.760</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.723</td>
</tr>
<tr>
<td>10</td>
<td>7.787</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.696</td>
</tr>
<tr>
<td>11</td>
<td>7.814</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.670</td>
</tr>
<tr>
<td>12</td>
<td>7.814</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.670</td>
</tr>
<tr>
<td>13</td>
<td>7.897</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.587</td>
</tr>
<tr>
<td>14</td>
<td>7.897</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/WAD[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.587</td>
</tr>
<tr>
<td>15</td>
<td>7.922</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.562</td>
</tr>
<tr>
<td>16</td>
<td>7.922</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/WAD[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.562</td>
</tr>
<tr>
<td>17</td>
<td>8.061</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_rts_r_inst/data_r_data_r_1_1_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.423</td>
</tr>
<tr>
<td>18</td>
<td>8.122</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_0_1_s/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.362</td>
</tr>
<tr>
<td>19</td>
<td>8.140</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.344</td>
</tr>
<tr>
<td>20</td>
<td>8.140</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/WAD[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.344</td>
</tr>
<tr>
<td>21</td>
<td>8.144</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.340</td>
</tr>
<tr>
<td>22</td>
<td>8.157</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_1_1_s0/WRE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.327</td>
</tr>
<tr>
<td>23</td>
<td>8.161</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.323</td>
</tr>
<tr>
<td>24</td>
<td>8.161</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/WAD[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.323</td>
</tr>
<tr>
<td>25</td>
<td>8.161</td>
<td>apple_bus/addr_r_2_s0/Q</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.323</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.288</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>2</td>
<td>0.328</td>
<td>supersprite/vdp/f18a_core/inst_tiles/layer_sel_r_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/tile_en_r_s0/SET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>3</td>
<td>0.334</td>
<td>vgc/vram_addr_r_5_s1/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>4</td>
<td>0.334</td>
<td>vgc/vram_addr_r_12_s1/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/ADB[13]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.487</td>
</tr>
<tr>
<td>5</td>
<td>0.337</td>
<td>vgc/vram_addr_r_5_s1/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.490</td>
</tr>
<tr>
<td>6</td>
<td>0.344</td>
<td>vgc/vram_addr_r_11_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[12]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>7</td>
<td>0.361</td>
<td>apple_bus/data_r_6_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.610</td>
</tr>
<tr>
<td>8</td>
<td>0.364</td>
<td>apple_bus/data_r_2_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>9</td>
<td>0.369</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.618</td>
</tr>
<tr>
<td>10</td>
<td>0.381</td>
<td>apple_bus/data_r_7_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.630</td>
</tr>
<tr>
<td>11</td>
<td>0.383</td>
<td>apple_bus/data_r_3_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>12</td>
<td>0.386</td>
<td>apple_bus/data_r_2_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>13</td>
<td>0.386</td>
<td>apple_bus/data_r_0_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>14</td>
<td>0.386</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>15</td>
<td>0.396</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.645</td>
</tr>
<tr>
<td>16</td>
<td>0.411</td>
<td>apple_bus/data_r_6_s0/Q</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.660</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>audio_out/dly2_2_s0/Q</td>
<td>audio_out/dly2_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>18</td>
<td>0.424</td>
<td>audio_out/dly2_6_s0/Q</td>
<td>audio_out/dly2_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>19</td>
<td>0.424</td>
<td>audio_out/dly2_8_s0/Q</td>
<td>audio_out/dly2_8_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>20</td>
<td>0.424</td>
<td>audio_out/dly2_12_s0/Q</td>
<td>audio_out/dly2_12_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>21</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_3_s0/Q</td>
<td>apple_video/flash_cnt_r_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>22</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_7_s0/Q</td>
<td>apple_video/flash_cnt_r_7_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>23</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_9_s0/Q</td>
<td>apple_video/flash_cnt_r_9_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>24</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_13_s0/Q</td>
<td>apple_video/flash_cnt_r_13_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>25</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_15_s0/Q</td>
<td>apple_video/flash_cnt_r_15_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>2</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>3</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>4</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>5</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>6</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>7</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>8</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>9</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>10</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>11</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>12</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>13</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>14</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>15</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>16</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>17</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>18</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>19</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>20</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>21</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>22</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>23</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>24</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
<tr>
<td>25</td>
<td>13.865</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/cycle_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>4.618</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>2</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>3</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>4</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>5</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>6</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>7</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>8</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>9</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>10</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>11</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>12</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>13</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>14</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>15</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>16</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CTL_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>17</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>18</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>19</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>20</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>21</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>22</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>23</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>24</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>25</td>
<td>1.567</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/cycle_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/i_debounce_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_7m/i_debounce_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[3]_31_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[0]_31_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/sdram_data_31_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[4]_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sg/doc5503/mixer_channel_r_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.272</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/I2</td>
</tr>
<tr>
<td>22.643</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/F</td>
</tr>
<tr>
<td>27.401</td>
<td>4.757</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C26</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/AD[3]</td>
</tr>
<tr>
<td>27.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DO[3]</td>
</tr>
<tr>
<td>28.679</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/I1</td>
</tr>
<tr>
<td>29.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/F</td>
</tr>
<tr>
<td>29.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/I0</td>
</tr>
<tr>
<td>29.235</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/O</td>
</tr>
<tr>
<td>29.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/I0</td>
</tr>
<tr>
<td>29.338</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/O</td>
</tr>
<tr>
<td>29.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/O</td>
</tr>
<tr>
<td>29.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>29.544</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.438</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>30.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.511</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>32.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>32.272</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>32.821</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>32.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>33.372</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>33.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.961, 31.482%; route: 8.389, 66.674%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.272</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/I2</td>
</tr>
<tr>
<td>22.643</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/F</td>
</tr>
<tr>
<td>27.401</td>
<td>4.757</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C26</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/AD[3]</td>
</tr>
<tr>
<td>27.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DO[3]</td>
</tr>
<tr>
<td>28.679</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/I1</td>
</tr>
<tr>
<td>29.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/F</td>
</tr>
<tr>
<td>29.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/I0</td>
</tr>
<tr>
<td>29.235</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/O</td>
</tr>
<tr>
<td>29.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/I0</td>
</tr>
<tr>
<td>29.338</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/O</td>
</tr>
<tr>
<td>29.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/O</td>
</tr>
<tr>
<td>29.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>29.544</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.438</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>30.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.511</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>32.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>32.272</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>32.821</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>32.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>33.372</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>33.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.961, 31.482%; route: 8.389, 66.674%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.272</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/I2</td>
</tr>
<tr>
<td>22.643</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/F</td>
</tr>
<tr>
<td>27.401</td>
<td>4.757</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C26</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/AD[3]</td>
</tr>
<tr>
<td>27.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DO[3]</td>
</tr>
<tr>
<td>28.679</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/I1</td>
</tr>
<tr>
<td>29.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/F</td>
</tr>
<tr>
<td>29.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/I0</td>
</tr>
<tr>
<td>29.235</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/O</td>
</tr>
<tr>
<td>29.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/I0</td>
</tr>
<tr>
<td>29.338</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/O</td>
</tr>
<tr>
<td>29.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/O</td>
</tr>
<tr>
<td>29.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>29.544</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.438</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>30.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.511</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>32.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>32.272</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>32.821</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>32.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>33.285</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>33.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.874, 31.005%; route: 8.389, 67.138%; tC2Q: 0.232, 1.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.272</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/I2</td>
</tr>
<tr>
<td>22.643</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/F</td>
</tr>
<tr>
<td>27.401</td>
<td>4.757</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C26</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/AD[3]</td>
</tr>
<tr>
<td>27.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DO[3]</td>
</tr>
<tr>
<td>28.679</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/I1</td>
</tr>
<tr>
<td>29.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/F</td>
</tr>
<tr>
<td>29.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/I0</td>
</tr>
<tr>
<td>29.235</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/O</td>
</tr>
<tr>
<td>29.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/I0</td>
</tr>
<tr>
<td>29.338</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/O</td>
</tr>
<tr>
<td>29.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/O</td>
</tr>
<tr>
<td>29.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>29.544</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.438</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>30.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.511</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>32.066</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>32.272</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>32.821</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>32.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>33.285</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>33.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.874, 31.005%; route: 8.389, 67.138%; tC2Q: 0.232, 1.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.272</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/I2</td>
</tr>
<tr>
<td>22.643</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/F</td>
</tr>
<tr>
<td>27.401</td>
<td>4.757</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C26</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/AD[3]</td>
</tr>
<tr>
<td>27.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DO[3]</td>
</tr>
<tr>
<td>28.679</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/I1</td>
</tr>
<tr>
<td>29.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/F</td>
</tr>
<tr>
<td>29.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/I0</td>
</tr>
<tr>
<td>29.235</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/O</td>
</tr>
<tr>
<td>29.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/I0</td>
</tr>
<tr>
<td>29.338</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/O</td>
</tr>
<tr>
<td>29.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/O</td>
</tr>
<tr>
<td>29.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>29.544</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.438</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>30.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.511</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>32.081</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>32.085</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>32.547</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>32.548</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>33.118</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>33.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.910, 31.715%; route: 8.186, 66.403%; tC2Q: 0.232, 1.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>22.272</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C43[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/I2</td>
</tr>
<tr>
<td>22.643</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R11C43[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_5_s1/F</td>
</tr>
<tr>
<td>27.401</td>
<td>4.757</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C26</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/AD[3]</td>
</tr>
<tr>
<td>27.918</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DO[3]</td>
</tr>
<tr>
<td>28.679</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/I1</td>
</tr>
<tr>
<td>29.132</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s15/F</td>
</tr>
<tr>
<td>29.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/I0</td>
</tr>
<tr>
<td>29.235</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s7/O</td>
</tr>
<tr>
<td>29.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/I0</td>
</tr>
<tr>
<td>29.338</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s3/O</td>
</tr>
<tr>
<td>29.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/I0</td>
</tr>
<tr>
<td>29.441</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s1/O</td>
</tr>
<tr>
<td>29.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I0</td>
</tr>
<tr>
<td>29.544</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C29[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>30.438</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>30.993</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>31.511</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>32.081</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R21C36[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>32.085</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>32.547</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>32.548</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>33.010</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>33.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>39.308</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/CLK</td>
</tr>
<tr>
<td>39.273</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td>39.238</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.802, 31.112%; route: 8.186, 66.990%; tC2Q: 0.232, 1.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.739</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/I0</td>
</tr>
<tr>
<td>12.309</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>12.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_s22/I1</td>
</tr>
<tr>
<td>12.639</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_r_s22/F</td>
</tr>
<tr>
<td>12.996</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.897, 36.337%; route: 6.596, 61.500%; tC2Q: 0.232, 2.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.739</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/I0</td>
</tr>
<tr>
<td>12.309</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>12.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_s21/I0</td>
</tr>
<tr>
<td>12.639</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_r_s21/F</td>
</tr>
<tr>
<td>12.995</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.897, 36.341%; route: 6.594, 61.495%; tC2Q: 0.232, 2.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.739</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/I0</td>
</tr>
<tr>
<td>12.309</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>12.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_s21/I0</td>
</tr>
<tr>
<td>12.639</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_r_s21/F</td>
</tr>
<tr>
<td>12.995</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.897, 36.341%; route: 6.594, 61.495%; tC2Q: 0.232, 2.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.556</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.739</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/I0</td>
</tr>
<tr>
<td>12.309</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[0][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>12.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_s22/I1</td>
</tr>
<tr>
<td>12.639</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C27[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_r_s22/F</td>
</tr>
<tr>
<td>12.968</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.897, 36.433%; route: 6.567, 61.398%; tC2Q: 0.232, 2.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>10.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>10.959</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.378</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_4_s2/I0</td>
</tr>
<tr>
<td>11.840</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>12.014</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_s22/I1</td>
</tr>
<tr>
<td>12.584</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/data_r_s22/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27</td>
<td style=" font-weight:bold;">sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.898, 36.531%; route: 6.540, 61.294%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>10.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>10.959</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.378</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_4_s2/I0</td>
</tr>
<tr>
<td>11.840</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>12.014</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_s22/I1</td>
</tr>
<tr>
<td>12.584</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/data_r_s22/F</td>
</tr>
<tr>
<td>12.942</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27</td>
<td style=" font-weight:bold;">sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.898, 36.531%; route: 6.540, 61.294%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/F</td>
</tr>
<tr>
<td>12.858</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 32.314%; route: 6.934, 65.495%; tC2Q: 0.232, 2.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_1_s2/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_1_s2/F</td>
</tr>
<tr>
<td>12.858</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 32.314%; route: 6.934, 65.495%; tC2Q: 0.232, 2.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 32.391%; route: 6.909, 65.413%; tC2Q: 0.232, 2.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_1_s2/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_1_s2/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 32.391%; route: 6.909, 65.413%; tC2Q: 0.232, 2.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_rts_r_inst/data_r_data_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.480</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td>sg/doc5503/osc_rts_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.997</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C18[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_rts_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>10.420</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][B]</td>
<td>sg/doc5503/osc_rts_r_inst/data_a_r_5_s3/I2</td>
</tr>
<tr>
<td>10.873</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R21C21[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_rts_r_inst/data_a_r_5_s3/F</td>
</tr>
<tr>
<td>11.159</td>
<td>0.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>sg/doc5503/osc_rts_r_inst/priority_write_addr_r_4_s2/I0</td>
</tr>
<tr>
<td>11.729</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_rts_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>11.731</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>sg/doc5503/osc_rts_r_inst/data_r_s20/I1</td>
</tr>
<tr>
<td>12.193</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_rts_r_inst/data_r_s20/F</td>
</tr>
<tr>
<td>12.694</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20</td>
<td style=" font-weight:bold;">sg/doc5503/osc_rts_r_inst/data_r_data_r_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20</td>
<td>sg/doc5503/osc_rts_r_inst/data_r_data_r_1_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20</td>
<td>sg/doc5503/osc_rts_r_inst/data_r_data_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.898, 37.400%; route: 6.293, 60.374%; tC2Q: 0.232, 2.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.313</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>sg/doc5503/osc_control_r_inst/priority_write_port_loop[3].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/priority_write_port_loop[3].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>9.859</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>sg/doc5503/osc_control_r_inst/n818_s6/I0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/n818_s6/F</td>
</tr>
<tr>
<td>10.772</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>sg/doc5503/osc_control_r_inst/priority_write_addr_r_4_s2/I2</td>
</tr>
<tr>
<td>11.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>sg/doc5503/osc_control_r_inst/data_r_s41/I3</td>
</tr>
<tr>
<td>11.872</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/data_r_s41/F</td>
</tr>
<tr>
<td>12.633</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9</td>
<td style=" font-weight:bold;">sg/doc5503/osc_control_r_inst/data_r_data_r_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_0_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 36.848%; route: 6.312, 60.913%; tC2Q: 0.232, 2.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/F</td>
</tr>
<tr>
<td>12.615</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 33.072%; route: 6.691, 64.685%; tC2Q: 0.232, 2.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_1_s2/I0</td>
</tr>
<tr>
<td>12.427</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_1_s2/F</td>
</tr>
<tr>
<td>12.615</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 33.072%; route: 6.691, 64.685%; tC2Q: 0.232, 2.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.755</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>10.310</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>11.007</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>11.524</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R13C26[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.974</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/I0</td>
</tr>
<tr>
<td>12.436</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_fl_r_inst/priority_write_addr_r_0_s2/F</td>
</tr>
<tr>
<td>12.611</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td style=" font-weight:bold;">sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27</td>
<td>sg/doc5503/osc_fl_r_inst/data_r_data_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 33.172%; route: 6.678, 64.584%; tC2Q: 0.232, 2.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.313</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>sg/doc5503/osc_control_r_inst/priority_write_port_loop[3].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C19[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/priority_write_port_loop[3].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>9.859</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>sg/doc5503/osc_control_r_inst/n818_s6/I0</td>
</tr>
<tr>
<td>10.312</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R17C19[2][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/n818_s6/F</td>
</tr>
<tr>
<td>10.772</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>sg/doc5503/osc_control_r_inst/priority_write_addr_r_4_s2/I2</td>
</tr>
<tr>
<td>11.321</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/priority_write_addr_r_4_s2/F</td>
</tr>
<tr>
<td>11.323</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>sg/doc5503/osc_control_r_inst/data_r_s42/I3</td>
</tr>
<tr>
<td>11.872</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_control_r_inst/data_r_s42/F</td>
</tr>
<tr>
<td>12.598</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11</td>
<td style=" font-weight:bold;">sg/doc5503/osc_control_r_inst/data_r_data_r_1_1_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_1_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C11</td>
<td>sg/doc5503/osc_control_r_inst/data_r_data_r_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 36.971%; route: 6.277, 60.783%; tC2Q: 0.232, 2.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>10.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>10.959</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_0_s2/I0</td>
</tr>
<tr>
<td>12.172</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_0_s2/F</td>
</tr>
<tr>
<td>12.594</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27</td>
<td style=" font-weight:bold;">sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.383, 32.772%; route: 6.708, 64.981%; tC2Q: 0.232, 2.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>10.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>10.959</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_3_s2/I0</td>
</tr>
<tr>
<td>12.172</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C26[2][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_3_s2/F</td>
</tr>
<tr>
<td>12.594</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27</td>
<td style=" font-weight:bold;">sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.383, 32.772%; route: 6.708, 64.981%; tC2Q: 0.232, 2.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[2][A]</td>
<td>apple_bus/addr_r_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R41C29[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_2_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[1][B]</td>
<td>apple_memory/n951_s1/I0</td>
</tr>
<tr>
<td>4.755</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R36C32[1][B]</td>
<td style=" background: #97FFFF;">apple_memory/n951_s1/F</td>
</tr>
<tr>
<td>5.286</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td>sg/mem_ports[2].wr_s1/I3</td>
</tr>
<tr>
<td>5.657</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s1/F</td>
</tr>
<tr>
<td>5.827</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][B]</td>
<td>sg/mem_ports[2].wr_s0/I1</td>
</tr>
<tr>
<td>6.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C26[0][B]</td>
<td style=" background: #97FFFF;">sg/mem_ports[2].wr_s0/F</td>
</tr>
<tr>
<td>8.044</td>
<td>1.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][A]</td>
<td>sg/doc5503/n823_s2/I1</td>
</tr>
<tr>
<td>8.497</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C17[3][A]</td>
<td style=" background: #97FFFF;">sg/doc5503/n823_s2/F</td>
</tr>
<tr>
<td>9.323</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/I1</td>
</tr>
<tr>
<td>9.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_port_loop[0].write_ff/edge_s_w_s0/F</td>
</tr>
<tr>
<td>10.506</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/I2</td>
</tr>
<tr>
<td>10.959</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C26[1][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/data_a_r_7_s3/F</td>
</tr>
<tr>
<td>11.655</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_0_s2/I0</td>
</tr>
<tr>
<td>12.172</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">sg/doc5503/osc_wtp_r_inst/priority_write_addr_r_0_s2/F</td>
</tr>
<tr>
<td>12.594</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27</td>
<td style=" font-weight:bold;">sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27</td>
<td>sg/doc5503/osc_wtp_r_inst/data_r_data_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.383, 32.772%; route: 6.708, 64.981%; tC2Q: 0.232, 2.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C35[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
</tr>
<tr>
<td>1.845</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td>1.557</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C35[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.536%; tC2Q: 0.202, 60.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/layer_sel_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/tile_en_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/layer_sel_r_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R9C49[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/layer_sel_r_s0/Q</td>
</tr>
<tr>
<td>1.850</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/tile_en_r_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/tile_en_r_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C49[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/tile_en_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.408%; tC2Q: 0.202, 59.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>vgc/vram_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R42C22[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_5_s1/Q</td>
</tr>
<tr>
<td>1.999</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.551%; tC2Q: 0.202, 41.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[2][A]</td>
<td>vgc/vram_addr_r_12_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R36C21[2][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_12_s1/Q</td>
</tr>
<tr>
<td>1.999</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.285, 58.551%; tC2Q: 0.202, 41.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[2][B]</td>
<td>vgc/vram_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R42C22[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_5_s1/Q</td>
</tr>
<tr>
<td>2.002</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.288, 58.805%; tC2Q: 0.202, 41.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C21[0][B]</td>
<td>vgc/vram_addr_r_11_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R35C21[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_11_s1/Q</td>
</tr>
<tr>
<td>2.008</td>
<td>0.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.295, 59.354%; tC2Q: 0.202, 40.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>apple_bus/data_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>69</td>
<td>R39C30[1][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_6_s0/Q</td>
</tr>
<tr>
<td>2.121</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 66.871%; tC2Q: 0.202, 33.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][B]</td>
<td>apple_bus/data_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R38C30[1][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_2_s0/Q</td>
</tr>
<tr>
<td>2.124</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.023%; tC2Q: 0.202, 32.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>74</td>
<td>R38C30[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>2.129</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.416, 67.309%; tC2Q: 0.202, 32.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][A]</td>
<td>apple_bus/data_r_7_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>79</td>
<td>R39C30[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_7_s0/Q</td>
</tr>
<tr>
<td>2.142</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.428, 67.951%; tC2Q: 0.202, 32.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][B]</td>
<td>apple_bus/data_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R39C30[0][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_3_s0/Q</td>
</tr>
<tr>
<td>2.143</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.430, 68.043%; tC2Q: 0.202, 31.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][B]</td>
<td>apple_bus/data_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R38C30[1][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_2_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.433, 68.166%; tC2Q: 0.202, 31.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td>apple_bus/data_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>77</td>
<td>R38C30[2][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_0_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.433, 68.208%; tC2Q: 0.202, 31.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>74</td>
<td>R38C30[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.433, 68.209%; tC2Q: 0.202, 31.791%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>74</td>
<td>R38C30[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>2.156</td>
<td>0.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.443, 68.690%; tC2Q: 0.202, 31.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>apple_bus/data_r_6_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>69</td>
<td>R39C30[1][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_6_s0/Q</td>
</tr>
<tr>
<td>2.171</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.458, 69.398%; tC2Q: 0.202, 30.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C3[1][A]</td>
<td>audio_out/dly2_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C3[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_2_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C3[1][A]</td>
<td>audio_out/n362_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C3[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n362_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C3[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C3[1][A]</td>
<td>audio_out/dly2_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C3[1][A]</td>
<td>audio_out/dly2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>audio_out/dly2_6_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_6_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C4[0][A]</td>
<td>audio_out/n358_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n358_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>audio_out/dly2_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C4[0][A]</td>
<td>audio_out/dly2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[1][A]</td>
<td>audio_out/dly2_8_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C4[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_8_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C4[1][A]</td>
<td>audio_out/n356_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C4[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n356_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C4[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C4[1][A]</td>
<td>audio_out/dly2_8_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C4[1][A]</td>
<td>audio_out/dly2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C5[0][A]</td>
<td>audio_out/dly2_12_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C5[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_12_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C5[0][A]</td>
<td>audio_out/n352_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C5[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n352_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C5[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C5[0][A]</td>
<td>audio_out/dly2_12_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C5[0][A]</td>
<td>audio_out/dly2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_3_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C3[1][A]</td>
<td>apple_video/n182_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n182_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_7_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C4[0][A]</td>
<td>apple_video/n178_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" background: #97FFFF;">apple_video/n178_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C4[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_9_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C4[1][A]</td>
<td>apple_video/n176_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n176_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>apple_video/flash_cnt_r_13_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_13_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C5[0][A]</td>
<td>apple_video/n172_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" background: #97FFFF;">apple_video/n172_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>apple_video/flash_cnt_r_13_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>apple_video/flash_cnt_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>apple_video/flash_cnt_r_15_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_15_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C5[1][A]</td>
<td>apple_video/n170_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n170_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1587</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>apple_video/flash_cnt_r_15_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C5[1][A]</td>
<td>apple_video/flash_cnt_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C31[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][B]</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[1][B]</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C31[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][A]</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[1][A]</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C32[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[2][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C32[2][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C29[1][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C29[1][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C35[2][A]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[1][A]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C31[1][A]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>superserial/COM2/CTL_REG_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][B]</td>
<td>superserial/COM2/CTL_REG_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C31[2][B]</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[1][B]</td>
<td>superserial/COM2/CTL_REG_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C31[1][B]</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[2][B]</td>
<td>superserial/COM2/CTL_REG_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C31[2][B]</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C36[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][B]</td>
<td>superserial/COM2/CMD_REG_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C36[2][B]</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>superserial/COM2/CMD_REG_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C36[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][A]</td>
<td>superserial/COM2/CMD_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C36[2][A]</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>superserial/COM2/CMD_REG_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C33[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[1][A]</td>
<td>superserial/COM2/CMD_REG_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C33[1][A]</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][B]</td>
<td>superserial/COM2/CMD_REG_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C31[0][B]</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td>superserial/COM2/CMD_REG_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C32[1][A]</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.297</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C16[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.814</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R45C16[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>4.850</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.367</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>6.889</td>
<td>1.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C32[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C32[0][A]</td>
<td>superserial/COM2/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C32[0][A]</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.034, 22.390%; route: 3.352, 72.586%; tC2Q: 0.232, 5.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C32[2][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][B]</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C31[1][B]</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][A]</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C31[1][A]</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[2][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C32[2][B]</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C29[1][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[1][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C29[1][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[2][A]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[1][A]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C31[1][A]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>superserial/COM2/CTL_REG_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][B]</td>
<td>superserial/COM2/CTL_REG_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C31[2][B]</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[1][B]</td>
<td>superserial/COM2/CTL_REG_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C31[1][B]</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[2][B]</td>
<td>superserial/COM2/CTL_REG_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C31[2][B]</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][B]</td>
<td>superserial/COM2/CMD_REG_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C36[2][B]</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>superserial/COM2/CMD_REG_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[2][A]</td>
<td>superserial/COM2/CMD_REG_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C36[2][A]</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>superserial/COM2/CMD_REG_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[1][A]</td>
<td>superserial/COM2/CMD_REG_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C33[1][A]</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][B]</td>
<td>superserial/COM2/CMD_REG_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C31[0][B]</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td>superserial/COM2/CMD_REG_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C32[1][A]</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R44C30[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.834</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C30[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>109</td>
<td>R44C30[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.089</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C32[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2783</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C32[0][A]</td>
<td>superserial/COM2/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C32[0][A]</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.891%; route: 1.142, 72.372%; tC2Q: 0.201, 12.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/i_debounce_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/i_debounce_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/i_debounce_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_7m/i_debounce_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_7m/i_debounce_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_7m/i_debounce_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_q[3]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[3]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[3]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_q[0]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[0]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[0]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/sdram_data_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/sdram_data_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/sdram_data_31_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[4]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[4]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[4]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sg/doc5503/mixer_channel_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sg/doc5503/mixer_channel_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sg/doc5503/mixer_channel_r_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2783</td>
<td>clk_logic_w</td>
<td>5.867</td>
<td>2.274</td>
</tr>
<tr>
<td>1587</td>
<td>clk_pixel_w</td>
<td>10.298</td>
<td>2.442</td>
</tr>
<tr>
<td>443</td>
<td>n29_11</td>
<td>14.534</td>
<td>2.241</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>32.739</td>
<td>1.849</td>
</tr>
<tr>
<td>209</td>
<td>a2bus_if.addr[0]</td>
<td>9.683</td>
<td>3.515</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>34.311</td>
<td>1.306</td>
</tr>
<tr>
<td>168</td>
<td>out_l_15_7</td>
<td>34.143</td>
<td>1.287</td>
</tr>
<tr>
<td>164</td>
<td>n931_6</td>
<td>14.634</td>
<td>1.599</td>
</tr>
<tr>
<td>159</td>
<td>reset_n_r</td>
<td>13.379</td>
<td>1.663</td>
</tr>
<tr>
<td>154</td>
<td>gpu_pause</td>
<td>12.269</td>
<td>2.559</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C10</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C50</td>
<td>88.89%</td>
</tr>
<tr>
<td>R40C48</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C46</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C48</td>
<td>88.89%</td>
</tr>
<tr>
<td>R40C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R51C50</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C42</td>
<td>87.50%</td>
</tr>
<tr>
<td>R29C45</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
