# #100daysofRTL Day 07 - ALU in SystemVerilog
## _ALU_

Aritmetic Logic Unit.

## Design using SystemVerilog

<p align="center">
   <img alt="alucode" title="alu" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/007_RTL_ALU/images/alu_code.PNG" width="550">
</p>

## Testbench

<p align="center">
   <img alt="alu_tb" title="alu" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/007_RTL_ALU/images/alu_tb.PNG" width="950">
</p>

## Simulation Results

<p align="center">
   <img alt="waveformalu" title="alu" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/007_RTL_ALU/images/Waveform.PNG" width="1150">
</p>

<p align="center">
   <img alt="simualu" title="alu" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/007_RTL_ALU/images/Simulation.PNG" width=" 650">
</p>

_"You don't always need a plan. Sometimes you just need to breathe, trust, let go and see what happens."_

*Day 07 Completed*
