// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_dataflow_in_loop_VITIS_LOOP_59_3 (
        in_buf_V_address0,
        in_buf_V_ce0,
        in_buf_V_d0,
        in_buf_V_q0,
        in_buf_V_we0,
        in_buf_V_address1,
        in_buf_V_ce1,
        in_buf_V_d1,
        in_buf_V_q1,
        in_buf_V_we1,
        i_1,
        out_buf_V_address0,
        out_buf_V_ce0,
        out_buf_V_d0,
        out_buf_V_q0,
        out_buf_V_we0,
        out_buf_V_address1,
        out_buf_V_ce1,
        out_buf_V_d1,
        out_buf_V_q1,
        out_buf_V_we1,
        ap_clk,
        ap_rst,
        in_buf_V_empty_n,
        in_buf_V_read,
        i_1_ap_vld,
        out_buf_V_full_n,
        out_buf_V_write,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [13:0] in_buf_V_address0;
output   in_buf_V_ce0;
output  [287:0] in_buf_V_d0;
input  [287:0] in_buf_V_q0;
output   in_buf_V_we0;
output  [13:0] in_buf_V_address1;
output   in_buf_V_ce1;
output  [287:0] in_buf_V_d1;
input  [287:0] in_buf_V_q1;
output   in_buf_V_we1;
input  [14:0] i_1;
output  [13:0] out_buf_V_address0;
output   out_buf_V_ce0;
output  [15:0] out_buf_V_d0;
input  [15:0] out_buf_V_q0;
output   out_buf_V_we0;
output  [13:0] out_buf_V_address1;
output   out_buf_V_ce1;
output  [15:0] out_buf_V_d1;
input  [15:0] out_buf_V_q1;
output   out_buf_V_we1;
input   ap_clk;
input   ap_rst;
input   in_buf_V_empty_n;
output   in_buf_V_read;
input   i_1_ap_vld;
input   out_buf_V_full_n;
output   out_buf_V_write;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    ereg_v1_U0_ap_continue;
wire    ereg_v1_U0_ap_start;
wire    ereg_v1_U0_ap_done;
wire    ereg_v1_U0_ap_idle;
wire    ereg_v1_U0_ap_ready;
wire   [13:0] ereg_v1_U0_in_buf_V_address0;
wire    ereg_v1_U0_in_buf_V_ce0;
wire   [13:0] ereg_v1_U0_i_1;
wire   [13:0] ereg_v1_U0_out_buf_V_address0;
wire    ereg_v1_U0_out_buf_V_ce0;
wire    ereg_v1_U0_out_buf_V_we0;
wire   [15:0] ereg_v1_U0_out_buf_V_d0;
wire    ereg_v1_U0_in_buf_V_write;
wire    ereg_v1_U0_out_buf_V_write;

alveo_hls4ml_ereg_v1 ereg_v1_U0(
    .ap_continue(ereg_v1_U0_ap_continue),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ereg_v1_U0_ap_start),
    .ap_done(ereg_v1_U0_ap_done),
    .ap_idle(ereg_v1_U0_ap_idle),
    .ap_ready(ereg_v1_U0_ap_ready),
    .in_buf_V_address0(ereg_v1_U0_in_buf_V_address0),
    .in_buf_V_ce0(ereg_v1_U0_in_buf_V_ce0),
    .in_buf_V_q0(in_buf_V_q0),
    .i_1(ereg_v1_U0_i_1),
    .out_buf_V_address0(ereg_v1_U0_out_buf_V_address0),
    .out_buf_V_ce0(ereg_v1_U0_out_buf_V_ce0),
    .out_buf_V_we0(ereg_v1_U0_out_buf_V_we0),
    .out_buf_V_d0(ereg_v1_U0_out_buf_V_d0)
);

assign ap_done = ereg_v1_U0_ap_done;

assign ap_idle = ereg_v1_U0_ap_idle;

assign ap_ready = ereg_v1_U0_ap_ready;

assign ereg_v1_U0_ap_continue = ap_continue;

assign ereg_v1_U0_ap_start = ap_start;

assign ereg_v1_U0_i_1 = {{i_1[(14 - 15'd1):0]}};

assign ereg_v1_U0_in_buf_V_write = 1'b0;

assign ereg_v1_U0_out_buf_V_write = 1'b0;

assign in_buf_V_address0 = ereg_v1_U0_in_buf_V_address0;

assign in_buf_V_address1 = 14'd0;

assign in_buf_V_ce0 = ereg_v1_U0_in_buf_V_ce0;

assign in_buf_V_ce1 = 1'b0;

assign in_buf_V_d0 = 288'd0;

assign in_buf_V_d1 = 288'd0;

assign in_buf_V_read = ereg_v1_U0_in_buf_V_write;

assign in_buf_V_we0 = 1'b0;

assign in_buf_V_we1 = 1'b0;

assign out_buf_V_address0 = ereg_v1_U0_out_buf_V_address0;

assign out_buf_V_address1 = 14'd0;

assign out_buf_V_ce0 = ereg_v1_U0_out_buf_V_ce0;

assign out_buf_V_ce1 = 1'b0;

assign out_buf_V_d0 = ereg_v1_U0_out_buf_V_d0;

assign out_buf_V_d1 = 16'd0;

assign out_buf_V_we0 = ereg_v1_U0_out_buf_V_we0;

assign out_buf_V_we1 = 1'b0;

assign out_buf_V_write = ereg_v1_U0_out_buf_V_write;

endmodule //alveo_hls4ml_dataflow_in_loop_VITIS_LOOP_59_3
