

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_22_4'
================================================================
* Date:           Fri Apr 19 10:54:41 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_4  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%f_1 = alloca i32 1" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 5 'alloca' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln22_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln22"   --->   Operation 6 'read' 'sext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln22_cast = sext i63 %sext_ln22_read"   --->   Operation 7 'sext' 'sext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln22 = store i2 0, i2 %f_1" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 9 'store' 'store_ln22' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f = load i2 %f_1" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 11 'load' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%icmp_ln22 = icmp_eq  i2 %f, i2 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 13 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%add_ln22 = add i2 %f, i2 1" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 14 'add' 'add_ln22' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc34.i.split, void %VITIS_LOOP_25_5.i.exitStub" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 15 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln22_cast" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 16 'getelementptr' 'wt_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.03ns)   --->   "%switch_ln23 = switch i2 %f, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 17 'switch' 'switch_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.03>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln22 = store i2 %add_ln22, i2 %f_1" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 18 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc34.i" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 19 'br' 'br_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 20 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40]   --->   Operation 22 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 23 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %wt_addr_read, i16 %bias_buf3x3_1" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 24 'store' 'store_ln23' <Predicate = (f == 1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc34.i.split15" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 25 'br' 'br_ln23' <Predicate = (f == 1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %wt_addr_read, i16 %bias_buf3x3_0" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 26 'store' 'store_ln23' <Predicate = (f == 0)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc34.i.split15" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 27 'br' 'br_ln23' <Predicate = (f == 0)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln23 = store i16 %wt_addr_read, i16 %bias_buf3x3_2" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 28 'store' 'store_ln23' <Predicate = (f != 0 & f != 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc34.i.split15" [ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40]   --->   Operation 29 'br' 'br_ln23' <Predicate = (f != 0 & f != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.603ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40) of constant 0 on local variable 'f', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40 [10]  (0.489 ns)
	'load' operation 2 bit ('f', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40) on local variable 'f', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40 [13]  (0.000 ns)
	'add' operation 2 bit ('add_ln22', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40) [16]  (0.625 ns)
	'store' operation 0 bit ('store_ln22', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40) of variable 'add_ln22', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40 on local variable 'f', ultra96ms2_418/utils.cpp:22->ultra96ms2_418/main_func.cpp:40 [35]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('wt_addr_read', ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40) on port 'wt' (ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40) [23]  (7.300 ns)
	'store' operation 0 bit ('store_ln23', ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40) of variable 'wt_addr_read', ultra96ms2_418/utils.cpp:23->ultra96ms2_418/main_func.cpp:40 on static variable 'bias_buf3x3_2' [32]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
