// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=68,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5838,HLS_SYN_LUT=8600,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state27;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state34;
reg   [61:0] trunc_ln_reg_2089;
reg   [61:0] trunc_ln7_reg_2095;
wire    ap_CS_fsm_state12;
wire   [31:0] arg1_r_1_q0;
reg  signed [31:0] arg1_r_1_load_reg_2111;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_804_p2;
reg   [31:0] mul16_reg_2117;
wire    ap_CS_fsm_state16;
wire   [31:0] arg1_r_q0;
reg  signed [31:0] arg1_r_load_reg_2129;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire   [1:0] arr_2_addr_reg_2178;
reg   [31:0] mul45_reg_2189;
wire   [31:0] arg1_r_1_q1;
reg  signed [31:0] arg1_r_1_load_2_reg_2195;
wire   [31:0] arg1_r_q1;
reg  signed [31:0] arg1_r_load_2_reg_2203;
wire   [63:0] arr_q0;
reg   [63:0] arr_load_reg_2210;
wire   [1:0] arr_1_addr_1_reg_2215;
wire   [1:0] arr_2_addr_1_reg_2220;
wire   [1:0] arr_1_addr_2_reg_2247;
reg  signed [31:0] arg1_r_1_load_3_reg_2252;
reg   [31:0] arg1_r_load_3_reg_2260;
wire   [31:0] mul219_fu_811_p2;
reg   [31:0] mul219_reg_2267;
wire   [31:0] mul244_fu_817_p2;
reg   [31:0] mul244_reg_2273;
wire   [31:0] mul316_fu_823_p2;
reg   [31:0] mul316_reg_2279;
wire    ap_CS_fsm_state19;
wire   [63:0] add_ln40_fu_914_p2;
reg   [63:0] add_ln40_reg_2290;
wire   [24:0] trunc_ln64_fu_1163_p1;
reg   [24:0] trunc_ln64_reg_2295;
wire   [24:0] trunc_ln64_1_fu_1167_p1;
reg   [24:0] trunc_ln64_1_reg_2300;
wire   [63:0] add_ln64_2_fu_1171_p2;
reg   [63:0] add_ln64_2_reg_2305;
wire   [63:0] add_ln40_1_fu_1188_p2;
reg   [63:0] add_ln40_1_reg_2310;
wire   [63:0] add_ln40_2_fu_1195_p2;
reg   [63:0] add_ln40_2_reg_2315;
wire   [63:0] add_ln40_3_fu_1202_p2;
reg   [63:0] add_ln40_3_reg_2320;
wire   [63:0] add_ln40_4_fu_1209_p2;
reg   [63:0] add_ln40_4_reg_2325;
wire   [24:0] trunc_ln50_fu_1234_p1;
reg   [24:0] trunc_ln50_reg_2330;
wire   [24:0] trunc_ln50_1_fu_1238_p1;
reg   [24:0] trunc_ln50_1_reg_2335;
wire   [24:0] trunc_ln50_2_fu_1248_p1;
reg   [24:0] trunc_ln50_2_reg_2340;
wire   [63:0] add_ln50_4_fu_1252_p2;
reg   [63:0] add_ln50_4_reg_2345;
wire   [63:0] add_ln60_3_fu_1277_p2;
reg   [63:0] add_ln60_3_reg_2350;
wire   [63:0] add_ln61_fu_1284_p2;
reg   [63:0] add_ln61_reg_2355;
wire   [63:0] add_ln61_1_fu_1290_p2;
reg   [63:0] add_ln61_1_reg_2360;
wire   [24:0] trunc_ln61_fu_1296_p1;
reg   [24:0] trunc_ln61_reg_2365;
wire   [24:0] trunc_ln61_1_fu_1300_p1;
reg   [24:0] trunc_ln61_1_reg_2370;
wire   [24:0] trunc_ln62_2_fu_1330_p1;
reg   [24:0] trunc_ln62_2_reg_2375;
wire   [25:0] add_ln62_4_fu_1334_p2;
reg   [25:0] add_ln62_4_reg_2380;
wire   [25:0] trunc_ln62_3_fu_1340_p1;
reg   [25:0] trunc_ln62_3_reg_2385;
wire   [63:0] add_ln62_3_fu_1350_p2;
reg   [63:0] add_ln62_3_reg_2390;
wire   [63:0] mul202_fu_724_p2;
reg   [63:0] mul202_reg_2396;
wire   [63:0] mul211_fu_729_p2;
reg   [63:0] mul211_reg_2401;
wire   [63:0] mul221_fu_734_p2;
reg   [63:0] mul221_reg_2406;
wire   [63:0] mul229_fu_739_p2;
reg   [63:0] mul229_reg_2411;
wire   [63:0] mul237_fu_744_p2;
reg   [63:0] mul237_reg_2416;
wire   [63:0] mul246_fu_749_p2;
reg   [63:0] mul246_reg_2421;
wire   [63:0] mul254_fu_754_p2;
reg   [63:0] mul254_reg_2426;
wire   [63:0] mul262_fu_759_p2;
reg   [63:0] mul262_reg_2431;
wire   [63:0] mul2_fu_1399_p3;
reg   [63:0] mul2_reg_2436;
wire   [63:0] mul3_fu_1413_p3;
reg   [63:0] mul3_reg_2441;
wire   [63:0] mul290_fu_764_p2;
reg   [63:0] mul290_reg_2446;
wire   [63:0] mul299_fu_769_p2;
reg   [63:0] mul299_reg_2451;
wire   [63:0] mul4_fu_1422_p3;
reg   [63:0] mul4_reg_2456;
wire   [63:0] mul318_fu_774_p2;
reg   [63:0] mul318_reg_2461;
wire   [63:0] mul325_fu_779_p2;
reg   [63:0] mul325_reg_2466;
wire   [63:0] mul5_fu_1435_p3;
reg   [63:0] mul5_reg_2471;
wire   [63:0] mul344_fu_784_p2;
reg   [63:0] mul344_reg_2476;
wire   [63:0] mul353_fu_789_p2;
reg   [63:0] mul353_reg_2481;
wire   [63:0] mul360_fu_794_p2;
reg   [63:0] mul360_reg_2486;
wire   [63:0] mul369_fu_799_p2;
reg   [63:0] mul369_reg_2491;
wire   [24:0] trunc_ln61_2_fu_1459_p1;
reg   [24:0] trunc_ln61_2_reg_2496;
wire    ap_CS_fsm_state20;
wire   [63:0] add_ln61_3_fu_1463_p2;
reg   [63:0] add_ln61_3_reg_2501;
wire   [25:0] trunc_ln113_fu_1512_p1;
reg   [25:0] trunc_ln113_reg_2506;
wire    ap_CS_fsm_state21;
reg   [37:0] lshr_ln113_6_reg_2512;
reg   [24:0] trunc_ln113_10_reg_2517;
wire   [24:0] add_ln114_2_fu_1734_p2;
reg   [24:0] add_ln114_2_reg_2522;
wire   [25:0] add_ln115_2_fu_1740_p2;
reg   [25:0] add_ln115_2_reg_2528;
wire   [24:0] add_ln116_fu_1746_p2;
reg   [24:0] add_ln116_reg_2533;
wire   [25:0] add_ln117_fu_1752_p2;
reg   [25:0] add_ln117_reg_2538;
wire   [24:0] add_ln118_fu_1758_p2;
reg   [24:0] add_ln118_reg_2543;
wire   [25:0] add_ln119_fu_1774_p2;
reg   [25:0] add_ln119_reg_2548;
reg   [38:0] trunc_ln113_14_reg_2553;
wire    ap_CS_fsm_state22;
wire   [24:0] add_ln120_fu_1877_p2;
reg   [24:0] add_ln120_reg_2558;
wire   [25:0] add_ln121_fu_1883_p2;
reg   [25:0] add_ln121_reg_2563;
wire   [24:0] add_ln122_fu_1894_p2;
reg   [24:0] add_ln122_reg_2568;
reg   [0:0] tmp_reg_2573;
wire    ap_CS_fsm_state23;
reg   [2:0] arg1_r_address0;
reg    arg1_r_ce0;
reg    arg1_r_we0;
reg   [2:0] arg1_r_address1;
reg    arg1_r_ce1;
reg   [2:0] arg1_r_1_address0;
reg    arg1_r_1_ce0;
reg    arg1_r_1_we0;
reg   [2:0] arg1_r_1_address1;
reg    arg1_r_1_ce1;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [1:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
reg   [1:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
wire   [63:0] arr_q1;
reg   [1:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
wire   [63:0] arr_1_q0;
reg   [1:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
wire   [63:0] arr_1_q1;
reg   [1:0] arr_2_address0;
reg    arr_2_ce0;
reg    arr_2_we0;
reg   [63:0] arr_2_d0;
wire   [63:0] arr_2_q0;
reg   [1:0] arr_2_address1;
reg    arr_2_ce1;
reg    arr_2_we1;
wire   [63:0] arr_2_q1;
reg   [1:0] arr_3_address0;
reg    arr_3_ce0;
reg    arr_3_we0;
reg   [63:0] arr_3_d0;
wire   [63:0] arr_3_q0;
reg   [1:0] arr_3_address1;
reg    arr_3_ce1;
reg    arr_3_we1;
wire   [63:0] arr_3_q1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_BREADY;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_we0;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_d0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_we0;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_d0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_ce0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_ce1;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_ce0;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add371_126_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add371_126_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add239_124_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add239_124_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add301_122_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add301_122_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add33720_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add33720_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add27418_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add27418_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out1_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out2;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out2_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out3;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out3_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out4;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out4_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add20414_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add20414_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start_reg;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire  signed [63:0] sext_ln17_fu_854_p1;
wire  signed [63:0] sext_ln126_fu_2013_p1;
wire   [26:0] zext_ln113_1_fu_1913_p1;
wire   [26:0] zext_ln114_1_fu_1950_p1;
wire   [26:0] add_ln115_1_fu_1978_p2;
wire   [26:0] zext_ln116_fu_1985_p1;
wire   [26:0] zext_ln117_fu_1989_p1;
wire   [26:0] zext_ln118_fu_1993_p1;
wire   [26:0] zext_ln119_fu_1997_p1;
wire   [26:0] zext_ln120_fu_2001_p1;
wire   [26:0] zext_ln121_fu_2005_p1;
wire   [26:0] zext_ln122_fu_2009_p1;
wire   [31:0] mul_ln40_1_fu_600_p0;
wire   [62:0] zext_ln40_6_fu_876_p1;
wire   [31:0] mul_ln40_1_fu_600_p1;
wire   [31:0] mul_ln40_fu_604_p0;
wire   [31:0] mul_ln40_fu_604_p1;
wire   [31:0] mul_ln40_2_fu_608_p0;
wire   [31:0] mul_ln40_2_fu_608_p1;
wire   [62:0] zext_ln40_9_fu_934_p1;
wire   [31:0] mul_ln40_3_fu_612_p0;
wire   [31:0] mul_ln40_3_fu_612_p1;
wire   [62:0] zext_ln40_10_fu_955_p1;
wire   [31:0] mul_ln40_4_fu_616_p0;
wire   [31:0] mul_ln40_4_fu_616_p1;
wire   [62:0] zext_ln40_11_fu_976_p1;
wire   [31:0] mul_ln40_5_fu_620_p0;
wire   [31:0] mul_ln40_5_fu_620_p1;
wire   [31:0] mul_ln62_1_fu_624_p0;
wire   [31:0] mul_ln62_1_fu_624_p1;
wire   [31:0] mul2721428_fu_628_p0;
wire   [62:0] mul219_cast_fu_1394_p1;
wire   [31:0] mul2721428_fu_628_p1;
wire   [31:0] mul2821326_fu_632_p0;
wire   [62:0] mul244_cast_fu_1408_p1;
wire   [31:0] mul2821326_fu_632_p1;
wire   [31:0] mul3091224_fu_636_p0;
wire   [31:0] mul3091224_fu_636_p1;
wire   [31:0] mul3351122_fu_640_p0;
wire   [31:0] mul3351122_fu_640_p1;
wire   [31:0] mul_ln50_fu_644_p0;
wire   [63:0] zext_ln50_1_fu_1014_p1;
wire   [31:0] mul_ln50_fu_644_p1;
wire   [31:0] mul_ln50_1_fu_648_p0;
wire   [63:0] zext_ln50_2_fu_1029_p1;
wire   [31:0] mul_ln50_1_fu_648_p1;
wire   [63:0] zext_ln50_3_fu_1045_p1;
wire   [31:0] mul_ln50_2_fu_652_p0;
wire   [63:0] zext_ln40_5_fu_990_p1;
wire   [31:0] mul_ln50_2_fu_652_p1;
wire   [63:0] zext_ln50_4_fu_1056_p1;
wire   [31:0] mul_ln50_3_fu_656_p0;
wire   [63:0] zext_ln40_4_fu_968_p1;
wire   [31:0] mul_ln50_3_fu_656_p1;
wire   [63:0] zext_ln50_5_fu_1067_p1;
wire   [31:0] mul_ln50_4_fu_660_p0;
wire   [63:0] zext_ln40_3_fu_948_p1;
wire   [31:0] mul_ln50_4_fu_660_p1;
wire   [63:0] zext_ln50_6_fu_1080_p1;
wire   [31:0] mul157_fu_664_p0;
wire   [31:0] mul157_fu_664_p1;
wire   [31:0] mul_ln60_fu_668_p0;
wire   [31:0] mul_ln60_fu_668_p1;
wire   [31:0] mul_ln61_fu_672_p0;
wire   [31:0] mul_ln61_fu_672_p1;
wire   [31:0] mul_ln62_fu_676_p0;
wire   [31:0] mul_ln62_fu_676_p1;
wire   [31:0] mul_ln64_fu_680_p0;
wire   [31:0] mul_ln64_fu_680_p1;
wire   [31:0] mul_ln60_1_fu_684_p0;
wire   [31:0] mul_ln60_1_fu_684_p1;
wire   [31:0] mul_ln61_1_fu_688_p0;
wire   [31:0] mul_ln61_1_fu_688_p1;
wire   [31:0] mul_ln64_1_fu_692_p0;
wire   [31:0] mul_ln64_1_fu_692_p1;
wire   [63:0] zext_ln64_fu_1124_p1;
wire   [31:0] mul_ln60_2_fu_696_p0;
wire   [31:0] mul_ln60_2_fu_696_p1;
wire   [31:0] mul_ln61_2_fu_700_p0;
wire   [31:0] mul_ln61_2_fu_700_p1;
wire   [31:0] mul_ln62_2_fu_704_p0;
wire   [31:0] mul_ln62_2_fu_704_p1;
wire   [31:0] mul_ln64_2_fu_708_p0;
wire   [31:0] mul_ln64_2_fu_708_p1;
wire   [63:0] zext_ln64_1_fu_1138_p1;
wire   [31:0] mul_ln60_3_fu_712_p0;
wire   [31:0] mul_ln60_3_fu_712_p1;
wire   [31:0] mul_ln61_3_fu_716_p0;
wire   [31:0] mul_ln61_3_fu_716_p1;
wire   [31:0] mul_ln62_3_fu_720_p0;
wire   [31:0] mul_ln62_3_fu_720_p1;
wire   [31:0] mul202_fu_724_p0;
wire   [31:0] mul202_fu_724_p1;
wire   [31:0] mul211_fu_729_p0;
wire   [31:0] mul211_fu_729_p1;
wire   [31:0] mul221_fu_734_p0;
wire   [63:0] zext_ln40_1_fu_897_p1;
wire   [31:0] mul221_fu_734_p1;
wire   [63:0] conv220_fu_1360_p1;
wire   [31:0] mul229_fu_739_p0;
wire   [31:0] mul229_fu_739_p1;
wire   [31:0] mul237_fu_744_p0;
wire   [31:0] mul237_fu_744_p1;
wire   [63:0] conv236_fu_1372_p1;
wire   [31:0] mul246_fu_749_p0;
wire   [31:0] mul246_fu_749_p1;
wire   [31:0] mul254_fu_754_p0;
wire   [31:0] mul254_fu_754_p1;
wire   [31:0] mul262_fu_759_p0;
wire   [63:0] conv261_fu_1388_p1;
wire   [31:0] mul262_fu_759_p1;
wire   [31:0] mul290_fu_764_p0;
wire   [31:0] mul290_fu_764_p1;
wire   [31:0] mul299_fu_769_p0;
wire   [31:0] mul299_fu_769_p1;
wire   [31:0] mul318_fu_774_p0;
wire   [31:0] mul318_fu_774_p1;
wire   [31:0] mul325_fu_779_p0;
wire   [31:0] mul325_fu_779_p1;
wire   [31:0] mul344_fu_784_p0;
wire   [31:0] mul344_fu_784_p1;
wire   [31:0] mul353_fu_789_p0;
wire   [31:0] mul353_fu_789_p1;
wire   [31:0] mul360_fu_794_p0;
wire   [31:0] mul360_fu_794_p1;
wire   [31:0] mul369_fu_799_p0;
wire   [31:0] mul369_fu_799_p1;
reg  signed [31:0] grp_fu_804_p0;
reg   [6:0] grp_fu_804_p1;
wire   [6:0] mul219_fu_811_p1;
wire   [5:0] mul244_fu_817_p1;
wire   [6:0] mul316_fu_823_p1;
wire   [38:0] mul_ln113_fu_829_p0;
wire   [5:0] mul_ln113_fu_829_p1;
wire   [62:0] mul_ln40_1_fu_600_p2;
wire   [62:0] mul_ln40_fu_604_p2;
wire   [63:0] shl_ln40_1_fu_906_p3;
wire   [31:0] shl_ln50_fu_920_p2;
wire   [62:0] mul_ln40_2_fu_608_p2;
wire   [62:0] mul_ln40_3_fu_612_p2;
wire   [62:0] mul_ln40_4_fu_616_p2;
wire   [62:0] mul_ln40_5_fu_620_p2;
wire   [31:0] shl_ln50_1_fu_1040_p2;
wire   [31:0] shl_ln50_2_fu_1051_p2;
wire   [31:0] shl_ln50_3_fu_1062_p2;
wire   [31:0] shl_ln50_4_fu_1075_p2;
wire   [31:0] shl_ln60_fu_1091_p2;
wire   [62:0] mul_ln62_1_fu_624_p2;
wire   [31:0] shl_ln64_fu_1119_p2;
wire   [31:0] shl_ln64_1_fu_1132_p2;
wire   [63:0] mul_ln64_2_fu_708_p2;
wire   [63:0] shl_ln1_fu_889_p3;
wire   [63:0] mul_ln64_1_fu_692_p2;
wire   [63:0] add_ln64_1_fu_1151_p2;
wire   [63:0] mul_ln64_fu_680_p2;
wire   [63:0] add_ln64_fu_1145_p2;
wire   [63:0] add_ln64_3_fu_1157_p2;
wire   [31:0] shl_ln60_1_fu_1178_p2;
wire   [63:0] shl_ln40_2_fu_940_p3;
wire   [63:0] shl_ln40_3_fu_960_p3;
wire   [63:0] shl_ln40_4_fu_982_p3;
wire   [63:0] shl_ln40_5_fu_1006_p3;
wire   [63:0] mul_ln50_2_fu_652_p2;
wire   [63:0] mul_ln50_fu_644_p2;
wire   [63:0] mul_ln50_3_fu_656_p2;
wire   [63:0] mul_ln50_1_fu_648_p2;
wire   [63:0] add_ln50_1_fu_1222_p2;
wire   [63:0] mul_ln50_4_fu_660_p2;
wire   [63:0] add_ln50_fu_1216_p2;
wire   [63:0] add_ln50_2_fu_1228_p2;
wire   [63:0] add_ln50_3_fu_1242_p2;
wire   [63:0] mul_ln60_2_fu_696_p2;
wire   [63:0] mul_ln60_fu_668_p2;
wire   [63:0] mul_ln60_1_fu_684_p2;
wire   [63:0] add_ln60_1_fu_1265_p2;
wire   [63:0] mul_ln60_3_fu_712_p2;
wire   [63:0] add_ln60_2_fu_1271_p2;
wire   [63:0] add_ln60_fu_1259_p2;
wire   [63:0] mul_ln61_3_fu_716_p2;
wire   [63:0] mul_ln61_fu_672_p2;
wire   [63:0] mul_ln61_2_fu_700_p2;
wire   [63:0] mul_ln61_1_fu_688_p2;
wire   [63:0] mul157_fu_664_p2;
wire   [63:0] mul_ln62_2_fu_704_p2;
wire   [63:0] mul_ln62_3_fu_720_p2;
wire   [63:0] mul_ln62_fu_676_p2;
wire   [63:0] add_ln62_fu_1304_p2;
wire   [63:0] add_ln62_2_fu_1310_p2;
wire   [25:0] trunc_ln62_1_fu_1320_p1;
wire   [25:0] trunc_ln62_fu_1316_p1;
wire   [63:0] add_ln62_1_fu_1324_p2;
wire   [63:0] shl_ln4_fu_1111_p3;
wire   [63:0] add_ln62_5_fu_1344_p2;
wire   [31:0] empty_31_fu_1366_p2;
wire   [31:0] empty_32_fu_1382_p2;
wire   [62:0] mul2721428_fu_628_p2;
wire   [62:0] mul2821326_fu_632_p2;
wire   [62:0] mul3091224_fu_636_p2;
wire   [62:0] mul3351122_fu_640_p2;
wire   [31:0] empty_33_fu_1444_p2;
wire   [63:0] add_ln61_2_fu_1455_p2;
wire   [37:0] lshr_ln4_fu_1516_p4;
wire   [63:0] zext_ln113_2_fu_1526_p1;
wire   [63:0] add_ln113_fu_1544_p2;
wire   [38:0] lshr_ln113_1_fu_1550_p4;
wire   [63:0] zext_ln113_3_fu_1560_p1;
wire   [63:0] add_ln113_1_fu_1578_p2;
wire   [37:0] lshr_ln113_2_fu_1584_p4;
wire   [63:0] zext_ln113_4_fu_1594_p1;
wire   [63:0] add_ln113_2_fu_1612_p2;
wire   [38:0] lshr_ln113_3_fu_1618_p4;
wire   [63:0] zext_ln113_5_fu_1628_p1;
wire   [63:0] add_ln113_3_fu_1646_p2;
wire   [37:0] lshr_ln113_4_fu_1652_p4;
wire   [63:0] zext_ln113_6_fu_1662_p1;
wire   [63:0] add_ln113_4_fu_1680_p2;
wire   [38:0] lshr_ln113_5_fu_1685_p4;
wire   [63:0] zext_ln113_7_fu_1695_p1;
wire   [63:0] add_ln113_5_fu_1709_p2;
wire   [24:0] trunc_ln113_3_fu_1534_p4;
wire   [24:0] trunc_ln113_1_fu_1530_p1;
wire   [25:0] trunc_ln113_5_fu_1568_p4;
wire   [25:0] trunc_ln113_2_fu_1564_p1;
wire   [24:0] trunc_ln113_7_fu_1602_p4;
wire   [24:0] trunc_ln113_4_fu_1598_p1;
wire   [25:0] trunc_ln113_9_fu_1636_p4;
wire   [25:0] trunc_ln113_6_fu_1632_p1;
wire   [24:0] trunc_ln113_s_fu_1670_p4;
wire   [24:0] add_ln113_10_fu_1666_p2;
wire   [25:0] trunc_ln5_fu_1470_p3;
wire   [25:0] trunc_ln113_8_fu_1699_p4;
wire   [25:0] add_ln119_2_fu_1769_p2;
wire   [25:0] add_ln119_1_fu_1764_p2;
wire   [63:0] zext_ln113_8_fu_1792_p1;
wire   [63:0] add_ln113_6_fu_1795_p2;
wire   [38:0] lshr_ln113_7_fu_1800_p4;
wire   [63:0] zext_ln113_9_fu_1810_p1;
wire   [63:0] add_ln113_7_fu_1828_p2;
wire   [37:0] lshr_ln113_8_fu_1834_p4;
wire   [63:0] zext_ln113_10_fu_1844_p1;
wire   [63:0] add_ln113_8_fu_1858_p2;
wire   [24:0] add_ln120_1_fu_1873_p2;
wire   [24:0] add_ln61_4_fu_1784_p2;
wire   [25:0] trunc_ln113_12_fu_1818_p4;
wire   [25:0] trunc_ln113_11_fu_1814_p1;
wire   [24:0] trunc_ln113_13_fu_1848_p4;
wire   [24:0] add_ln122_1_fu_1889_p2;
wire   [24:0] add_ln50_5_fu_1780_p2;
wire   [43:0] mul_ln113_fu_829_p2;
wire   [25:0] trunc_ln113_15_fu_1904_p1;
wire   [25:0] add_ln113_9_fu_1908_p2;
wire   [43:0] zext_ln114_fu_1918_p1;
wire   [43:0] add_ln114_fu_1921_p2;
wire   [17:0] tmp_s_fu_1927_p4;
wire   [24:0] zext_ln114_3_fu_1941_p1;
wire   [24:0] add_ln114_1_fu_1945_p2;
wire   [25:0] zext_ln114_2_fu_1937_p1;
wire   [25:0] zext_ln115_fu_1955_p1;
wire   [25:0] add_ln115_fu_1958_p2;
wire   [26:0] zext_ln115_2_fu_1975_p1;
wire   [26:0] zext_ln115_1_fu_1972_p1;
reg   [33:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire   [63:0] mul157_fu_664_p00;
wire   [63:0] mul157_fu_664_p10;
wire   [63:0] mul211_fu_729_p00;
wire   [63:0] mul211_fu_729_p10;
wire   [63:0] mul246_fu_749_p00;
wire   [63:0] mul318_fu_774_p00;
wire   [63:0] mul318_fu_774_p10;
wire   [63:0] mul353_fu_789_p10;
wire   [63:0] mul369_fu_799_p10;
wire   [43:0] mul_ln113_fu_829_p00;
wire   [62:0] mul_ln40_1_fu_600_p10;
wire   [62:0] mul_ln40_5_fu_620_p10;
wire   [62:0] mul_ln40_fu_604_p10;
wire   [63:0] mul_ln50_fu_644_p10;
wire   [63:0] mul_ln60_1_fu_684_p10;
wire   [63:0] mul_ln60_3_fu_712_p10;
wire   [62:0] mul_ln62_1_fu_624_p00;
wire   [62:0] mul_ln62_1_fu_624_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_arg1_r_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arg1_r_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arg1_r_address0),
    .ce0(arg1_r_ce0),
    .we0(arg1_r_we0),
    .d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_d0),
    .q0(arg1_r_q0),
    .address1(arg1_r_address1),
    .ce1(arg1_r_ce1),
    .q1(arg1_r_q1)
);

fiat_25519_carry_square_arg1_r_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
arg1_r_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arg1_r_1_address0),
    .ce0(arg1_r_1_ce0),
    .we0(arg1_r_1_we0),
    .d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_d0),
    .q0(arg1_r_1_q0),
    .address1(arg1_r_1_address1),
    .ce1(arg1_r_1_ce1),
    .q1(arg1_r_1_q1)
);

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add239_124_out),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_2_address0),
    .ce0(arr_2_ce0),
    .we0(arr_2_we0),
    .d0(arr_2_d0),
    .q0(arr_2_q0),
    .address1(arr_2_address1),
    .ce1(arr_2_ce1),
    .we1(arr_2_we1),
    .d1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add27418_out),
    .q1(arr_2_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_3_address0),
    .ce0(arr_3_ce0),
    .we0(arr_3_we0),
    .d0(arr_3_d0),
    .q0(arr_3_q0),
    .address1(arr_3_address1),
    .ce1(arr_3_ce1),
    .we1(arr_3_we1),
    .d1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add301_122_out),
    .q1(arr_3_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_522(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_d0),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_d0),
    .arr_3_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_address0),
    .arr_3_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_ce0),
    .arr_3_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_we0),
    .arr_3_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln_reg_2089),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_ce0),
    .arg1_r_we0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_we0),
    .arg1_r_d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_d0),
    .arg1_r_1_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_address0),
    .arg1_r_1_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_ce0),
    .arg1_r_1_we0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_we0),
    .arg1_r_1_d0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_ready),
    .arr_3_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_address0),
    .arr_3_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_ce0),
    .arr_3_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_we0),
    .arr_3_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_d0),
    .arr_3_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_address1),
    .arr_3_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_ce1),
    .arr_3_q1(arr_3_q1),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_d0),
    .arr_2_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_address1),
    .arr_2_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_ce1),
    .arr_2_q1(arr_2_q1),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_address0),
    .arg1_r_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_ce0),
    .arg1_r_q0(arg1_r_q0),
    .arg1_r_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_address1),
    .arg1_r_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_ce1),
    .arg1_r_q1(arg1_r_q1),
    .conv17(mul16_reg_2117),
    .arg1_r_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_address0),
    .arg1_r_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_ce0),
    .arg1_r_1_q0(arg1_r_1_q0),
    .arg1_r_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_address1),
    .arg1_r_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_ce1),
    .arg1_r_1_q1(arg1_r_1_q1),
    .zext_ln30_2(mul16_reg_2117)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_ready),
    .add_ln40(add_ln40_reg_2290),
    .add_ln40_1(add_ln40_1_reg_2310),
    .add_ln40_3(add_ln40_3_reg_2320),
    .add_ln40_4(add_ln40_4_reg_2325),
    .add_ln40_2(add_ln40_2_reg_2315),
    .add_ln60_3(add_ln60_3_reg_2350),
    .mul211(mul211_reg_2401),
    .mul202(mul202_reg_2396),
    .mul254(mul254_reg_2426),
    .mul262(mul262_reg_2431),
    .mul2(mul2_reg_2436),
    .mul246(mul246_reg_2421),
    .mul5(mul5_reg_2471),
    .mul325(mul325_reg_2466),
    .mul4(mul4_reg_2456),
    .mul318(mul318_reg_2461),
    .mul344(mul344_reg_2476),
    .mul353(mul353_reg_2481),
    .mul360(mul360_reg_2486),
    .mul369(mul369_reg_2491),
    .mul3(mul3_reg_2441),
    .mul290(mul290_reg_2446),
    .mul299(mul299_reg_2451),
    .mul221(mul221_reg_2406),
    .mul237(mul237_reg_2416),
    .mul229(mul229_reg_2411),
    .add371_126_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add371_126_out),
    .add371_126_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add371_126_out_ap_vld),
    .add239_124_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add239_124_out),
    .add239_124_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add239_124_out_ap_vld),
    .add301_122_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add301_122_out),
    .add301_122_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add301_122_out_ap_vld),
    .add33720_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add33720_out),
    .add33720_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add33720_out_ap_vld),
    .add27418_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add27418_out),
    .add27418_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add27418_out_ap_vld),
    .p_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out),
    .p_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out_ap_vld),
    .p_out1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out1),
    .p_out1_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out1_ap_vld),
    .p_out2(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out2),
    .p_out2_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out2_ap_vld),
    .p_out3(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out3),
    .p_out3_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out3_ap_vld),
    .p_out4(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out4),
    .p_out4_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out4_ap_vld),
    .add20414_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add20414_out),
    .add20414_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add20414_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln7_reg_2095),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U68(
    .din0(mul_ln40_1_fu_600_p0),
    .din1(mul_ln40_1_fu_600_p1),
    .dout(mul_ln40_1_fu_600_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U69(
    .din0(mul_ln40_fu_604_p0),
    .din1(mul_ln40_fu_604_p1),
    .dout(mul_ln40_fu_604_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U70(
    .din0(mul_ln40_2_fu_608_p0),
    .din1(mul_ln40_2_fu_608_p1),
    .dout(mul_ln40_2_fu_608_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U71(
    .din0(mul_ln40_3_fu_612_p0),
    .din1(mul_ln40_3_fu_612_p1),
    .dout(mul_ln40_3_fu_612_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U72(
    .din0(mul_ln40_4_fu_616_p0),
    .din1(mul_ln40_4_fu_616_p1),
    .dout(mul_ln40_4_fu_616_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U73(
    .din0(mul_ln40_5_fu_620_p0),
    .din1(mul_ln40_5_fu_620_p1),
    .dout(mul_ln40_5_fu_620_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U74(
    .din0(mul_ln62_1_fu_624_p0),
    .din1(mul_ln62_1_fu_624_p1),
    .dout(mul_ln62_1_fu_624_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U75(
    .din0(mul2721428_fu_628_p0),
    .din1(mul2721428_fu_628_p1),
    .dout(mul2721428_fu_628_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U76(
    .din0(mul2821326_fu_632_p0),
    .din1(mul2821326_fu_632_p1),
    .dout(mul2821326_fu_632_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U77(
    .din0(mul3091224_fu_636_p0),
    .din1(mul3091224_fu_636_p1),
    .dout(mul3091224_fu_636_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U78(
    .din0(mul3351122_fu_640_p0),
    .din1(mul3351122_fu_640_p1),
    .dout(mul3351122_fu_640_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln50_fu_644_p0),
    .din1(mul_ln50_fu_644_p1),
    .dout(mul_ln50_fu_644_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln50_1_fu_648_p0),
    .din1(mul_ln50_1_fu_648_p1),
    .dout(mul_ln50_1_fu_648_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln50_2_fu_652_p0),
    .din1(mul_ln50_2_fu_652_p1),
    .dout(mul_ln50_2_fu_652_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln50_3_fu_656_p0),
    .din1(mul_ln50_3_fu_656_p1),
    .dout(mul_ln50_3_fu_656_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln50_4_fu_660_p0),
    .din1(mul_ln50_4_fu_660_p1),
    .dout(mul_ln50_4_fu_660_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul157_fu_664_p0),
    .din1(mul157_fu_664_p1),
    .dout(mul157_fu_664_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln60_fu_668_p0),
    .din1(mul_ln60_fu_668_p1),
    .dout(mul_ln60_fu_668_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln61_fu_672_p0),
    .din1(mul_ln61_fu_672_p1),
    .dout(mul_ln61_fu_672_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln62_fu_676_p0),
    .din1(mul_ln62_fu_676_p1),
    .dout(mul_ln62_fu_676_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln64_fu_680_p0),
    .din1(mul_ln64_fu_680_p1),
    .dout(mul_ln64_fu_680_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln60_1_fu_684_p0),
    .din1(mul_ln60_1_fu_684_p1),
    .dout(mul_ln60_1_fu_684_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln61_1_fu_688_p0),
    .din1(mul_ln61_1_fu_688_p1),
    .dout(mul_ln61_1_fu_688_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul_ln64_1_fu_692_p0),
    .din1(mul_ln64_1_fu_692_p1),
    .dout(mul_ln64_1_fu_692_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln60_2_fu_696_p0),
    .din1(mul_ln60_2_fu_696_p1),
    .dout(mul_ln60_2_fu_696_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln61_2_fu_700_p0),
    .din1(mul_ln61_2_fu_700_p1),
    .dout(mul_ln61_2_fu_700_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln62_2_fu_704_p0),
    .din1(mul_ln62_2_fu_704_p1),
    .dout(mul_ln62_2_fu_704_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul_ln64_2_fu_708_p0),
    .din1(mul_ln64_2_fu_708_p1),
    .dout(mul_ln64_2_fu_708_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul_ln60_3_fu_712_p0),
    .din1(mul_ln60_3_fu_712_p1),
    .dout(mul_ln60_3_fu_712_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul_ln61_3_fu_716_p0),
    .din1(mul_ln61_3_fu_716_p1),
    .dout(mul_ln61_3_fu_716_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul_ln62_3_fu_720_p0),
    .din1(mul_ln62_3_fu_720_p1),
    .dout(mul_ln62_3_fu_720_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U99(
    .din0(mul202_fu_724_p0),
    .din1(mul202_fu_724_p1),
    .dout(mul202_fu_724_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U100(
    .din0(mul211_fu_729_p0),
    .din1(mul211_fu_729_p1),
    .dout(mul211_fu_729_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U101(
    .din0(mul221_fu_734_p0),
    .din1(mul221_fu_734_p1),
    .dout(mul221_fu_734_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U102(
    .din0(mul229_fu_739_p0),
    .din1(mul229_fu_739_p1),
    .dout(mul229_fu_739_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(mul237_fu_744_p0),
    .din1(mul237_fu_744_p1),
    .dout(mul237_fu_744_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul246_fu_749_p0),
    .din1(mul246_fu_749_p1),
    .dout(mul246_fu_749_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul254_fu_754_p0),
    .din1(mul254_fu_754_p1),
    .dout(mul254_fu_754_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul262_fu_759_p0),
    .din1(mul262_fu_759_p1),
    .dout(mul262_fu_759_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul290_fu_764_p0),
    .din1(mul290_fu_764_p1),
    .dout(mul290_fu_764_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul299_fu_769_p0),
    .din1(mul299_fu_769_p1),
    .dout(mul299_fu_769_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul318_fu_774_p0),
    .din1(mul318_fu_774_p1),
    .dout(mul318_fu_774_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U110(
    .din0(mul325_fu_779_p0),
    .din1(mul325_fu_779_p1),
    .dout(mul325_fu_779_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(mul344_fu_784_p0),
    .din1(mul344_fu_784_p1),
    .dout(mul344_fu_784_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul353_fu_789_p0),
    .din1(mul353_fu_789_p1),
    .dout(mul353_fu_789_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul360_fu_794_p0),
    .din1(mul360_fu_794_p1),
    .dout(mul360_fu_794_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul369_fu_799_p0),
    .din1(mul369_fu_799_p1),
    .dout(mul369_fu_799_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U115(
    .din0(grp_fu_804_p0),
    .din1(grp_fu_804_p1),
    .dout(grp_fu_804_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U116(
    .din0(arg1_r_1_q1),
    .din1(mul219_fu_811_p1),
    .dout(mul219_fu_811_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U117(
    .din0(arg1_r_q1),
    .din1(mul244_fu_817_p1),
    .dout(mul244_fu_817_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U118(
    .din0(arg1_r_1_q0),
    .din1(mul316_fu_823_p1),
    .dout(mul316_fu_823_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U119(
    .din0(mul_ln113_fu_829_p0),
    .din1(mul_ln113_fu_829_p1),
    .dout(mul_ln113_fu_829_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln114_2_reg_2522 <= add_ln114_2_fu_1734_p2;
        add_ln115_2_reg_2528 <= add_ln115_2_fu_1740_p2;
        add_ln116_reg_2533 <= add_ln116_fu_1746_p2;
        add_ln117_reg_2538 <= add_ln117_fu_1752_p2;
        add_ln118_reg_2543 <= add_ln118_fu_1758_p2;
        add_ln119_reg_2548 <= add_ln119_fu_1774_p2;
        lshr_ln113_6_reg_2512 <= {{add_ln113_5_fu_1709_p2[63:26]}};
        trunc_ln113_10_reg_2517 <= {{add_ln113_5_fu_1709_p2[50:26]}};
        trunc_ln113_reg_2506 <= trunc_ln113_fu_1512_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln120_reg_2558 <= add_ln120_fu_1877_p2;
        add_ln121_reg_2563 <= add_ln121_fu_1883_p2;
        add_ln122_reg_2568 <= add_ln122_fu_1894_p2;
        trunc_ln113_14_reg_2553 <= {{add_ln113_8_fu_1858_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln40_1_reg_2310 <= add_ln40_1_fu_1188_p2;
        add_ln40_2_reg_2315 <= add_ln40_2_fu_1195_p2;
        add_ln40_3_reg_2320 <= add_ln40_3_fu_1202_p2;
        add_ln40_4_reg_2325 <= add_ln40_4_fu_1209_p2;
        add_ln40_reg_2290 <= add_ln40_fu_914_p2;
        add_ln50_4_reg_2345 <= add_ln50_4_fu_1252_p2;
        add_ln60_3_reg_2350 <= add_ln60_3_fu_1277_p2;
        add_ln61_1_reg_2360 <= add_ln61_1_fu_1290_p2;
        add_ln61_reg_2355 <= add_ln61_fu_1284_p2;
        add_ln62_3_reg_2390 <= add_ln62_3_fu_1350_p2;
        add_ln62_4_reg_2380 <= add_ln62_4_fu_1334_p2;
        add_ln64_2_reg_2305 <= add_ln64_2_fu_1171_p2;
        mul202_reg_2396 <= mul202_fu_724_p2;
        mul211_reg_2401 <= mul211_fu_729_p2;
        mul221_reg_2406 <= mul221_fu_734_p2;
        mul229_reg_2411 <= mul229_fu_739_p2;
        mul237_reg_2416 <= mul237_fu_744_p2;
        mul246_reg_2421 <= mul246_fu_749_p2;
        mul254_reg_2426 <= mul254_fu_754_p2;
        mul262_reg_2431 <= mul262_fu_759_p2;
        mul290_reg_2446 <= mul290_fu_764_p2;
        mul299_reg_2451 <= mul299_fu_769_p2;
        mul2_reg_2436[63 : 1] <= mul2_fu_1399_p3[63 : 1];
        mul318_reg_2461 <= mul318_fu_774_p2;
        mul325_reg_2466 <= mul325_fu_779_p2;
        mul344_reg_2476 <= mul344_fu_784_p2;
        mul353_reg_2481 <= mul353_fu_789_p2;
        mul360_reg_2486 <= mul360_fu_794_p2;
        mul369_reg_2491 <= mul369_fu_799_p2;
        mul3_reg_2441[63 : 1] <= mul3_fu_1413_p3[63 : 1];
        mul4_reg_2456[63 : 1] <= mul4_fu_1422_p3[63 : 1];
        mul5_reg_2471[63 : 1] <= mul5_fu_1435_p3[63 : 1];
        trunc_ln50_1_reg_2335 <= trunc_ln50_1_fu_1238_p1;
        trunc_ln50_2_reg_2340 <= trunc_ln50_2_fu_1248_p1;
        trunc_ln50_reg_2330 <= trunc_ln50_fu_1234_p1;
        trunc_ln61_1_reg_2370 <= trunc_ln61_1_fu_1300_p1;
        trunc_ln61_reg_2365 <= trunc_ln61_fu_1296_p1;
        trunc_ln62_2_reg_2375 <= trunc_ln62_2_fu_1330_p1;
        trunc_ln62_3_reg_2385 <= trunc_ln62_3_fu_1340_p1;
        trunc_ln64_1_reg_2300 <= trunc_ln64_1_fu_1167_p1;
        trunc_ln64_reg_2295 <= trunc_ln64_fu_1163_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln61_3_reg_2501 <= add_ln61_3_fu_1463_p2;
        trunc_ln61_2_reg_2496 <= trunc_ln61_2_fu_1459_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arg1_r_1_load_2_reg_2195 <= arg1_r_1_q1;
        arg1_r_1_load_3_reg_2252 <= arg1_r_1_q0;
        arg1_r_load_2_reg_2203 <= arg1_r_q1;
        arg1_r_load_3_reg_2260 <= arg1_r_q0;
        arr_load_reg_2210 <= arr_q0;
        mul219_reg_2267 <= mul219_fu_811_p2;
        mul244_reg_2273 <= mul244_fu_817_p2;
        mul316_reg_2279 <= mul316_fu_823_p2;
        mul45_reg_2189 <= grp_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arg1_r_1_load_reg_2111 <= arg1_r_1_q0;
        mul16_reg_2117 <= grp_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_load_reg_2129 <= arg1_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_reg_2573 <= add_ln115_fu_1958_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln7_reg_2095 <= {{out1[63:2]}};
        trunc_ln_reg_2089 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arg1_r_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        arg1_r_1_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_1_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_address0;
    end else begin
        arg1_r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arg1_r_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_1_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_address1;
    end else begin
        arg1_r_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state12))) begin
        arg1_r_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_1_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_ce0;
    end else begin
        arg1_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arg1_r_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_1_ce1;
    end else begin
        arg1_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_1_we0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_1_we0;
    end else begin
        arg1_r_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arg1_r_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arg1_r_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_address0;
    end else begin
        arg1_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arg1_r_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arg1_r_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_address1;
    end else begin
        arg1_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        arg1_r_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_ce0;
    end else begin
        arg1_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arg1_r_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arg1_r_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arg1_r_ce1;
    end else begin
        arg1_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        arg1_r_we0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_arg1_r_we0;
    end else begin
        arg1_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = arr_1_addr_2_reg_2247;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_address1 = arr_1_addr_1_reg_2215;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_d0 = add_ln61_3_fu_1463_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d0 = add_ln50_4_fu_1252_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_address0 = arr_2_addr_reg_2178;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_address0;
    end else begin
        arr_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_2_address1 = arr_2_addr_1_reg_2220;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_2_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_address1;
    end else begin
        arr_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)))) begin
        arr_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_ce0;
    end else begin
        arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_2_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_ce1;
    end else begin
        arr_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_d0 = add_ln62_3_reg_2390;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_d0;
    end else begin
        arr_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        arr_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_2_we0;
    end else begin
        arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_2_we1 = 1'b1;
    end else begin
        arr_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_3_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_3_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_3_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_address0;
    end else begin
        arr_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_3_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_3_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_3_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_address1;
    end else begin
        arr_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_3_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_ce0;
    end else begin
        arr_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_3_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_ce1;
    end else begin
        arr_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_3_d0 = add_ln64_2_fu_1171_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_3_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_d0;
    end else begin
        arr_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_3_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_3_we0;
    end else begin
        arr_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_3_we1 = 1'b1;
    end else begin
        arr_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state18))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add33720_out;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add20414_out;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_d1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add371_126_out;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_522_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_804_p0 = arg1_r_load_reg_2129;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_804_p0 = arg1_r_1_q0;
    end else begin
        grp_fu_804_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_804_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_804_p1 = 32'd38;
    end else begin
        grp_fu_804_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_854_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWADDR = sext_ln126_fu_2013_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address1 = 64'd0;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d0 = zext_ln122_fu_2009_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d0 = zext_ln120_fu_2001_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d0 = zext_ln118_fu_1993_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d0 = zext_ln116_fu_1985_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d0 = zext_ln114_1_fu_1950_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_d1 = zext_ln121_fu_2005_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_d1 = zext_ln119_fu_1997_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_d1 = zext_ln117_fu_1989_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d1 = add_ln115_1_fu_1978_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d1 = zext_ln113_1_fu_1913_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln113_10_fu_1666_p2 = (trunc_ln64_1_reg_2300 + trunc_ln64_reg_2295);

assign add_ln113_1_fu_1578_p2 = (zext_ln113_3_fu_1560_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out2);

assign add_ln113_2_fu_1612_p2 = (zext_ln113_4_fu_1594_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out1);

assign add_ln113_3_fu_1646_p2 = (zext_ln113_5_fu_1628_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out);

assign add_ln113_4_fu_1680_p2 = (zext_ln113_6_fu_1662_p1 + add_ln64_2_reg_2305);

assign add_ln113_5_fu_1709_p2 = (zext_ln113_7_fu_1695_p1 + add_ln62_3_reg_2390);

assign add_ln113_6_fu_1795_p2 = (zext_ln113_8_fu_1792_p1 + add_ln61_3_reg_2501);

assign add_ln113_7_fu_1828_p2 = (zext_ln113_9_fu_1810_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add20414_out);

assign add_ln113_8_fu_1858_p2 = (zext_ln113_10_fu_1844_p1 + add_ln50_4_reg_2345);

assign add_ln113_9_fu_1908_p2 = (trunc_ln113_15_fu_1904_p1 + trunc_ln113_reg_2506);

assign add_ln113_fu_1544_p2 = (zext_ln113_2_fu_1526_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out3);

assign add_ln114_1_fu_1945_p2 = (zext_ln114_3_fu_1941_p1 + add_ln114_2_reg_2522);

assign add_ln114_2_fu_1734_p2 = (trunc_ln113_3_fu_1534_p4 + trunc_ln113_1_fu_1530_p1);

assign add_ln114_fu_1921_p2 = (mul_ln113_fu_829_p2 + zext_ln114_fu_1918_p1);

assign add_ln115_1_fu_1978_p2 = (zext_ln115_2_fu_1975_p1 + zext_ln115_1_fu_1972_p1);

assign add_ln115_2_fu_1740_p2 = (trunc_ln113_5_fu_1568_p4 + trunc_ln113_2_fu_1564_p1);

assign add_ln115_fu_1958_p2 = (zext_ln114_2_fu_1937_p1 + zext_ln115_fu_1955_p1);

assign add_ln116_fu_1746_p2 = (trunc_ln113_7_fu_1602_p4 + trunc_ln113_4_fu_1598_p1);

assign add_ln117_fu_1752_p2 = (trunc_ln113_9_fu_1636_p4 + trunc_ln113_6_fu_1632_p1);

assign add_ln118_fu_1758_p2 = (trunc_ln113_s_fu_1670_p4 + add_ln113_10_fu_1666_p2);

assign add_ln119_1_fu_1764_p2 = (add_ln62_4_reg_2380 + trunc_ln5_fu_1470_p3);

assign add_ln119_2_fu_1769_p2 = (trunc_ln62_3_reg_2385 + trunc_ln113_8_fu_1699_p4);

assign add_ln119_fu_1774_p2 = (add_ln119_2_fu_1769_p2 + add_ln119_1_fu_1764_p2);

assign add_ln120_1_fu_1873_p2 = (trunc_ln61_2_reg_2496 + trunc_ln113_10_reg_2517);

assign add_ln120_fu_1877_p2 = (add_ln120_1_fu_1873_p2 + add_ln61_4_fu_1784_p2);

assign add_ln121_fu_1883_p2 = (trunc_ln113_12_fu_1818_p4 + trunc_ln113_11_fu_1814_p1);

assign add_ln122_1_fu_1889_p2 = (trunc_ln50_2_reg_2340 + trunc_ln113_13_fu_1848_p4);

assign add_ln122_fu_1894_p2 = (add_ln122_1_fu_1889_p2 + add_ln50_5_fu_1780_p2);

assign add_ln40_1_fu_1188_p2 = (arr_1_q1 + shl_ln40_2_fu_940_p3);

assign add_ln40_2_fu_1195_p2 = (arr_2_q1 + shl_ln40_3_fu_960_p3);

assign add_ln40_3_fu_1202_p2 = (arr_3_q0 + shl_ln40_4_fu_982_p3);

assign add_ln40_4_fu_1209_p2 = (arr_q1 + shl_ln40_5_fu_1006_p3);

assign add_ln40_fu_914_p2 = (arr_load_reg_2210 + shl_ln40_1_fu_906_p3);

assign add_ln50_1_fu_1222_p2 = (mul_ln50_3_fu_656_p2 + mul_ln50_1_fu_648_p2);

assign add_ln50_2_fu_1228_p2 = (add_ln50_1_fu_1222_p2 + mul_ln50_4_fu_660_p2);

assign add_ln50_3_fu_1242_p2 = (add_ln50_2_fu_1228_p2 + add_ln50_fu_1216_p2);

assign add_ln50_4_fu_1252_p2 = (arr_1_q0 + add_ln50_3_fu_1242_p2);

assign add_ln50_5_fu_1780_p2 = (trunc_ln50_1_reg_2335 + trunc_ln50_reg_2330);

assign add_ln50_fu_1216_p2 = (mul_ln50_2_fu_652_p2 + mul_ln50_fu_644_p2);

assign add_ln60_1_fu_1265_p2 = (mul_ln60_fu_668_p2 + mul_ln60_1_fu_684_p2);

assign add_ln60_2_fu_1271_p2 = (add_ln60_1_fu_1265_p2 + mul_ln60_3_fu_712_p2);

assign add_ln60_3_fu_1277_p2 = (add_ln60_2_fu_1271_p2 + add_ln60_fu_1259_p2);

assign add_ln60_fu_1259_p2 = (arr_q0 + mul_ln60_2_fu_696_p2);

assign add_ln61_1_fu_1290_p2 = (mul_ln61_2_fu_700_p2 + mul_ln61_1_fu_688_p2);

assign add_ln61_2_fu_1455_p2 = (add_ln61_1_reg_2360 + add_ln61_reg_2355);

assign add_ln61_3_fu_1463_p2 = (arr_1_q1 + add_ln61_2_fu_1455_p2);

assign add_ln61_4_fu_1784_p2 = (trunc_ln61_1_reg_2370 + trunc_ln61_reg_2365);

assign add_ln61_fu_1284_p2 = (mul_ln61_3_fu_716_p2 + mul_ln61_fu_672_p2);

assign add_ln62_1_fu_1324_p2 = (add_ln62_2_fu_1310_p2 + add_ln62_fu_1304_p2);

assign add_ln62_2_fu_1310_p2 = (mul_ln62_3_fu_720_p2 + mul_ln62_fu_676_p2);

assign add_ln62_3_fu_1350_p2 = (add_ln62_5_fu_1344_p2 + arr_2_q0);

assign add_ln62_4_fu_1334_p2 = (trunc_ln62_1_fu_1320_p1 + trunc_ln62_fu_1316_p1);

assign add_ln62_5_fu_1344_p2 = (add_ln62_1_fu_1324_p2 + shl_ln4_fu_1111_p3);

assign add_ln62_fu_1304_p2 = (mul157_fu_664_p2 + mul_ln62_2_fu_704_p2);

assign add_ln64_1_fu_1151_p2 = (shl_ln1_fu_889_p3 + mul_ln64_1_fu_692_p2);

assign add_ln64_2_fu_1171_p2 = (add_ln64_3_fu_1157_p2 + add_ln64_fu_1145_p2);

assign add_ln64_3_fu_1157_p2 = (add_ln64_1_fu_1151_p2 + mul_ln64_fu_680_p2);

assign add_ln64_fu_1145_p2 = (arr_3_q1 + mul_ln64_2_fu_708_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_1_addr_1_reg_2215 = 64'd1;

assign arr_1_addr_2_reg_2247 = 64'd2;

assign arr_2_addr_1_reg_2220 = 64'd1;

assign arr_2_addr_reg_2178 = 64'd0;

assign conv220_fu_1360_p1 = mul219_reg_2267;

assign conv236_fu_1372_p1 = empty_31_fu_1366_p2;

assign conv261_fu_1388_p1 = empty_32_fu_1382_p2;

assign empty_31_fu_1366_p2 = arg1_r_q0 << 32'd1;

assign empty_32_fu_1382_p2 = arg1_r_1_q1 << 32'd1;

assign empty_33_fu_1444_p2 = arg1_r_1_q0 << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_522_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_530_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_592_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_539_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_ap_start_reg;

assign lshr_ln113_1_fu_1550_p4 = {{add_ln113_fu_1544_p2[63:25]}};

assign lshr_ln113_2_fu_1584_p4 = {{add_ln113_1_fu_1578_p2[63:26]}};

assign lshr_ln113_3_fu_1618_p4 = {{add_ln113_2_fu_1612_p2[63:25]}};

assign lshr_ln113_4_fu_1652_p4 = {{add_ln113_3_fu_1646_p2[63:26]}};

assign lshr_ln113_5_fu_1685_p4 = {{add_ln113_4_fu_1680_p2[63:25]}};

assign lshr_ln113_7_fu_1800_p4 = {{add_ln113_6_fu_1795_p2[63:25]}};

assign lshr_ln113_8_fu_1834_p4 = {{add_ln113_7_fu_1828_p2[63:26]}};

assign lshr_ln4_fu_1516_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out4[63:26]}};

assign mul157_fu_664_p0 = mul157_fu_664_p00;

assign mul157_fu_664_p00 = mul45_reg_2189;

assign mul157_fu_664_p1 = mul157_fu_664_p10;

assign mul157_fu_664_p10 = $unsigned(arg1_r_load_reg_2129);

assign mul202_fu_724_p0 = zext_ln40_3_fu_948_p1;

assign mul202_fu_724_p1 = zext_ln40_3_fu_948_p1;

assign mul211_fu_729_p0 = mul211_fu_729_p00;

assign mul211_fu_729_p00 = mul16_reg_2117;

assign mul211_fu_729_p1 = mul211_fu_729_p10;

assign mul211_fu_729_p10 = $unsigned(arg1_r_1_load_reg_2111);

assign mul219_cast_fu_1394_p1 = mul219_reg_2267;

assign mul219_fu_811_p1 = 32'd38;

assign mul221_fu_734_p0 = zext_ln40_1_fu_897_p1;

assign mul221_fu_734_p1 = conv220_fu_1360_p1;

assign mul229_fu_739_p0 = zext_ln50_1_fu_1014_p1;

assign mul229_fu_739_p1 = zext_ln64_1_fu_1138_p1;

assign mul237_fu_744_p0 = zext_ln50_2_fu_1029_p1;

assign mul237_fu_744_p1 = conv236_fu_1372_p1;

assign mul244_cast_fu_1408_p1 = mul244_reg_2273;

assign mul244_fu_817_p1 = 32'd19;

assign mul246_fu_749_p0 = mul246_fu_749_p00;

assign mul246_fu_749_p00 = mul244_reg_2273;

assign mul246_fu_749_p1 = zext_ln40_1_fu_897_p1;

assign mul254_fu_754_p0 = zext_ln50_1_fu_1014_p1;

assign mul254_fu_754_p1 = conv236_fu_1372_p1;

assign mul262_fu_759_p0 = conv261_fu_1388_p1;

assign mul262_fu_759_p1 = zext_ln50_2_fu_1029_p1;

assign mul2721428_fu_628_p0 = mul219_cast_fu_1394_p1;

assign mul2721428_fu_628_p1 = zext_ln40_9_fu_934_p1;

assign mul2821326_fu_632_p0 = mul244_cast_fu_1408_p1;

assign mul2821326_fu_632_p1 = zext_ln40_9_fu_934_p1;

assign mul290_fu_764_p0 = conv261_fu_1388_p1;

assign mul290_fu_764_p1 = zext_ln50_1_fu_1014_p1;

assign mul299_fu_769_p0 = zext_ln40_3_fu_948_p1;

assign mul299_fu_769_p1 = conv220_fu_1360_p1;

assign mul2_fu_1399_p3 = {{mul2721428_fu_628_p2}, {1'd0}};

assign mul3091224_fu_636_p0 = mul244_cast_fu_1408_p1;

assign mul3091224_fu_636_p1 = zext_ln40_10_fu_955_p1;

assign mul316_fu_823_p1 = 32'd38;

assign mul318_fu_774_p0 = mul318_fu_774_p00;

assign mul318_fu_774_p00 = mul316_reg_2279;

assign mul318_fu_774_p1 = mul318_fu_774_p10;

assign mul318_fu_774_p10 = $unsigned(arg1_r_1_load_3_reg_2252);

assign mul325_fu_779_p0 = zext_ln50_1_fu_1014_p1;

assign mul325_fu_779_p1 = zext_ln50_1_fu_1014_p1;

assign mul3351122_fu_640_p0 = mul219_cast_fu_1394_p1;

assign mul3351122_fu_640_p1 = zext_ln40_11_fu_976_p1;

assign mul344_fu_784_p0 = zext_ln50_1_fu_1014_p1;

assign mul344_fu_784_p1 = zext_ln64_fu_1124_p1;

assign mul353_fu_789_p0 = zext_ln50_2_fu_1029_p1;

assign mul353_fu_789_p1 = mul353_fu_789_p10;

assign mul353_fu_789_p10 = empty_33_fu_1444_p2;

assign mul360_fu_794_p0 = zext_ln40_5_fu_990_p1;

assign mul360_fu_794_p1 = zext_ln40_5_fu_990_p1;

assign mul369_fu_799_p0 = conv220_fu_1360_p1;

assign mul369_fu_799_p1 = mul369_fu_799_p10;

assign mul369_fu_799_p10 = $unsigned(arg1_r_1_load_2_reg_2195);

assign mul3_fu_1413_p3 = {{mul2821326_fu_632_p2}, {1'd0}};

assign mul4_fu_1422_p3 = {{mul3091224_fu_636_p2}, {1'd0}};

assign mul5_fu_1435_p3 = {{mul3351122_fu_640_p2}, {1'd0}};

assign mul_ln113_fu_829_p0 = mul_ln113_fu_829_p00;

assign mul_ln113_fu_829_p00 = trunc_ln113_14_reg_2553;

assign mul_ln113_fu_829_p1 = 44'd19;

assign mul_ln40_1_fu_600_p0 = zext_ln40_6_fu_876_p1;

assign mul_ln40_1_fu_600_p1 = mul_ln40_1_fu_600_p10;

assign mul_ln40_1_fu_600_p10 = $unsigned(arg1_r_1_load_2_reg_2195);

assign mul_ln40_2_fu_608_p0 = zext_ln40_6_fu_876_p1;

assign mul_ln40_2_fu_608_p1 = zext_ln40_9_fu_934_p1;

assign mul_ln40_3_fu_612_p0 = zext_ln40_6_fu_876_p1;

assign mul_ln40_3_fu_612_p1 = zext_ln40_10_fu_955_p1;

assign mul_ln40_4_fu_616_p0 = zext_ln40_6_fu_876_p1;

assign mul_ln40_4_fu_616_p1 = zext_ln40_11_fu_976_p1;

assign mul_ln40_5_fu_620_p0 = zext_ln40_6_fu_876_p1;

assign mul_ln40_5_fu_620_p1 = mul_ln40_5_fu_620_p10;

assign mul_ln40_5_fu_620_p10 = arg1_r_q0;

assign mul_ln40_fu_604_p0 = zext_ln40_6_fu_876_p1;

assign mul_ln40_fu_604_p1 = mul_ln40_fu_604_p10;

assign mul_ln40_fu_604_p10 = $unsigned(arg1_r_load_2_reg_2203);

assign mul_ln50_1_fu_648_p0 = zext_ln50_2_fu_1029_p1;

assign mul_ln50_1_fu_648_p1 = zext_ln50_3_fu_1045_p1;

assign mul_ln50_2_fu_652_p0 = zext_ln40_5_fu_990_p1;

assign mul_ln50_2_fu_652_p1 = zext_ln50_4_fu_1056_p1;

assign mul_ln50_3_fu_656_p0 = zext_ln40_4_fu_968_p1;

assign mul_ln50_3_fu_656_p1 = zext_ln50_5_fu_1067_p1;

assign mul_ln50_4_fu_660_p0 = zext_ln40_3_fu_948_p1;

assign mul_ln50_4_fu_660_p1 = zext_ln50_6_fu_1080_p1;

assign mul_ln50_fu_644_p0 = zext_ln50_1_fu_1014_p1;

assign mul_ln50_fu_644_p1 = mul_ln50_fu_644_p10;

assign mul_ln50_fu_644_p10 = shl_ln50_fu_920_p2;

assign mul_ln60_1_fu_684_p0 = zext_ln50_2_fu_1029_p1;

assign mul_ln60_1_fu_684_p1 = mul_ln60_1_fu_684_p10;

assign mul_ln60_1_fu_684_p10 = shl_ln60_fu_1091_p2;

assign mul_ln60_2_fu_696_p0 = zext_ln40_5_fu_990_p1;

assign mul_ln60_2_fu_696_p1 = zext_ln50_5_fu_1067_p1;

assign mul_ln60_3_fu_712_p0 = zext_ln40_4_fu_968_p1;

assign mul_ln60_3_fu_712_p1 = mul_ln60_3_fu_712_p10;

assign mul_ln60_3_fu_712_p10 = shl_ln60_1_fu_1178_p2;

assign mul_ln60_fu_668_p0 = zext_ln50_1_fu_1014_p1;

assign mul_ln60_fu_668_p1 = zext_ln50_3_fu_1045_p1;

assign mul_ln61_1_fu_688_p0 = zext_ln50_2_fu_1029_p1;

assign mul_ln61_1_fu_688_p1 = zext_ln50_5_fu_1067_p1;

assign mul_ln61_2_fu_700_p0 = zext_ln40_5_fu_990_p1;

assign mul_ln61_2_fu_700_p1 = zext_ln50_6_fu_1080_p1;

assign mul_ln61_3_fu_716_p0 = zext_ln40_4_fu_968_p1;

assign mul_ln61_3_fu_716_p1 = zext_ln64_fu_1124_p1;

assign mul_ln61_fu_672_p0 = zext_ln50_1_fu_1014_p1;

assign mul_ln61_fu_672_p1 = zext_ln50_4_fu_1056_p1;

assign mul_ln62_1_fu_624_p0 = mul_ln62_1_fu_624_p00;

assign mul_ln62_1_fu_624_p00 = shl_ln50_4_fu_1075_p2;

assign mul_ln62_1_fu_624_p1 = mul_ln62_1_fu_624_p10;

assign mul_ln62_1_fu_624_p10 = arg1_r_1_q1;

assign mul_ln62_2_fu_704_p0 = zext_ln40_5_fu_990_p1;

assign mul_ln62_2_fu_704_p1 = zext_ln64_fu_1124_p1;

assign mul_ln62_3_fu_720_p0 = zext_ln64_1_fu_1138_p1;

assign mul_ln62_3_fu_720_p1 = zext_ln40_4_fu_968_p1;

assign mul_ln62_fu_676_p0 = zext_ln50_1_fu_1014_p1;

assign mul_ln62_fu_676_p1 = zext_ln50_5_fu_1067_p1;

assign mul_ln64_1_fu_692_p0 = zext_ln50_2_fu_1029_p1;

assign mul_ln64_1_fu_692_p1 = zext_ln64_fu_1124_p1;

assign mul_ln64_2_fu_708_p0 = zext_ln40_5_fu_990_p1;

assign mul_ln64_2_fu_708_p1 = zext_ln64_1_fu_1138_p1;

assign mul_ln64_fu_680_p0 = zext_ln50_1_fu_1014_p1;

assign mul_ln64_fu_680_p1 = zext_ln50_6_fu_1080_p1;

assign sext_ln126_fu_2013_p1 = $signed(trunc_ln7_reg_2095);

assign sext_ln17_fu_854_p1 = $signed(trunc_ln_reg_2089);

assign shl_ln1_fu_889_p3 = {{mul_ln40_1_fu_600_p2}, {1'd0}};

assign shl_ln40_1_fu_906_p3 = {{mul_ln40_fu_604_p2}, {1'd0}};

assign shl_ln40_2_fu_940_p3 = {{mul_ln40_2_fu_608_p2}, {1'd0}};

assign shl_ln40_3_fu_960_p3 = {{mul_ln40_3_fu_612_p2}, {1'd0}};

assign shl_ln40_4_fu_982_p3 = {{mul_ln40_4_fu_616_p2}, {1'd0}};

assign shl_ln40_5_fu_1006_p3 = {{mul_ln40_5_fu_620_p2}, {1'd0}};

assign shl_ln4_fu_1111_p3 = {{mul_ln62_1_fu_624_p2}, {1'd0}};

assign shl_ln50_1_fu_1040_p2 = arg1_r_load_reg_2129 << 32'd1;

assign shl_ln50_2_fu_1051_p2 = arg1_r_1_load_2_reg_2195 << 32'd1;

assign shl_ln50_3_fu_1062_p2 = arg1_r_load_2_reg_2203 << 32'd1;

assign shl_ln50_4_fu_1075_p2 = arg1_r_1_load_3_reg_2252 << 32'd1;

assign shl_ln50_fu_920_p2 = arg1_r_1_load_reg_2111 << 32'd1;

assign shl_ln60_1_fu_1178_p2 = arg1_r_1_load_3_reg_2252 << 32'd2;

assign shl_ln60_fu_1091_p2 = arg1_r_1_load_2_reg_2195 << 32'd2;

assign shl_ln64_1_fu_1132_p2 = arg1_r_1_q0 << 32'd1;

assign shl_ln64_fu_1119_p2 = arg1_r_load_3_reg_2260 << 32'd1;

assign tmp_s_fu_1927_p4 = {{add_ln114_fu_1921_p2[43:26]}};

assign trunc_ln113_11_fu_1814_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_add20414_out[25:0];

assign trunc_ln113_12_fu_1818_p4 = {{add_ln113_6_fu_1795_p2[50:25]}};

assign trunc_ln113_13_fu_1848_p4 = {{add_ln113_7_fu_1828_p2[50:26]}};

assign trunc_ln113_15_fu_1904_p1 = mul_ln113_fu_829_p2[25:0];

assign trunc_ln113_1_fu_1530_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out3[24:0];

assign trunc_ln113_2_fu_1564_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out2[25:0];

assign trunc_ln113_3_fu_1534_p4 = {{grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out4[50:26]}};

assign trunc_ln113_4_fu_1598_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out1[24:0];

assign trunc_ln113_5_fu_1568_p4 = {{add_ln113_fu_1544_p2[50:25]}};

assign trunc_ln113_6_fu_1632_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out[25:0];

assign trunc_ln113_7_fu_1602_p4 = {{add_ln113_1_fu_1578_p2[50:26]}};

assign trunc_ln113_8_fu_1699_p4 = {{add_ln113_4_fu_1680_p2[50:25]}};

assign trunc_ln113_9_fu_1636_p4 = {{add_ln113_2_fu_1612_p2[50:25]}};

assign trunc_ln113_fu_1512_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_551_p_out4[25:0];

assign trunc_ln113_s_fu_1670_p4 = {{add_ln113_3_fu_1646_p2[50:26]}};

assign trunc_ln50_1_fu_1238_p1 = add_ln50_2_fu_1228_p2[24:0];

assign trunc_ln50_2_fu_1248_p1 = arr_1_q0[24:0];

assign trunc_ln50_fu_1234_p1 = add_ln50_fu_1216_p2[24:0];

assign trunc_ln5_fu_1470_p3 = {{trunc_ln62_2_reg_2375}, {1'd0}};

assign trunc_ln61_1_fu_1300_p1 = add_ln61_1_fu_1290_p2[24:0];

assign trunc_ln61_2_fu_1459_p1 = arr_1_q1[24:0];

assign trunc_ln61_fu_1296_p1 = add_ln61_fu_1284_p2[24:0];

assign trunc_ln62_1_fu_1320_p1 = add_ln62_2_fu_1310_p2[25:0];

assign trunc_ln62_2_fu_1330_p1 = mul_ln62_1_fu_624_p2[24:0];

assign trunc_ln62_3_fu_1340_p1 = arr_2_q0[25:0];

assign trunc_ln62_fu_1316_p1 = add_ln62_fu_1304_p2[25:0];

assign trunc_ln64_1_fu_1167_p1 = add_ln64_3_fu_1157_p2[24:0];

assign trunc_ln64_fu_1163_p1 = add_ln64_fu_1145_p2[24:0];

assign zext_ln113_10_fu_1844_p1 = lshr_ln113_8_fu_1834_p4;

assign zext_ln113_1_fu_1913_p1 = add_ln113_9_fu_1908_p2;

assign zext_ln113_2_fu_1526_p1 = lshr_ln4_fu_1516_p4;

assign zext_ln113_3_fu_1560_p1 = lshr_ln113_1_fu_1550_p4;

assign zext_ln113_4_fu_1594_p1 = lshr_ln113_2_fu_1584_p4;

assign zext_ln113_5_fu_1628_p1 = lshr_ln113_3_fu_1618_p4;

assign zext_ln113_6_fu_1662_p1 = lshr_ln113_4_fu_1652_p4;

assign zext_ln113_7_fu_1695_p1 = lshr_ln113_5_fu_1685_p4;

assign zext_ln113_8_fu_1792_p1 = lshr_ln113_6_reg_2512;

assign zext_ln113_9_fu_1810_p1 = lshr_ln113_7_fu_1800_p4;

assign zext_ln114_1_fu_1950_p1 = add_ln114_1_fu_1945_p2;

assign zext_ln114_2_fu_1937_p1 = tmp_s_fu_1927_p4;

assign zext_ln114_3_fu_1941_p1 = tmp_s_fu_1927_p4;

assign zext_ln114_fu_1918_p1 = trunc_ln113_reg_2506;

assign zext_ln115_1_fu_1972_p1 = tmp_reg_2573;

assign zext_ln115_2_fu_1975_p1 = add_ln115_2_reg_2528;

assign zext_ln115_fu_1955_p1 = add_ln114_2_reg_2522;

assign zext_ln116_fu_1985_p1 = add_ln116_reg_2533;

assign zext_ln117_fu_1989_p1 = add_ln117_reg_2538;

assign zext_ln118_fu_1993_p1 = add_ln118_reg_2543;

assign zext_ln119_fu_1997_p1 = add_ln119_reg_2548;

assign zext_ln120_fu_2001_p1 = add_ln120_reg_2558;

assign zext_ln121_fu_2005_p1 = add_ln121_reg_2563;

assign zext_ln122_fu_2009_p1 = add_ln122_reg_2568;

assign zext_ln40_10_fu_955_p1 = arg1_r_load_3_reg_2260;

assign zext_ln40_11_fu_976_p1 = arg1_r_1_q0;

assign zext_ln40_1_fu_897_p1 = $unsigned(arg1_r_load_2_reg_2203);

assign zext_ln40_3_fu_948_p1 = arg1_r_load_3_reg_2260;

assign zext_ln40_4_fu_968_p1 = arg1_r_1_q0;

assign zext_ln40_5_fu_990_p1 = arg1_r_q0;

assign zext_ln40_6_fu_876_p1 = mul45_reg_2189;

assign zext_ln40_9_fu_934_p1 = $unsigned(arg1_r_1_load_3_reg_2252);

assign zext_ln50_1_fu_1014_p1 = arg1_r_q1;

assign zext_ln50_2_fu_1029_p1 = arg1_r_1_q1;

assign zext_ln50_3_fu_1045_p1 = shl_ln50_1_fu_1040_p2;

assign zext_ln50_4_fu_1056_p1 = shl_ln50_2_fu_1051_p2;

assign zext_ln50_5_fu_1067_p1 = shl_ln50_3_fu_1062_p2;

assign zext_ln50_6_fu_1080_p1 = shl_ln50_4_fu_1075_p2;

assign zext_ln64_1_fu_1138_p1 = shl_ln64_1_fu_1132_p2;

assign zext_ln64_fu_1124_p1 = shl_ln64_fu_1119_p2;

always @ (posedge ap_clk) begin
    mul2_reg_2436[0] <= 1'b0;
    mul3_reg_2441[0] <= 1'b0;
    mul4_reg_2456[0] <= 1'b0;
    mul5_reg_2471[0] <= 1'b0;
end

endmodule //fiat_25519_carry_square
