#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Oct 21 15:00:43 2025
# Process ID         : 16140
# Current directory  : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1
# Command line       : vivado.exe -log router_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source router_bd_wrapper.tcl
# Log file           : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/router_bd_wrapper.vds
# Journal file       : C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1\vivado.jou
# Running On         : DESKTOP-E4COIK2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Celeron(R) N4120 CPU @ 1.10GHz
# CPU Frequency      : 1094 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8402 MB
# Swap memory        : 10894 MB
# Total Virtual      : 19296 MB
# Available Virtual  : 2964 MB
#-----------------------------------------------------------
source router_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 483.570 ; gain = 213.199
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top router_bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15704
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1224.996 ; gain = 492.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'router_bd_wrapper' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/hdl/router_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'router_bd' [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'router_bd_axi_ic_0' [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:288]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_EUTW5H' [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:534]
INFO: [Synth 8-6157] synthesizing module 'router_bd_axi_ic_imp_auto_pc_0' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/.Xil/Vivado-16140-DESKTOP-E4COIK2/realtime/router_bd_axi_ic_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'router_bd_axi_ic_imp_auto_pc_0' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/.Xil/Vivado-16140-DESKTOP-E4COIK2/realtime/router_bd_axi_ic_imp_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'router_bd_axi_ic_imp_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:712]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'router_bd_axi_ic_imp_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:712]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'router_bd_axi_ic_imp_auto_pc_0' has 59 connections declared, but only 57 given [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:712]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_EUTW5H' (0#1) [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:534]
INFO: [Synth 8-6155] done synthesizing module 'router_bd_axi_ic_0' (0#1) [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:288]
INFO: [Synth 8-6157] synthesizing module 'router_bd_bench_axi_0_0' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/.Xil/Vivado-16140-DESKTOP-E4COIK2/realtime/router_bd_bench_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'router_bd_bench_axi_0_0' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/.Xil/Vivado-16140-DESKTOP-E4COIK2/realtime/router_bd_bench_axi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'router_bd_ps7_0' [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/.Xil/Vivado-16140-DESKTOP-E4COIK2/realtime/router_bd_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'router_bd_ps7_0' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/.Xil/Vivado-16140-DESKTOP-E4COIK2/realtime/router_bd_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'router_bd' (0#1) [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/synth/router_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'router_bd_wrapper' (0#1) [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/hdl/router_bd_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_EUTW5H is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_EUTW5H is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module router_bd_axi_ic_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module router_bd_axi_ic_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.945 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.945 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1337.945 ; gain = 605.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1337.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_ps7_0/router_bd_ps7_0/router_bd_ps7_0_in_context.xdc] for cell 'router_bd_i/ps7'
Finished Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_ps7_0/router_bd_ps7_0/router_bd_ps7_0_in_context.xdc] for cell 'router_bd_i/ps7'
Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_axi_ic_imp_auto_pc_0/router_bd_axi_ic_imp_auto_pc_0/router_bd_axi_ic_imp_auto_pc_0_in_context.xdc] for cell 'router_bd_i/axi_ic/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_axi_ic_imp_auto_pc_0/router_bd_axi_ic_imp_auto_pc_0/router_bd_axi_ic_imp_auto_pc_0_in_context.xdc] for cell 'router_bd_i/axi_ic/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_bench_axi_0_0/router_bd_bench_axi_0_0/router_bd_bench_axi_0_0_in_context.xdc] for cell 'router_bd_i/bench_axi_0'
Finished Parsing XDC File [c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.gen/sources_1/bd/router_bd/ip/router_bd_bench_axi_0_0/router_bd_bench_axi_0_0/router_bd_bench_axi_0_0_in_context.xdc] for cell 'router_bd_i/bench_axi_0'
Parsing XDC File [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/constraints/pynqz2_leds.xdc]
Finished Parsing XDC File [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/constraints/pynqz2_leds.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/constraints/pynqz2_leds.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/router_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/router_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1337.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1337.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1337.945 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1337.945 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1337.945 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1337.945 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module router_bd_axi_ic_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module router_bd_axi_ic_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module router_bd_axi_ic_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module router_bd_axi_ic_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1353.863 ; gain = 621.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 1526.953 ; gain = 794.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1527.453 ; gain = 794.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1537.352 ; gain = 804.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |router_bd_axi_ic_imp_auto_pc_0 |         1|
|2     |router_bd_bench_axi_0_0        |         1|
|3     |router_bd_ps7_0                |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |router_bd_axi_ic_imp_auto_pc |     1|
|2     |router_bd_bench_axi_0        |     1|
|3     |router_bd_ps7                |     1|
|4     |OBUF                         |     4|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1771.535 ; gain = 1039.055
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1771.535 ; gain = 1039.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1778.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 36fe769e
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:07 . Memory (MB): peak = 1781.582 ; gain = 1284.746
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1781.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench/pynq_router_bench.runs/synth_1/router_bd_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file router_bd_wrapper_utilization_synth.rpt -pb router_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 15:03:23 2025...
