\begin{tikzpicture}[circuit logic US,scale=1.35]
\asyncGate{0}{0}{3}{i/$I$,e/$E$,s0/$s_0$,s1/$s_1$}{0/nin/{i,e,s0},1/inn/{i,e,s0},2/nn/{e,s1},3/nin/{i,s0,s1},4/ini/{i,e,s0}}{0/nn/0/1/s0,1/nnn/2/4/s1}
\draw (Vs0 |- 0,0.125) -- (OutCol |- 0,0.125) node[anchor=west]{$Q$};
\pdot{Vs0 |- 0,0.125}
\def\drxy{0.0625}
\coordinate (TMP) at ($0.5*(Vs1 |- A4.input 1)+0.5*(A4.input 1)-(\drxy,\drxy)$);
\filldraw[fill=white,draw=black] (TMP) rectangle ++(2.0*\drxy,2.0*\drxy);
\foreach \i/\t in {0/4,1/3,2/2,3/1,4/0} {
    \draw (A\i.output) node[anchor=east] {$a_\t$};
}
\end{tikzpicture}