
SPI_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002414  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080025a0  080025a0  000125a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025e0  080025e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080025e0  080025e0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025e0  080025e0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025e0  080025e0  000125e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025e4  080025e4  000125e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080025e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  2000000c  080025f4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a0  080025f4  000200a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006d8b  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013c0  00000000  00000000  00026dc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  00028188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006c8  00000000  00000000  000288f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ecde  00000000  00000000  00028fc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d02  00000000  00000000  00047c9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba3d5  00000000  00000000  0004f9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00109d75  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001cfc  00000000  00000000  00109dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002588 	.word	0x08002588

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08002588 	.word	0x08002588

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d2:	f000 fae4 	bl	800079e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d6:	f000 f94f 	bl	8000478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001da:	f000 f9d1 	bl	8000580 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001de:	f000 f991 	bl	8000504 <MX_SPI1_Init>

  //uint8_t buf[14];
  //uint8_t buf2[5];
  uint8_t checkStatus;
  uint8_t checkFIFO_Status;
  setupTXsimple();
 80001e2:	f000 f8bd 	bl	8000360 <setupTXsimple>
  HAL_GPIO_WritePin(GPIOB, CEpin_Pin, GPIO_PIN_SET);
 80001e6:	2201      	movs	r2, #1
 80001e8:	2110      	movs	r1, #16
 80001ea:	4814      	ldr	r0, [pc, #80]	; (800023c <main+0x70>)
 80001ec:	f000 fd9c 	bl	8000d28 <HAL_GPIO_WritePin>
	  spiWriteNByte(0x0A, new_val, 5);
	  spiReadNByte(0x0A, result, 5);
	  */

	  //readtxResult = spiReadByte(0x0A, size);
	  checkStatus = spiReadByte(REG_STATUS); // Expect x0E
 80001f0:	2007      	movs	r0, #7
 80001f2:	f000 f825 	bl	8000240 <spiReadByte>
 80001f6:	4603      	mov	r3, r0
 80001f8:	71fb      	strb	r3, [r7, #7]
	  checkFIFO_Status = spiReadByte(REG_FIFO_STATUS); // x11 expected
 80001fa:	2017      	movs	r0, #23
 80001fc:	f000 f820 	bl	8000240 <spiReadByte>
 8000200:	4603      	mov	r3, r0
 8000202:	71bb      	strb	r3, [r7, #6]
	  transmitByte(0x5C);
 8000204:	205c      	movs	r0, #92	; 0x5c
 8000206:	f000 f8f5 	bl	80003f4 <transmitByte>
	  transmitByte(0x5D);
 800020a:	205d      	movs	r0, #93	; 0x5d
 800020c:	f000 f8f2 	bl	80003f4 <transmitByte>
	  checkStatus = spiReadByte(REG_STATUS); // Expect x2E
 8000210:	2007      	movs	r0, #7
 8000212:	f000 f815 	bl	8000240 <spiReadByte>
 8000216:	4603      	mov	r3, r0
 8000218:	71fb      	strb	r3, [r7, #7]
	  spiWriteByte(REG_STATUS, 0x2E); // CLEARing datasend flag!
 800021a:	212e      	movs	r1, #46	; 0x2e
 800021c:	2007      	movs	r0, #7
 800021e:	f000 f83b 	bl	8000298 <spiWriteByte>
	  checkStatus = spiReadByte(REG_STATUS); // Expect x0E
 8000222:	2007      	movs	r0, #7
 8000224:	f000 f80c 	bl	8000240 <spiReadByte>
 8000228:	4603      	mov	r3, r0
 800022a:	71fb      	strb	r3, [r7, #7]
	  checkFIFO_Status = spiReadByte(REG_FIFO_STATUS);// x01 expected
 800022c:	2017      	movs	r0, #23
 800022e:	f000 f807 	bl	8000240 <spiReadByte>
 8000232:	4603      	mov	r3, r0
 8000234:	71bb      	strb	r3, [r7, #6]
	  flushTXFIFO();
 8000236:	f000 f901 	bl	800043c <flushTXFIFO>
	  checkStatus = spiReadByte(REG_STATUS); // Expect x0E
 800023a:	e7d9      	b.n	80001f0 <main+0x24>
 800023c:	48000400 	.word	0x48000400

08000240 <spiReadByte>:
  /* USER CODE END 3 */
}


uint8_t spiReadByte(uint8_t address)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b084      	sub	sp, #16
 8000244:	af02      	add	r7, sp, #8
 8000246:	4603      	mov	r3, r0
 8000248:	71fb      	strb	r3, [r7, #7]
	spitxbuffer[0] = address;
 800024a:	4a0f      	ldr	r2, [pc, #60]	; (8000288 <spiReadByte+0x48>)
 800024c:	79fb      	ldrb	r3, [r7, #7]
 800024e:	7013      	strb	r3, [r2, #0]
	spitxbuffer[1] = 0;
 8000250:	4b0d      	ldr	r3, [pc, #52]	; (8000288 <spiReadByte+0x48>)
 8000252:	2200      	movs	r2, #0
 8000254:	705a      	strb	r2, [r3, #1]

	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_RESET); // put CSN = 0
 8000256:	2200      	movs	r2, #0
 8000258:	2108      	movs	r1, #8
 800025a:	480c      	ldr	r0, [pc, #48]	; (800028c <spiReadByte+0x4c>)
 800025c:	f000 fd64 	bl	8000d28 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, spitxbuffer, spirxbuffer, 2*sizeof(uint8_t), HAL_MAX_DELAY);
 8000260:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000264:	9300      	str	r3, [sp, #0]
 8000266:	2302      	movs	r3, #2
 8000268:	4a09      	ldr	r2, [pc, #36]	; (8000290 <spiReadByte+0x50>)
 800026a:	4907      	ldr	r1, [pc, #28]	; (8000288 <spiReadByte+0x48>)
 800026c:	4809      	ldr	r0, [pc, #36]	; (8000294 <spiReadByte+0x54>)
 800026e:	f001 fde8 	bl	8001e42 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_SET); // put CSN = 0
 8000272:	2201      	movs	r2, #1
 8000274:	2108      	movs	r1, #8
 8000276:	4805      	ldr	r0, [pc, #20]	; (800028c <spiReadByte+0x4c>)
 8000278:	f000 fd56 	bl	8000d28 <HAL_GPIO_WritePin>
	return spirxbuffer[1];
 800027c:	4b04      	ldr	r3, [pc, #16]	; (8000290 <spiReadByte+0x50>)
 800027e:	785b      	ldrb	r3, [r3, #1]

}
 8000280:	4618      	mov	r0, r3
 8000282:	3708      	adds	r7, #8
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	20000028 	.word	0x20000028
 800028c:	48000400 	.word	0x48000400
 8000290:	20000030 	.word	0x20000030
 8000294:	20000038 	.word	0x20000038

08000298 <spiWriteByte>:
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_SET); // put CSN = 1
}


void spiWriteByte(uint8_t address, uint8_t value)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b084      	sub	sp, #16
 800029c:	af02      	add	r7, sp, #8
 800029e:	4603      	mov	r3, r0
 80002a0:	460a      	mov	r2, r1
 80002a2:	71fb      	strb	r3, [r7, #7]
 80002a4:	4613      	mov	r3, r2
 80002a6:	71bb      	strb	r3, [r7, #6]
	spitxbuffer[0] = address | 1<<5; // need to set 3 msb to 1 for writes
 80002a8:	79fb      	ldrb	r3, [r7, #7]
 80002aa:	f043 0320 	orr.w	r3, r3, #32
 80002ae:	b2da      	uxtb	r2, r3
 80002b0:	4b0d      	ldr	r3, [pc, #52]	; (80002e8 <spiWriteByte+0x50>)
 80002b2:	701a      	strb	r2, [r3, #0]
	spitxbuffer[1] = value;
 80002b4:	4a0c      	ldr	r2, [pc, #48]	; (80002e8 <spiWriteByte+0x50>)
 80002b6:	79bb      	ldrb	r3, [r7, #6]
 80002b8:	7053      	strb	r3, [r2, #1]

	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_RESET); // put CSN = 0
 80002ba:	2200      	movs	r2, #0
 80002bc:	2108      	movs	r1, #8
 80002be:	480b      	ldr	r0, [pc, #44]	; (80002ec <spiWriteByte+0x54>)
 80002c0:	f000 fd32 	bl	8000d28 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, spitxbuffer, spirxbuffer, 2, HAL_MAX_DELAY);
 80002c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80002c8:	9300      	str	r3, [sp, #0]
 80002ca:	2302      	movs	r3, #2
 80002cc:	4a08      	ldr	r2, [pc, #32]	; (80002f0 <spiWriteByte+0x58>)
 80002ce:	4906      	ldr	r1, [pc, #24]	; (80002e8 <spiWriteByte+0x50>)
 80002d0:	4808      	ldr	r0, [pc, #32]	; (80002f4 <spiWriteByte+0x5c>)
 80002d2:	f001 fdb6 	bl	8001e42 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_SET); // put CSN = 0
 80002d6:	2201      	movs	r2, #1
 80002d8:	2108      	movs	r1, #8
 80002da:	4804      	ldr	r0, [pc, #16]	; (80002ec <spiWriteByte+0x54>)
 80002dc:	f000 fd24 	bl	8000d28 <HAL_GPIO_WritePin>


}
 80002e0:	bf00      	nop
 80002e2:	3708      	adds	r7, #8
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bd80      	pop	{r7, pc}
 80002e8:	20000028 	.word	0x20000028
 80002ec:	48000400 	.word	0x48000400
 80002f0:	20000030 	.word	0x20000030
 80002f4:	20000038 	.word	0x20000038

080002f8 <spiWriteNByte>:

void spiWriteNByte(uint8_t address, const uint8_t *buf, uint8_t len)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b082      	sub	sp, #8
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	6039      	str	r1, [r7, #0]
 8000302:	71fb      	strb	r3, [r7, #7]
 8000304:	4613      	mov	r3, r2
 8000306:	71bb      	strb	r3, [r7, #6]
	spitxbuffer[0] = address | 1 <<5;
 8000308:	79fb      	ldrb	r3, [r7, #7]
 800030a:	f043 0320 	orr.w	r3, r3, #32
 800030e:	b2da      	uxtb	r2, r3
 8000310:	4b10      	ldr	r3, [pc, #64]	; (8000354 <spiWriteNByte+0x5c>)
 8000312:	701a      	strb	r2, [r3, #0]
	spitxbuffer[1] = 0;
 8000314:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <spiWriteNByte+0x5c>)
 8000316:	2200      	movs	r2, #0
 8000318:	705a      	strb	r2, [r3, #1]
	//Put CSN low
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_RESET); // put CSN = 0
 800031a:	2200      	movs	r2, #0
 800031c:	2108      	movs	r1, #8
 800031e:	480e      	ldr	r0, [pc, #56]	; (8000358 <spiWriteNByte+0x60>)
 8000320:	f000 fd02 	bl	8000d28 <HAL_GPIO_WritePin>
	//Transmit register address
	HAL_SPI_Transmit(&hspi1, spitxbuffer, 1, HAL_MAX_DELAY);	//Receive data
 8000324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000328:	2201      	movs	r2, #1
 800032a:	490a      	ldr	r1, [pc, #40]	; (8000354 <spiWriteNByte+0x5c>)
 800032c:	480b      	ldr	r0, [pc, #44]	; (800035c <spiWriteNByte+0x64>)
 800032e:	f001 fc1a 	bl	8001b66 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t *)buf, len, HAL_MAX_DELAY);
 8000332:	79bb      	ldrb	r3, [r7, #6]
 8000334:	b29a      	uxth	r2, r3
 8000336:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800033a:	6839      	ldr	r1, [r7, #0]
 800033c:	4807      	ldr	r0, [pc, #28]	; (800035c <spiWriteNByte+0x64>)
 800033e:	f001 fc12 	bl	8001b66 <HAL_SPI_Transmit>
	//Bring CSN high
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_SET); // put CSN = 1
 8000342:	2201      	movs	r2, #1
 8000344:	2108      	movs	r1, #8
 8000346:	4804      	ldr	r0, [pc, #16]	; (8000358 <spiWriteNByte+0x60>)
 8000348:	f000 fcee 	bl	8000d28 <HAL_GPIO_WritePin>
}
 800034c:	bf00      	nop
 800034e:	3708      	adds	r7, #8
 8000350:	46bd      	mov	sp, r7
 8000352:	bd80      	pop	{r7, pc}
 8000354:	20000028 	.word	0x20000028
 8000358:	48000400 	.word	0x48000400
 800035c:	20000038 	.word	0x20000038

08000360 <setupTXsimple>:

void setupTXsimple(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
	spiWriteByte(REG_SETUP_RETR, 0x00); // no retransmission / acknowledgment
 8000366:	2100      	movs	r1, #0
 8000368:	2004      	movs	r0, #4
 800036a:	f7ff ff95 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_EN_AA, 0x00); //no auto acknowledge
 800036e:	2100      	movs	r1, #0
 8000370:	2001      	movs	r0, #1
 8000372:	f7ff ff91 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_SETUP_AW, 0x02); // makes address width 4 bytes
 8000376:	2102      	movs	r1, #2
 8000378:	2003      	movs	r0, #3
 800037a:	f7ff ff8d 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_RF_CH, 0x02);// make frequency 2.402 Ghz
 800037e:	2102      	movs	r1, #2
 8000380:	2005      	movs	r0, #5
 8000382:	f7ff ff89 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_RF_SETUP, 0x26); // lowest data rate + highest output pwr
 8000386:	2126      	movs	r1, #38	; 0x26
 8000388:	2006      	movs	r0, #6
 800038a:	f7ff ff85 	bl	8000298 <spiWriteByte>

	// What is our TX_ADDRESS
	uint8_t TxAddr[4] = {0x00, 0x11, 0x22, 0x33};
 800038e:	4b18      	ldr	r3, [pc, #96]	; (80003f0 <setupTXsimple+0x90>)
 8000390:	607b      	str	r3, [r7, #4]
	spiWriteNByte(REG_TX_ADDR, TxAddr, 4);
 8000392:	1d3b      	adds	r3, r7, #4
 8000394:	2204      	movs	r2, #4
 8000396:	4619      	mov	r1, r3
 8000398:	2010      	movs	r0, #16
 800039a:	f7ff ffad 	bl	80002f8 <spiWriteNByte>

	// Receive Pipes not used
	spiWriteByte(REG_RX_PW_P0, 0x00);
 800039e:	2100      	movs	r1, #0
 80003a0:	2011      	movs	r0, #17
 80003a2:	f7ff ff79 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_RX_PW_P1, 0x00);
 80003a6:	2100      	movs	r1, #0
 80003a8:	2012      	movs	r0, #18
 80003aa:	f7ff ff75 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_RX_PW_P2, 0x00);
 80003ae:	2100      	movs	r1, #0
 80003b0:	2013      	movs	r0, #19
 80003b2:	f7ff ff71 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_RX_PW_P3, 0x00);
 80003b6:	2100      	movs	r1, #0
 80003b8:	2014      	movs	r0, #20
 80003ba:	f7ff ff6d 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_RX_PW_P4, 0x00);
 80003be:	2100      	movs	r1, #0
 80003c0:	2015      	movs	r0, #21
 80003c2:	f7ff ff69 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_RX_PW_P5, 0x00);
 80003c6:	2100      	movs	r1, #0
 80003c8:	2016      	movs	r0, #22
 80003ca:	f7ff ff65 	bl	8000298 <spiWriteByte>

	// no shockburst stuff
	spiWriteByte(REG_DYNPD, 0x00);
 80003ce:	2100      	movs	r1, #0
 80003d0:	201c      	movs	r0, #28
 80003d2:	f7ff ff61 	bl	8000298 <spiWriteByte>
	spiWriteByte(REG_FEATURE, 0x01);
 80003d6:	2101      	movs	r1, #1
 80003d8:	201d      	movs	r0, #29
 80003da:	f7ff ff5d 	bl	8000298 <spiWriteByte>

	// Do config
	spiWriteByte(REG_CONFIG, 0x0A);
 80003de:	210a      	movs	r1, #10
 80003e0:	2000      	movs	r0, #0
 80003e2:	f7ff ff59 	bl	8000298 <spiWriteByte>
}
 80003e6:	bf00      	nop
 80003e8:	3708      	adds	r7, #8
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	33221100 	.word	0x33221100

080003f4 <transmitByte>:
	buf[11] =  spiReadByte(REG_FEATURE);
	buf[12] =  spiReadByte(REG_CONFIG);
}

void transmitByte(uint8_t data)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b084      	sub	sp, #16
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	4603      	mov	r3, r0
 80003fc:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[2];
	txData[0] = 0xB0; // using the W_TX_PAYLOAD_NOACK cmd
 80003fe:	23b0      	movs	r3, #176	; 0xb0
 8000400:	733b      	strb	r3, [r7, #12]
	txData[1] = data;
 8000402:	79fb      	ldrb	r3, [r7, #7]
 8000404:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_RESET); // put CSN = 0
 8000406:	2200      	movs	r2, #0
 8000408:	2108      	movs	r1, #8
 800040a:	480a      	ldr	r0, [pc, #40]	; (8000434 <transmitByte+0x40>)
 800040c:	f000 fc8c 	bl	8000d28 <HAL_GPIO_WritePin>
	// Send W_TX_Command
	HAL_SPI_Transmit(&hspi1, txData, 2, HAL_MAX_DELAY);
 8000410:	f107 010c 	add.w	r1, r7, #12
 8000414:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000418:	2202      	movs	r2, #2
 800041a:	4807      	ldr	r0, [pc, #28]	; (8000438 <transmitByte+0x44>)
 800041c:	f001 fba3 	bl	8001b66 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_SET); // put CSN = 0
 8000420:	2201      	movs	r2, #1
 8000422:	2108      	movs	r1, #8
 8000424:	4803      	ldr	r0, [pc, #12]	; (8000434 <transmitByte+0x40>)
 8000426:	f000 fc7f 	bl	8000d28 <HAL_GPIO_WritePin>

}
 800042a:	bf00      	nop
 800042c:	3710      	adds	r7, #16
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	48000400 	.word	0x48000400
 8000438:	20000038 	.word	0x20000038

0800043c <flushTXFIFO>:

void flushTXFIFO(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
	uint8_t txData[2];
	txData[0] = 0xE1; // using the W_TX_PAYLOAD_NOACK cmd
 8000442:	23e1      	movs	r3, #225	; 0xe1
 8000444:	713b      	strb	r3, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_RESET); // put CSN = 0
 8000446:	2200      	movs	r2, #0
 8000448:	2108      	movs	r1, #8
 800044a:	4809      	ldr	r0, [pc, #36]	; (8000470 <flushTXFIFO+0x34>)
 800044c:	f000 fc6c 	bl	8000d28 <HAL_GPIO_WritePin>
	// Send W_TX_Command
	HAL_SPI_Transmit(&hspi1, txData, 1, HAL_MAX_DELAY);
 8000450:	1d39      	adds	r1, r7, #4
 8000452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000456:	2201      	movs	r2, #1
 8000458:	4806      	ldr	r0, [pc, #24]	; (8000474 <flushTXFIFO+0x38>)
 800045a:	f001 fb84 	bl	8001b66 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, CSNpin_Pin, GPIO_PIN_SET); // put CSN = 0
 800045e:	2201      	movs	r2, #1
 8000460:	2108      	movs	r1, #8
 8000462:	4803      	ldr	r0, [pc, #12]	; (8000470 <flushTXFIFO+0x34>)
 8000464:	f000 fc60 	bl	8000d28 <HAL_GPIO_WritePin>

}
 8000468:	bf00      	nop
 800046a:	3708      	adds	r7, #8
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	48000400 	.word	0x48000400
 8000474:	20000038 	.word	0x20000038

08000478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b096      	sub	sp, #88	; 0x58
 800047c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047e:	f107 0314 	add.w	r3, r7, #20
 8000482:	2244      	movs	r2, #68	; 0x44
 8000484:	2100      	movs	r1, #0
 8000486:	4618      	mov	r0, r3
 8000488:	f002 f876 	bl	8002578 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048c:	463b      	mov	r3, r7
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
 8000496:	60da      	str	r2, [r3, #12]
 8000498:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800049a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800049e:	f000 fc69 	bl	8000d74 <HAL_PWREx_ControlVoltageScaling>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <SystemClock_Config+0x34>
  {
    Error_Handler();
 80004a8:	f000 f8a8 	bl	80005fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80004ac:	2310      	movs	r3, #16
 80004ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80004b0:	2301      	movs	r3, #1
 80004b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80004b4:	2300      	movs	r3, #0
 80004b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80004b8:	2360      	movs	r3, #96	; 0x60
 80004ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004bc:	2300      	movs	r3, #0
 80004be:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c0:	f107 0314 	add.w	r3, r7, #20
 80004c4:	4618      	mov	r0, r3
 80004c6:	f000 fcab 	bl	8000e20 <HAL_RCC_OscConfig>
 80004ca:	4603      	mov	r3, r0
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d001      	beq.n	80004d4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80004d0:	f000 f894 	bl	80005fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d4:	230f      	movs	r3, #15
 80004d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80004d8:	2300      	movs	r3, #0
 80004da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004dc:	2300      	movs	r3, #0
 80004de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004e0:	2300      	movs	r3, #0
 80004e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004e4:	2300      	movs	r3, #0
 80004e6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004e8:	463b      	mov	r3, r7
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f001 f8ab 	bl	8001648 <HAL_RCC_ClockConfig>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d001      	beq.n	80004fc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80004f8:	f000 f880 	bl	80005fc <Error_Handler>
  }
}
 80004fc:	bf00      	nop
 80004fe:	3758      	adds	r7, #88	; 0x58
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}

08000504 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000508:	4b1b      	ldr	r3, [pc, #108]	; (8000578 <MX_SPI1_Init+0x74>)
 800050a:	4a1c      	ldr	r2, [pc, #112]	; (800057c <MX_SPI1_Init+0x78>)
 800050c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800050e:	4b1a      	ldr	r3, [pc, #104]	; (8000578 <MX_SPI1_Init+0x74>)
 8000510:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000514:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000516:	4b18      	ldr	r3, [pc, #96]	; (8000578 <MX_SPI1_Init+0x74>)
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800051c:	4b16      	ldr	r3, [pc, #88]	; (8000578 <MX_SPI1_Init+0x74>)
 800051e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000522:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000524:	4b14      	ldr	r3, [pc, #80]	; (8000578 <MX_SPI1_Init+0x74>)
 8000526:	2200      	movs	r2, #0
 8000528:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800052a:	4b13      	ldr	r3, [pc, #76]	; (8000578 <MX_SPI1_Init+0x74>)
 800052c:	2200      	movs	r2, #0
 800052e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000530:	4b11      	ldr	r3, [pc, #68]	; (8000578 <MX_SPI1_Init+0x74>)
 8000532:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000536:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000538:	4b0f      	ldr	r3, [pc, #60]	; (8000578 <MX_SPI1_Init+0x74>)
 800053a:	2220      	movs	r2, #32
 800053c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800053e:	4b0e      	ldr	r3, [pc, #56]	; (8000578 <MX_SPI1_Init+0x74>)
 8000540:	2200      	movs	r2, #0
 8000542:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <MX_SPI1_Init+0x74>)
 8000546:	2200      	movs	r2, #0
 8000548:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800054a:	4b0b      	ldr	r3, [pc, #44]	; (8000578 <MX_SPI1_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000550:	4b09      	ldr	r3, [pc, #36]	; (8000578 <MX_SPI1_Init+0x74>)
 8000552:	2207      	movs	r2, #7
 8000554:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000556:	4b08      	ldr	r3, [pc, #32]	; (8000578 <MX_SPI1_Init+0x74>)
 8000558:	2200      	movs	r2, #0
 800055a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <MX_SPI1_Init+0x74>)
 800055e:	2208      	movs	r2, #8
 8000560:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000562:	4805      	ldr	r0, [pc, #20]	; (8000578 <MX_SPI1_Init+0x74>)
 8000564:	f001 fa5c 	bl	8001a20 <HAL_SPI_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800056e:	f000 f845 	bl	80005fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000572:	bf00      	nop
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	20000038 	.word	0x20000038
 800057c:	40013000 	.word	0x40013000

08000580 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000586:	f107 030c 	add.w	r3, r7, #12
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	605a      	str	r2, [r3, #4]
 8000590:	609a      	str	r2, [r3, #8]
 8000592:	60da      	str	r2, [r3, #12]
 8000594:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	4b17      	ldr	r3, [pc, #92]	; (80005f4 <MX_GPIO_Init+0x74>)
 8000598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800059a:	4a16      	ldr	r2, [pc, #88]	; (80005f4 <MX_GPIO_Init+0x74>)
 800059c:	f043 0301 	orr.w	r3, r3, #1
 80005a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005a2:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <MX_GPIO_Init+0x74>)
 80005a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005a6:	f003 0301 	and.w	r3, r3, #1
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <MX_GPIO_Init+0x74>)
 80005b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005b2:	4a10      	ldr	r2, [pc, #64]	; (80005f4 <MX_GPIO_Init+0x74>)
 80005b4:	f043 0302 	orr.w	r3, r3, #2
 80005b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <MX_GPIO_Init+0x74>)
 80005bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005be:	f003 0302 	and.w	r3, r3, #2
 80005c2:	607b      	str	r3, [r7, #4]
 80005c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CSNpin_Pin|CEpin_Pin, GPIO_PIN_RESET);
 80005c6:	2200      	movs	r2, #0
 80005c8:	2118      	movs	r1, #24
 80005ca:	480b      	ldr	r0, [pc, #44]	; (80005f8 <MX_GPIO_Init+0x78>)
 80005cc:	f000 fbac 	bl	8000d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CSNpin_Pin CEpin_Pin */
  GPIO_InitStruct.Pin = CSNpin_Pin|CEpin_Pin;
 80005d0:	2318      	movs	r3, #24
 80005d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d4:	2301      	movs	r3, #1
 80005d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005dc:	2300      	movs	r3, #0
 80005de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e0:	f107 030c 	add.w	r3, r7, #12
 80005e4:	4619      	mov	r1, r3
 80005e6:	4804      	ldr	r0, [pc, #16]	; (80005f8 <MX_GPIO_Init+0x78>)
 80005e8:	f000 fa34 	bl	8000a54 <HAL_GPIO_Init>

}
 80005ec:	bf00      	nop
 80005ee:	3720      	adds	r7, #32
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40021000 	.word	0x40021000
 80005f8:	48000400 	.word	0x48000400

080005fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000600:	b672      	cpsid	i
}
 8000602:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000604:	e7fe      	b.n	8000604 <Error_Handler+0x8>
	...

08000608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800060e:	4b0f      	ldr	r3, [pc, #60]	; (800064c <HAL_MspInit+0x44>)
 8000610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000612:	4a0e      	ldr	r2, [pc, #56]	; (800064c <HAL_MspInit+0x44>)
 8000614:	f043 0301 	orr.w	r3, r3, #1
 8000618:	6613      	str	r3, [r2, #96]	; 0x60
 800061a:	4b0c      	ldr	r3, [pc, #48]	; (800064c <HAL_MspInit+0x44>)
 800061c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800061e:	f003 0301 	and.w	r3, r3, #1
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <HAL_MspInit+0x44>)
 8000628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800062a:	4a08      	ldr	r2, [pc, #32]	; (800064c <HAL_MspInit+0x44>)
 800062c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000630:	6593      	str	r3, [r2, #88]	; 0x58
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <HAL_MspInit+0x44>)
 8000634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40021000 	.word	0x40021000

08000650 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	; 0x28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a17      	ldr	r2, [pc, #92]	; (80006cc <HAL_SPI_MspInit+0x7c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d128      	bne.n	80006c4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000672:	4b17      	ldr	r3, [pc, #92]	; (80006d0 <HAL_SPI_MspInit+0x80>)
 8000674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000676:	4a16      	ldr	r2, [pc, #88]	; (80006d0 <HAL_SPI_MspInit+0x80>)
 8000678:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800067c:	6613      	str	r3, [r2, #96]	; 0x60
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <HAL_SPI_MspInit+0x80>)
 8000680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000682:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000686:	613b      	str	r3, [r7, #16]
 8000688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800068a:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <HAL_SPI_MspInit+0x80>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800068e:	4a10      	ldr	r2, [pc, #64]	; (80006d0 <HAL_SPI_MspInit+0x80>)
 8000690:	f043 0301 	orr.w	r3, r3, #1
 8000694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000696:	4b0e      	ldr	r3, [pc, #56]	; (80006d0 <HAL_SPI_MspInit+0x80>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069a:	f003 0301 	and.w	r3, r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80006a2:	23c2      	movs	r3, #194	; 0xc2
 80006a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006a6:	2302      	movs	r3, #2
 80006a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006ae:	2303      	movs	r3, #3
 80006b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80006b2:	2305      	movs	r3, #5
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c0:	f000 f9c8 	bl	8000a54 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80006c4:	bf00      	nop
 80006c6:	3728      	adds	r7, #40	; 0x28
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40013000 	.word	0x40013000
 80006d0:	40021000 	.word	0x40021000

080006d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler+0x4>

080006da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006de:	e7fe      	b.n	80006de <HardFault_Handler+0x4>

080006e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <MemManage_Handler+0x4>

080006e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <BusFault_Handler+0x4>

080006ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <UsageFault_Handler+0x4>

080006f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr

08000700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr

0800070e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800070e:	b480      	push	{r7}
 8000710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000712:	bf00      	nop
 8000714:	46bd      	mov	sp, r7
 8000716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071a:	4770      	bx	lr

0800071c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000720:	f000 f892 	bl	8000848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}

08000728 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <SystemInit+0x20>)
 800072e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000732:	4a05      	ldr	r2, [pc, #20]	; (8000748 <SystemInit+0x20>)
 8000734:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000738:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800074c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000784 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000750:	f7ff ffea 	bl	8000728 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000754:	480c      	ldr	r0, [pc, #48]	; (8000788 <LoopForever+0x6>)
  ldr r1, =_edata
 8000756:	490d      	ldr	r1, [pc, #52]	; (800078c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000758:	4a0d      	ldr	r2, [pc, #52]	; (8000790 <LoopForever+0xe>)
  movs r3, #0
 800075a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800075c:	e002      	b.n	8000764 <LoopCopyDataInit>

0800075e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800075e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000762:	3304      	adds	r3, #4

08000764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000768:	d3f9      	bcc.n	800075e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800076a:	4a0a      	ldr	r2, [pc, #40]	; (8000794 <LoopForever+0x12>)
  ldr r4, =_ebss
 800076c:	4c0a      	ldr	r4, [pc, #40]	; (8000798 <LoopForever+0x16>)
  movs r3, #0
 800076e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000770:	e001      	b.n	8000776 <LoopFillZerobss>

08000772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000774:	3204      	adds	r2, #4

08000776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000778:	d3fb      	bcc.n	8000772 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800077a:	f001 fed9 	bl	8002530 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800077e:	f7ff fd25 	bl	80001cc <main>

08000782 <LoopForever>:

LoopForever:
    b LoopForever
 8000782:	e7fe      	b.n	8000782 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000784:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800078c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000790:	080025e8 	.word	0x080025e8
  ldr r2, =_sbss
 8000794:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000798:	200000a0 	.word	0x200000a0

0800079c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800079c:	e7fe      	b.n	800079c <ADC1_IRQHandler>

0800079e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b082      	sub	sp, #8
 80007a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007a4:	2300      	movs	r3, #0
 80007a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a8:	2003      	movs	r0, #3
 80007aa:	f000 f91f 	bl	80009ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ae:	200f      	movs	r0, #15
 80007b0:	f000 f80e 	bl	80007d0 <HAL_InitTick>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d002      	beq.n	80007c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
 80007bc:	71fb      	strb	r3, [r7, #7]
 80007be:	e001      	b.n	80007c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007c0:	f7ff ff22 	bl	8000608 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007c4:	79fb      	ldrb	r3, [r7, #7]
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
	...

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007d8:	2300      	movs	r3, #0
 80007da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007dc:	4b17      	ldr	r3, [pc, #92]	; (800083c <HAL_InitTick+0x6c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d023      	beq.n	800082c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007e4:	4b16      	ldr	r3, [pc, #88]	; (8000840 <HAL_InitTick+0x70>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4b14      	ldr	r3, [pc, #80]	; (800083c <HAL_InitTick+0x6c>)
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	4619      	mov	r1, r3
 80007ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80007f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007fa:	4618      	mov	r0, r3
 80007fc:	f000 f91d 	bl	8000a3a <HAL_SYSTICK_Config>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d10f      	bne.n	8000826 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2b0f      	cmp	r3, #15
 800080a:	d809      	bhi.n	8000820 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800080c:	2200      	movs	r2, #0
 800080e:	6879      	ldr	r1, [r7, #4]
 8000810:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000814:	f000 f8f5 	bl	8000a02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000818:	4a0a      	ldr	r2, [pc, #40]	; (8000844 <HAL_InitTick+0x74>)
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	e007      	b.n	8000830 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000820:	2301      	movs	r3, #1
 8000822:	73fb      	strb	r3, [r7, #15]
 8000824:	e004      	b.n	8000830 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000826:	2301      	movs	r3, #1
 8000828:	73fb      	strb	r3, [r7, #15]
 800082a:	e001      	b.n	8000830 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000830:	7bfb      	ldrb	r3, [r7, #15]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3710      	adds	r7, #16
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	20000008 	.word	0x20000008
 8000840:	20000000 	.word	0x20000000
 8000844:	20000004 	.word	0x20000004

08000848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <HAL_IncTick+0x20>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	461a      	mov	r2, r3
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <HAL_IncTick+0x24>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4413      	add	r3, r2
 8000858:	4a04      	ldr	r2, [pc, #16]	; (800086c <HAL_IncTick+0x24>)
 800085a:	6013      	str	r3, [r2, #0]
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	20000008 	.word	0x20000008
 800086c:	2000009c 	.word	0x2000009c

08000870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  return uwTick;
 8000874:	4b03      	ldr	r3, [pc, #12]	; (8000884 <HAL_GetTick+0x14>)
 8000876:	681b      	ldr	r3, [r3, #0]
}
 8000878:	4618      	mov	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	2000009c 	.word	0x2000009c

08000888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <__NVIC_SetPriorityGrouping+0x44>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008a4:	4013      	ands	r3, r2
 80008a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ba:	4a04      	ldr	r2, [pc, #16]	; (80008cc <__NVIC_SetPriorityGrouping+0x44>)
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	60d3      	str	r3, [r2, #12]
}
 80008c0:	bf00      	nop
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008d4:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <__NVIC_GetPriorityGrouping+0x18>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	0a1b      	lsrs	r3, r3, #8
 80008da:	f003 0307 	and.w	r3, r3, #7
}
 80008de:	4618      	mov	r0, r3
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	6039      	str	r1, [r7, #0]
 80008f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	db0a      	blt.n	8000916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	b2da      	uxtb	r2, r3
 8000904:	490c      	ldr	r1, [pc, #48]	; (8000938 <__NVIC_SetPriority+0x4c>)
 8000906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090a:	0112      	lsls	r2, r2, #4
 800090c:	b2d2      	uxtb	r2, r2
 800090e:	440b      	add	r3, r1
 8000910:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000914:	e00a      	b.n	800092c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4908      	ldr	r1, [pc, #32]	; (800093c <__NVIC_SetPriority+0x50>)
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f003 030f 	and.w	r3, r3, #15
 8000922:	3b04      	subs	r3, #4
 8000924:	0112      	lsls	r2, r2, #4
 8000926:	b2d2      	uxtb	r2, r2
 8000928:	440b      	add	r3, r1
 800092a:	761a      	strb	r2, [r3, #24]
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	e000e100 	.word	0xe000e100
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000940:	b480      	push	{r7}
 8000942:	b089      	sub	sp, #36	; 0x24
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f003 0307 	and.w	r3, r3, #7
 8000952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000954:	69fb      	ldr	r3, [r7, #28]
 8000956:	f1c3 0307 	rsb	r3, r3, #7
 800095a:	2b04      	cmp	r3, #4
 800095c:	bf28      	it	cs
 800095e:	2304      	movcs	r3, #4
 8000960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	3304      	adds	r3, #4
 8000966:	2b06      	cmp	r3, #6
 8000968:	d902      	bls.n	8000970 <NVIC_EncodePriority+0x30>
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	3b03      	subs	r3, #3
 800096e:	e000      	b.n	8000972 <NVIC_EncodePriority+0x32>
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	fa02 f303 	lsl.w	r3, r2, r3
 800097e:	43da      	mvns	r2, r3
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	401a      	ands	r2, r3
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000988:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	fa01 f303 	lsl.w	r3, r1, r3
 8000992:	43d9      	mvns	r1, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000998:	4313      	orrs	r3, r2
         );
}
 800099a:	4618      	mov	r0, r3
 800099c:	3724      	adds	r7, #36	; 0x24
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
	...

080009a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	3b01      	subs	r3, #1
 80009b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009b8:	d301      	bcc.n	80009be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ba:	2301      	movs	r3, #1
 80009bc:	e00f      	b.n	80009de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009be:	4a0a      	ldr	r2, [pc, #40]	; (80009e8 <SysTick_Config+0x40>)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3b01      	subs	r3, #1
 80009c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009c6:	210f      	movs	r1, #15
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009cc:	f7ff ff8e 	bl	80008ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009d0:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <SysTick_Config+0x40>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009d6:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <SysTick_Config+0x40>)
 80009d8:	2207      	movs	r2, #7
 80009da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	e000e010 	.word	0xe000e010

080009ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f7ff ff47 	bl	8000888 <__NVIC_SetPriorityGrouping>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b086      	sub	sp, #24
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	4603      	mov	r3, r0
 8000a0a:	60b9      	str	r1, [r7, #8]
 8000a0c:	607a      	str	r2, [r7, #4]
 8000a0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a14:	f7ff ff5c 	bl	80008d0 <__NVIC_GetPriorityGrouping>
 8000a18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a1a:	687a      	ldr	r2, [r7, #4]
 8000a1c:	68b9      	ldr	r1, [r7, #8]
 8000a1e:	6978      	ldr	r0, [r7, #20]
 8000a20:	f7ff ff8e 	bl	8000940 <NVIC_EncodePriority>
 8000a24:	4602      	mov	r2, r0
 8000a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff ff5d 	bl	80008ec <__NVIC_SetPriority>
}
 8000a32:	bf00      	nop
 8000a34:	3718      	adds	r7, #24
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}

08000a3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a3a:	b580      	push	{r7, lr}
 8000a3c:	b082      	sub	sp, #8
 8000a3e:	af00      	add	r7, sp, #0
 8000a40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f7ff ffb0 	bl	80009a8 <SysTick_Config>
 8000a48:	4603      	mov	r3, r0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
	...

08000a54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b087      	sub	sp, #28
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a62:	e148      	b.n	8000cf6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	2101      	movs	r1, #1
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a70:	4013      	ands	r3, r2
 8000a72:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	f000 813a 	beq.w	8000cf0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	f003 0303 	and.w	r3, r3, #3
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d005      	beq.n	8000a94 <HAL_GPIO_Init+0x40>
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	f003 0303 	and.w	r3, r3, #3
 8000a90:	2b02      	cmp	r3, #2
 8000a92:	d130      	bne.n	8000af6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa4:	43db      	mvns	r3, r3
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	68da      	ldr	r2, [r3, #12]
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000aca:	2201      	movs	r2, #1
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	43db      	mvns	r3, r3
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	091b      	lsrs	r3, r3, #4
 8000ae0:	f003 0201 	and.w	r2, r3, #1
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aea:	693a      	ldr	r2, [r7, #16]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	693a      	ldr	r2, [r7, #16]
 8000af4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f003 0303 	and.w	r3, r3, #3
 8000afe:	2b03      	cmp	r3, #3
 8000b00:	d017      	beq.n	8000b32 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	68db      	ldr	r3, [r3, #12]
 8000b06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b12:	43db      	mvns	r3, r3
 8000b14:	693a      	ldr	r2, [r7, #16]
 8000b16:	4013      	ands	r3, r2
 8000b18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	689a      	ldr	r2, [r3, #8]
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	005b      	lsls	r3, r3, #1
 8000b22:	fa02 f303 	lsl.w	r3, r2, r3
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	693a      	ldr	r2, [r7, #16]
 8000b30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f003 0303 	and.w	r3, r3, #3
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d123      	bne.n	8000b86 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	08da      	lsrs	r2, r3, #3
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	3208      	adds	r2, #8
 8000b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	f003 0307 	and.w	r3, r3, #7
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	220f      	movs	r2, #15
 8000b56:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	693a      	ldr	r2, [r7, #16]
 8000b5e:	4013      	ands	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	691a      	ldr	r2, [r3, #16]
 8000b66:	697b      	ldr	r3, [r7, #20]
 8000b68:	f003 0307 	and.w	r3, r3, #7
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	08da      	lsrs	r2, r3, #3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3208      	adds	r2, #8
 8000b80:	6939      	ldr	r1, [r7, #16]
 8000b82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	005b      	lsls	r3, r3, #1
 8000b90:	2203      	movs	r2, #3
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	43db      	mvns	r3, r3
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f003 0203 	and.w	r2, r3, #3
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f000 8094 	beq.w	8000cf0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc8:	4b52      	ldr	r3, [pc, #328]	; (8000d14 <HAL_GPIO_Init+0x2c0>)
 8000bca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bcc:	4a51      	ldr	r2, [pc, #324]	; (8000d14 <HAL_GPIO_Init+0x2c0>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	6613      	str	r3, [r2, #96]	; 0x60
 8000bd4:	4b4f      	ldr	r3, [pc, #316]	; (8000d14 <HAL_GPIO_Init+0x2c0>)
 8000bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000be0:	4a4d      	ldr	r2, [pc, #308]	; (8000d18 <HAL_GPIO_Init+0x2c4>)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	089b      	lsrs	r3, r3, #2
 8000be6:	3302      	adds	r3, #2
 8000be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	f003 0303 	and.w	r3, r3, #3
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	220f      	movs	r2, #15
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4013      	ands	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c0a:	d00d      	beq.n	8000c28 <HAL_GPIO_Init+0x1d4>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a43      	ldr	r2, [pc, #268]	; (8000d1c <HAL_GPIO_Init+0x2c8>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d007      	beq.n	8000c24 <HAL_GPIO_Init+0x1d0>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a42      	ldr	r2, [pc, #264]	; (8000d20 <HAL_GPIO_Init+0x2cc>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d101      	bne.n	8000c20 <HAL_GPIO_Init+0x1cc>
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	e004      	b.n	8000c2a <HAL_GPIO_Init+0x1d6>
 8000c20:	2307      	movs	r3, #7
 8000c22:	e002      	b.n	8000c2a <HAL_GPIO_Init+0x1d6>
 8000c24:	2301      	movs	r3, #1
 8000c26:	e000      	b.n	8000c2a <HAL_GPIO_Init+0x1d6>
 8000c28:	2300      	movs	r3, #0
 8000c2a:	697a      	ldr	r2, [r7, #20]
 8000c2c:	f002 0203 	and.w	r2, r2, #3
 8000c30:	0092      	lsls	r2, r2, #2
 8000c32:	4093      	lsls	r3, r2
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	4313      	orrs	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c3a:	4937      	ldr	r1, [pc, #220]	; (8000d18 <HAL_GPIO_Init+0x2c4>)
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	089b      	lsrs	r3, r3, #2
 8000c40:	3302      	adds	r3, #2
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c48:	4b36      	ldr	r3, [pc, #216]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	43db      	mvns	r3, r3
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d003      	beq.n	8000c6c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c6c:	4a2d      	ldr	r2, [pc, #180]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c72:	4b2c      	ldr	r3, [pc, #176]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	43db      	mvns	r3, r3
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d003      	beq.n	8000c96 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	4313      	orrs	r3, r2
 8000c94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c96:	4a23      	ldr	r2, [pc, #140]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c9c:	4b21      	ldr	r3, [pc, #132]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d003      	beq.n	8000cc0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8000cb8:	693a      	ldr	r2, [r7, #16]
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000cc0:	4a18      	ldr	r2, [pc, #96]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000cc6:	4b17      	ldr	r3, [pc, #92]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d003      	beq.n	8000cea <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000cea:	4a0e      	ldr	r2, [pc, #56]	; (8000d24 <HAL_GPIO_Init+0x2d0>)
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	f47f aeaf 	bne.w	8000a64 <HAL_GPIO_Init+0x10>
  }
}
 8000d06:	bf00      	nop
 8000d08:	bf00      	nop
 8000d0a:	371c      	adds	r7, #28
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010000 	.word	0x40010000
 8000d1c:	48000400 	.word	0x48000400
 8000d20:	48000800 	.word	0x48000800
 8000d24:	40010400 	.word	0x40010400

08000d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	460b      	mov	r3, r1
 8000d32:	807b      	strh	r3, [r7, #2]
 8000d34:	4613      	mov	r3, r2
 8000d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d38:	787b      	ldrb	r3, [r7, #1]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d003      	beq.n	8000d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d3e:	887a      	ldrh	r2, [r7, #2]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d44:	e002      	b.n	8000d4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d46:	887a      	ldrh	r2, [r7, #2]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d4c:	bf00      	nop
 8000d4e:	370c      	adds	r7, #12
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <HAL_PWREx_GetVoltageRange+0x18>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40007000 	.word	0x40007000

08000d74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d82:	d130      	bne.n	8000de6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d84:	4b23      	ldr	r3, [pc, #140]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000d90:	d038      	beq.n	8000e04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d92:	4b20      	ldr	r3, [pc, #128]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000d9a:	4a1e      	ldr	r2, [pc, #120]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000da0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000da2:	4b1d      	ldr	r3, [pc, #116]	; (8000e18 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2232      	movs	r2, #50	; 0x32
 8000da8:	fb02 f303 	mul.w	r3, r2, r3
 8000dac:	4a1b      	ldr	r2, [pc, #108]	; (8000e1c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000dae:	fba2 2303 	umull	r2, r3, r2, r3
 8000db2:	0c9b      	lsrs	r3, r3, #18
 8000db4:	3301      	adds	r3, #1
 8000db6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000db8:	e002      	b.n	8000dc0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000dc0:	4b14      	ldr	r3, [pc, #80]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000dc2:	695b      	ldr	r3, [r3, #20]
 8000dc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000dcc:	d102      	bne.n	8000dd4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d1f2      	bne.n	8000dba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000de0:	d110      	bne.n	8000e04 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000de2:	2303      	movs	r3, #3
 8000de4:	e00f      	b.n	8000e06 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000de6:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000dee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000df2:	d007      	beq.n	8000e04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000df4:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000dfc:	4a05      	ldr	r2, [pc, #20]	; (8000e14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000dfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e02:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000e04:	2300      	movs	r3, #0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	40007000 	.word	0x40007000
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	431bde83 	.word	0x431bde83

08000e20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b088      	sub	sp, #32
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d102      	bne.n	8000e34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	f000 bc02 	b.w	8001638 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e34:	4b96      	ldr	r3, [pc, #600]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f003 030c 	and.w	r3, r3, #12
 8000e3c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e3e:	4b94      	ldr	r3, [pc, #592]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	f003 0303 	and.w	r3, r3, #3
 8000e46:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f003 0310 	and.w	r3, r3, #16
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	f000 80e4 	beq.w	800101e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d007      	beq.n	8000e6c <HAL_RCC_OscConfig+0x4c>
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	2b0c      	cmp	r3, #12
 8000e60:	f040 808b 	bne.w	8000f7a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	f040 8087 	bne.w	8000f7a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e6c:	4b88      	ldr	r3, [pc, #544]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f003 0302 	and.w	r3, r3, #2
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d005      	beq.n	8000e84 <HAL_RCC_OscConfig+0x64>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d101      	bne.n	8000e84 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e3d9      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a1a      	ldr	r2, [r3, #32]
 8000e88:	4b81      	ldr	r3, [pc, #516]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0308 	and.w	r3, r3, #8
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <HAL_RCC_OscConfig+0x7e>
 8000e94:	4b7e      	ldr	r3, [pc, #504]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000e9c:	e005      	b.n	8000eaa <HAL_RCC_OscConfig+0x8a>
 8000e9e:	4b7c      	ldr	r3, [pc, #496]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000ea0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ea4:	091b      	lsrs	r3, r3, #4
 8000ea6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d223      	bcs.n	8000ef6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6a1b      	ldr	r3, [r3, #32]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 fd54 	bl	8001960 <RCC_SetFlashLatencyFromMSIRange>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e3ba      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ec2:	4b73      	ldr	r3, [pc, #460]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a72      	ldr	r2, [pc, #456]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	6013      	str	r3, [r2, #0]
 8000ece:	4b70      	ldr	r3, [pc, #448]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6a1b      	ldr	r3, [r3, #32]
 8000eda:	496d      	ldr	r1, [pc, #436]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000edc:	4313      	orrs	r3, r2
 8000ede:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ee0:	4b6b      	ldr	r3, [pc, #428]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	69db      	ldr	r3, [r3, #28]
 8000eec:	021b      	lsls	r3, r3, #8
 8000eee:	4968      	ldr	r1, [pc, #416]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	604b      	str	r3, [r1, #4]
 8000ef4:	e025      	b.n	8000f42 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ef6:	4b66      	ldr	r3, [pc, #408]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a65      	ldr	r2, [pc, #404]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000efc:	f043 0308 	orr.w	r3, r3, #8
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	4b63      	ldr	r3, [pc, #396]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6a1b      	ldr	r3, [r3, #32]
 8000f0e:	4960      	ldr	r1, [pc, #384]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000f10:	4313      	orrs	r3, r2
 8000f12:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f14:	4b5e      	ldr	r3, [pc, #376]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	69db      	ldr	r3, [r3, #28]
 8000f20:	021b      	lsls	r3, r3, #8
 8000f22:	495b      	ldr	r1, [pc, #364]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000f24:	4313      	orrs	r3, r2
 8000f26:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d109      	bne.n	8000f42 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a1b      	ldr	r3, [r3, #32]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 fd14 	bl	8001960 <RCC_SetFlashLatencyFromMSIRange>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e37a      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f42:	f000 fc81 	bl	8001848 <HAL_RCC_GetSysClockFreq>
 8000f46:	4602      	mov	r2, r0
 8000f48:	4b51      	ldr	r3, [pc, #324]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	091b      	lsrs	r3, r3, #4
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	4950      	ldr	r1, [pc, #320]	; (8001094 <HAL_RCC_OscConfig+0x274>)
 8000f54:	5ccb      	ldrb	r3, [r1, r3]
 8000f56:	f003 031f 	and.w	r3, r3, #31
 8000f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f5e:	4a4e      	ldr	r2, [pc, #312]	; (8001098 <HAL_RCC_OscConfig+0x278>)
 8000f60:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000f62:	4b4e      	ldr	r3, [pc, #312]	; (800109c <HAL_RCC_OscConfig+0x27c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fc32 	bl	80007d0 <HAL_InitTick>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d052      	beq.n	800101c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	e35e      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d032      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f82:	4b43      	ldr	r3, [pc, #268]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a42      	ldr	r2, [pc, #264]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000f88:	f043 0301 	orr.w	r3, r3, #1
 8000f8c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f8e:	f7ff fc6f 	bl	8000870 <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f94:	e008      	b.n	8000fa8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f96:	f7ff fc6b 	bl	8000870 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e347      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000fa8:	4b39      	ldr	r3, [pc, #228]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d0f0      	beq.n	8000f96 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fb4:	4b36      	ldr	r3, [pc, #216]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a35      	ldr	r2, [pc, #212]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fba:	f043 0308 	orr.w	r3, r3, #8
 8000fbe:	6013      	str	r3, [r2, #0]
 8000fc0:	4b33      	ldr	r3, [pc, #204]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6a1b      	ldr	r3, [r3, #32]
 8000fcc:	4930      	ldr	r1, [pc, #192]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fd2:	4b2f      	ldr	r3, [pc, #188]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	492b      	ldr	r1, [pc, #172]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	604b      	str	r3, [r1, #4]
 8000fe6:	e01a      	b.n	800101e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000fe8:	4b29      	ldr	r3, [pc, #164]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a28      	ldr	r2, [pc, #160]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8000fee:	f023 0301 	bic.w	r3, r3, #1
 8000ff2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000ff4:	f7ff fc3c 	bl	8000870 <HAL_GetTick>
 8000ff8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ffa:	e008      	b.n	800100e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ffc:	f7ff fc38 	bl	8000870 <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d901      	bls.n	800100e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e314      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800100e:	4b20      	ldr	r3, [pc, #128]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	2b00      	cmp	r3, #0
 8001018:	d1f0      	bne.n	8000ffc <HAL_RCC_OscConfig+0x1dc>
 800101a:	e000      	b.n	800101e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800101c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	2b00      	cmp	r3, #0
 8001028:	d073      	beq.n	8001112 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	2b08      	cmp	r3, #8
 800102e:	d005      	beq.n	800103c <HAL_RCC_OscConfig+0x21c>
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	2b0c      	cmp	r3, #12
 8001034:	d10e      	bne.n	8001054 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	2b03      	cmp	r3, #3
 800103a:	d10b      	bne.n	8001054 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800103c:	4b14      	ldr	r3, [pc, #80]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d063      	beq.n	8001110 <HAL_RCC_OscConfig+0x2f0>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d15f      	bne.n	8001110 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	e2f1      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800105c:	d106      	bne.n	800106c <HAL_RCC_OscConfig+0x24c>
 800105e:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a0b      	ldr	r2, [pc, #44]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8001064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001068:	6013      	str	r3, [r2, #0]
 800106a:	e025      	b.n	80010b8 <HAL_RCC_OscConfig+0x298>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001074:	d114      	bne.n	80010a0 <HAL_RCC_OscConfig+0x280>
 8001076:	4b06      	ldr	r3, [pc, #24]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a05      	ldr	r2, [pc, #20]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 800107c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001080:	6013      	str	r3, [r2, #0]
 8001082:	4b03      	ldr	r3, [pc, #12]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a02      	ldr	r2, [pc, #8]	; (8001090 <HAL_RCC_OscConfig+0x270>)
 8001088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800108c:	6013      	str	r3, [r2, #0]
 800108e:	e013      	b.n	80010b8 <HAL_RCC_OscConfig+0x298>
 8001090:	40021000 	.word	0x40021000
 8001094:	080025a0 	.word	0x080025a0
 8001098:	20000000 	.word	0x20000000
 800109c:	20000004 	.word	0x20000004
 80010a0:	4ba0      	ldr	r3, [pc, #640]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a9f      	ldr	r2, [pc, #636]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80010a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010aa:	6013      	str	r3, [r2, #0]
 80010ac:	4b9d      	ldr	r3, [pc, #628]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a9c      	ldr	r2, [pc, #624]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80010b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d013      	beq.n	80010e8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010c0:	f7ff fbd6 	bl	8000870 <HAL_GetTick>
 80010c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010c6:	e008      	b.n	80010da <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010c8:	f7ff fbd2 	bl	8000870 <HAL_GetTick>
 80010cc:	4602      	mov	r2, r0
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b64      	cmp	r3, #100	; 0x64
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e2ae      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80010da:	4b92      	ldr	r3, [pc, #584]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0f0      	beq.n	80010c8 <HAL_RCC_OscConfig+0x2a8>
 80010e6:	e014      	b.n	8001112 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010e8:	f7ff fbc2 	bl	8000870 <HAL_GetTick>
 80010ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80010ee:	e008      	b.n	8001102 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010f0:	f7ff fbbe 	bl	8000870 <HAL_GetTick>
 80010f4:	4602      	mov	r2, r0
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	2b64      	cmp	r3, #100	; 0x64
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e29a      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001102:	4b88      	ldr	r3, [pc, #544]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110a:	2b00      	cmp	r3, #0
 800110c:	d1f0      	bne.n	80010f0 <HAL_RCC_OscConfig+0x2d0>
 800110e:	e000      	b.n	8001112 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001110:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	2b00      	cmp	r3, #0
 800111c:	d060      	beq.n	80011e0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	2b04      	cmp	r3, #4
 8001122:	d005      	beq.n	8001130 <HAL_RCC_OscConfig+0x310>
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	2b0c      	cmp	r3, #12
 8001128:	d119      	bne.n	800115e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2b02      	cmp	r3, #2
 800112e:	d116      	bne.n	800115e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001130:	4b7c      	ldr	r3, [pc, #496]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001138:	2b00      	cmp	r3, #0
 800113a:	d005      	beq.n	8001148 <HAL_RCC_OscConfig+0x328>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d101      	bne.n	8001148 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e277      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001148:	4b76      	ldr	r3, [pc, #472]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	691b      	ldr	r3, [r3, #16]
 8001154:	061b      	lsls	r3, r3, #24
 8001156:	4973      	ldr	r1, [pc, #460]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001158:	4313      	orrs	r3, r2
 800115a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800115c:	e040      	b.n	80011e0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d023      	beq.n	80011ae <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001166:	4b6f      	ldr	r3, [pc, #444]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a6e      	ldr	r2, [pc, #440]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 800116c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001170:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001172:	f7ff fb7d 	bl	8000870 <HAL_GetTick>
 8001176:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001178:	e008      	b.n	800118c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800117a:	f7ff fb79 	bl	8000870 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d901      	bls.n	800118c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001188:	2303      	movs	r3, #3
 800118a:	e255      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800118c:	4b65      	ldr	r3, [pc, #404]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001194:	2b00      	cmp	r3, #0
 8001196:	d0f0      	beq.n	800117a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001198:	4b62      	ldr	r3, [pc, #392]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	691b      	ldr	r3, [r3, #16]
 80011a4:	061b      	lsls	r3, r3, #24
 80011a6:	495f      	ldr	r1, [pc, #380]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80011a8:	4313      	orrs	r3, r2
 80011aa:	604b      	str	r3, [r1, #4]
 80011ac:	e018      	b.n	80011e0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011ae:	4b5d      	ldr	r3, [pc, #372]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a5c      	ldr	r2, [pc, #368]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80011b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ba:	f7ff fb59 	bl	8000870 <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011c0:	e008      	b.n	80011d4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011c2:	f7ff fb55 	bl	8000870 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d901      	bls.n	80011d4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e231      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80011d4:	4b53      	ldr	r3, [pc, #332]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d1f0      	bne.n	80011c2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0308 	and.w	r3, r3, #8
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d03c      	beq.n	8001266 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	695b      	ldr	r3, [r3, #20]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d01c      	beq.n	800122e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011f4:	4b4b      	ldr	r3, [pc, #300]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80011f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011fa:	4a4a      	ldr	r2, [pc, #296]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001204:	f7ff fb34 	bl	8000870 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800120c:	f7ff fb30 	bl	8000870 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e20c      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800121e:	4b41      	ldr	r3, [pc, #260]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001220:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0ef      	beq.n	800120c <HAL_RCC_OscConfig+0x3ec>
 800122c:	e01b      	b.n	8001266 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800122e:	4b3d      	ldr	r3, [pc, #244]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001230:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001234:	4a3b      	ldr	r2, [pc, #236]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001236:	f023 0301 	bic.w	r3, r3, #1
 800123a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800123e:	f7ff fb17 	bl	8000870 <HAL_GetTick>
 8001242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001244:	e008      	b.n	8001258 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001246:	f7ff fb13 	bl	8000870 <HAL_GetTick>
 800124a:	4602      	mov	r2, r0
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	1ad3      	subs	r3, r2, r3
 8001250:	2b02      	cmp	r3, #2
 8001252:	d901      	bls.n	8001258 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001254:	2303      	movs	r3, #3
 8001256:	e1ef      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001258:	4b32      	ldr	r3, [pc, #200]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 800125a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800125e:	f003 0302 	and.w	r3, r3, #2
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1ef      	bne.n	8001246 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0304 	and.w	r3, r3, #4
 800126e:	2b00      	cmp	r3, #0
 8001270:	f000 80a6 	beq.w	80013c0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001274:	2300      	movs	r3, #0
 8001276:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001278:	4b2a      	ldr	r3, [pc, #168]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 800127a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800127c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d10d      	bne.n	80012a0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001284:	4b27      	ldr	r3, [pc, #156]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001288:	4a26      	ldr	r2, [pc, #152]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 800128a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800128e:	6593      	str	r3, [r2, #88]	; 0x58
 8001290:	4b24      	ldr	r3, [pc, #144]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001292:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800129c:	2301      	movs	r3, #1
 800129e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <HAL_RCC_OscConfig+0x508>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d118      	bne.n	80012de <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012ac:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <HAL_RCC_OscConfig+0x508>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a1d      	ldr	r2, [pc, #116]	; (8001328 <HAL_RCC_OscConfig+0x508>)
 80012b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012b8:	f7ff fada 	bl	8000870 <HAL_GetTick>
 80012bc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012be:	e008      	b.n	80012d2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012c0:	f7ff fad6 	bl	8000870 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d901      	bls.n	80012d2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80012ce:	2303      	movs	r3, #3
 80012d0:	e1b2      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <HAL_RCC_OscConfig+0x508>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d0f0      	beq.n	80012c0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d108      	bne.n	80012f8 <HAL_RCC_OscConfig+0x4d8>
 80012e6:	4b0f      	ldr	r3, [pc, #60]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80012e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012ec:	4a0d      	ldr	r2, [pc, #52]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 80012ee:	f043 0301 	orr.w	r3, r3, #1
 80012f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80012f6:	e029      	b.n	800134c <HAL_RCC_OscConfig+0x52c>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	2b05      	cmp	r3, #5
 80012fe:	d115      	bne.n	800132c <HAL_RCC_OscConfig+0x50c>
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001306:	4a07      	ldr	r2, [pc, #28]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001308:	f043 0304 	orr.w	r3, r3, #4
 800130c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001310:	4b04      	ldr	r3, [pc, #16]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001316:	4a03      	ldr	r2, [pc, #12]	; (8001324 <HAL_RCC_OscConfig+0x504>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001320:	e014      	b.n	800134c <HAL_RCC_OscConfig+0x52c>
 8001322:	bf00      	nop
 8001324:	40021000 	.word	0x40021000
 8001328:	40007000 	.word	0x40007000
 800132c:	4b9a      	ldr	r3, [pc, #616]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 800132e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001332:	4a99      	ldr	r2, [pc, #612]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001334:	f023 0301 	bic.w	r3, r3, #1
 8001338:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800133c:	4b96      	ldr	r3, [pc, #600]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 800133e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001342:	4a95      	ldr	r2, [pc, #596]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001344:	f023 0304 	bic.w	r3, r3, #4
 8001348:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d016      	beq.n	8001382 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001354:	f7ff fa8c 	bl	8000870 <HAL_GetTick>
 8001358:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800135a:	e00a      	b.n	8001372 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800135c:	f7ff fa88 	bl	8000870 <HAL_GetTick>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	f241 3288 	movw	r2, #5000	; 0x1388
 800136a:	4293      	cmp	r3, r2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e162      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001372:	4b89      	ldr	r3, [pc, #548]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001378:	f003 0302 	and.w	r3, r3, #2
 800137c:	2b00      	cmp	r3, #0
 800137e:	d0ed      	beq.n	800135c <HAL_RCC_OscConfig+0x53c>
 8001380:	e015      	b.n	80013ae <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001382:	f7ff fa75 	bl	8000870 <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001388:	e00a      	b.n	80013a0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800138a:	f7ff fa71 	bl	8000870 <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	f241 3288 	movw	r2, #5000	; 0x1388
 8001398:	4293      	cmp	r3, r2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e14b      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013a0:	4b7d      	ldr	r3, [pc, #500]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80013a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1ed      	bne.n	800138a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80013ae:	7ffb      	ldrb	r3, [r7, #31]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d105      	bne.n	80013c0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013b4:	4b78      	ldr	r3, [pc, #480]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80013b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b8:	4a77      	ldr	r2, [pc, #476]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80013ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013be:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0320 	and.w	r3, r3, #32
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d03c      	beq.n	8001446 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d01c      	beq.n	800140e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80013d4:	4b70      	ldr	r3, [pc, #448]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80013d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80013da:	4a6f      	ldr	r2, [pc, #444]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013e4:	f7ff fa44 	bl	8000870 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80013ec:	f7ff fa40 	bl	8000870 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e11c      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80013fe:	4b66      	ldr	r3, [pc, #408]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001400:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0ef      	beq.n	80013ec <HAL_RCC_OscConfig+0x5cc>
 800140c:	e01b      	b.n	8001446 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800140e:	4b62      	ldr	r3, [pc, #392]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001410:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001414:	4a60      	ldr	r2, [pc, #384]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001416:	f023 0301 	bic.w	r3, r3, #1
 800141a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800141e:	f7ff fa27 	bl	8000870 <HAL_GetTick>
 8001422:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001424:	e008      	b.n	8001438 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001426:	f7ff fa23 	bl	8000870 <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e0ff      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001438:	4b57      	ldr	r3, [pc, #348]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 800143a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1ef      	bne.n	8001426 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144a:	2b00      	cmp	r3, #0
 800144c:	f000 80f3 	beq.w	8001636 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001454:	2b02      	cmp	r3, #2
 8001456:	f040 80c9 	bne.w	80015ec <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800145a:	4b4f      	ldr	r3, [pc, #316]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	f003 0203 	and.w	r2, r3, #3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146a:	429a      	cmp	r2, r3
 800146c:	d12c      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001478:	3b01      	subs	r3, #1
 800147a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800147c:	429a      	cmp	r2, r3
 800147e:	d123      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800148a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800148c:	429a      	cmp	r2, r3
 800148e:	d11b      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800149a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800149c:	429a      	cmp	r2, r3
 800149e:	d113      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014aa:	085b      	lsrs	r3, r3, #1
 80014ac:	3b01      	subs	r3, #1
 80014ae:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d109      	bne.n	80014c8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	085b      	lsrs	r3, r3, #1
 80014c0:	3b01      	subs	r3, #1
 80014c2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d06b      	beq.n	80015a0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	2b0c      	cmp	r3, #12
 80014cc:	d062      	beq.n	8001594 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014ce:	4b32      	ldr	r3, [pc, #200]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e0ac      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80014de:	4b2e      	ldr	r3, [pc, #184]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a2d      	ldr	r2, [pc, #180]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 80014e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014e8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014ea:	f7ff f9c1 	bl	8000870 <HAL_GetTick>
 80014ee:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014f2:	f7ff f9bd 	bl	8000870 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e099      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001504:	4b24      	ldr	r3, [pc, #144]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f0      	bne.n	80014f2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001510:	4b21      	ldr	r3, [pc, #132]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001512:	68da      	ldr	r2, [r3, #12]
 8001514:	4b21      	ldr	r3, [pc, #132]	; (800159c <HAL_RCC_OscConfig+0x77c>)
 8001516:	4013      	ands	r3, r2
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001520:	3a01      	subs	r2, #1
 8001522:	0112      	lsls	r2, r2, #4
 8001524:	4311      	orrs	r1, r2
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800152a:	0212      	lsls	r2, r2, #8
 800152c:	4311      	orrs	r1, r2
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001532:	0852      	lsrs	r2, r2, #1
 8001534:	3a01      	subs	r2, #1
 8001536:	0552      	lsls	r2, r2, #21
 8001538:	4311      	orrs	r1, r2
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800153e:	0852      	lsrs	r2, r2, #1
 8001540:	3a01      	subs	r2, #1
 8001542:	0652      	lsls	r2, r2, #25
 8001544:	4311      	orrs	r1, r2
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800154a:	06d2      	lsls	r2, r2, #27
 800154c:	430a      	orrs	r2, r1
 800154e:	4912      	ldr	r1, [pc, #72]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001550:	4313      	orrs	r3, r2
 8001552:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001554:	4b10      	ldr	r3, [pc, #64]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a0f      	ldr	r2, [pc, #60]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 800155a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800155e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001560:	4b0d      	ldr	r3, [pc, #52]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	4a0c      	ldr	r2, [pc, #48]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001566:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800156a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800156c:	f7ff f980 	bl	8000870 <HAL_GetTick>
 8001570:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001572:	e008      	b.n	8001586 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001574:	f7ff f97c 	bl	8000870 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e058      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001586:	4b04      	ldr	r3, [pc, #16]	; (8001598 <HAL_RCC_OscConfig+0x778>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0f0      	beq.n	8001574 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001592:	e050      	b.n	8001636 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e04f      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
 8001598:	40021000 	.word	0x40021000
 800159c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015a0:	4b27      	ldr	r3, [pc, #156]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d144      	bne.n	8001636 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a23      	ldr	r2, [pc, #140]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015b6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80015b8:	4b21      	ldr	r3, [pc, #132]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	4a20      	ldr	r2, [pc, #128]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015c2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80015c4:	f7ff f954 	bl	8000870 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff f950 	bl	8000870 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e02c      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015de:	4b18      	ldr	r3, [pc, #96]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0x7ac>
 80015ea:	e024      	b.n	8001636 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	2b0c      	cmp	r3, #12
 80015f0:	d01f      	beq.n	8001632 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f2:	4b13      	ldr	r3, [pc, #76]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a12      	ldr	r2, [pc, #72]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 80015f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80015fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fe:	f7ff f937 	bl	8000870 <HAL_GetTick>
 8001602:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001604:	e008      	b.n	8001618 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001606:	f7ff f933 	bl	8000870 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d901      	bls.n	8001618 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	e00f      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001618:	4b09      	ldr	r3, [pc, #36]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d1f0      	bne.n	8001606 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 8001626:	68da      	ldr	r2, [r3, #12]
 8001628:	4905      	ldr	r1, [pc, #20]	; (8001640 <HAL_RCC_OscConfig+0x820>)
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <HAL_RCC_OscConfig+0x824>)
 800162c:	4013      	ands	r3, r2
 800162e:	60cb      	str	r3, [r1, #12]
 8001630:	e001      	b.n	8001636 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e000      	b.n	8001638 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3720      	adds	r7, #32
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40021000 	.word	0x40021000
 8001644:	feeefffc 	.word	0xfeeefffc

08001648 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d101      	bne.n	800165c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e0e7      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800165c:	4b75      	ldr	r3, [pc, #468]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 0307 	and.w	r3, r3, #7
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d910      	bls.n	800168c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800166a:	4b72      	ldr	r3, [pc, #456]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f023 0207 	bic.w	r2, r3, #7
 8001672:	4970      	ldr	r1, [pc, #448]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	4313      	orrs	r3, r2
 8001678:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800167a:	4b6e      	ldr	r3, [pc, #440]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	429a      	cmp	r2, r3
 8001686:	d001      	beq.n	800168c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	e0cf      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0302 	and.w	r3, r3, #2
 8001694:	2b00      	cmp	r3, #0
 8001696:	d010      	beq.n	80016ba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	4b66      	ldr	r3, [pc, #408]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d908      	bls.n	80016ba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a8:	4b63      	ldr	r3, [pc, #396]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4960      	ldr	r1, [pc, #384]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d04c      	beq.n	8001760 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	2b03      	cmp	r3, #3
 80016cc:	d107      	bne.n	80016de <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ce:	4b5a      	ldr	r3, [pc, #360]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d121      	bne.n	800171e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e0a6      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d107      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016e6:	4b54      	ldr	r3, [pc, #336]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d115      	bne.n	800171e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e09a      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d107      	bne.n	800170e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016fe:	4b4e      	ldr	r3, [pc, #312]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	2b00      	cmp	r3, #0
 8001708:	d109      	bne.n	800171e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e08e      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800170e:	4b4a      	ldr	r3, [pc, #296]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e086      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800171e:	4b46      	ldr	r3, [pc, #280]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f023 0203 	bic.w	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	4943      	ldr	r1, [pc, #268]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 800172c:	4313      	orrs	r3, r2
 800172e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001730:	f7ff f89e 	bl	8000870 <HAL_GetTick>
 8001734:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001736:	e00a      	b.n	800174e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001738:	f7ff f89a 	bl	8000870 <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	f241 3288 	movw	r2, #5000	; 0x1388
 8001746:	4293      	cmp	r3, r2
 8001748:	d901      	bls.n	800174e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e06e      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174e:	4b3a      	ldr	r3, [pc, #232]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f003 020c 	and.w	r2, r3, #12
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	429a      	cmp	r2, r3
 800175e:	d1eb      	bne.n	8001738 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0302 	and.w	r3, r3, #2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d010      	beq.n	800178e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689a      	ldr	r2, [r3, #8]
 8001770:	4b31      	ldr	r3, [pc, #196]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001778:	429a      	cmp	r2, r3
 800177a:	d208      	bcs.n	800178e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800177c:	4b2e      	ldr	r3, [pc, #184]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	492b      	ldr	r1, [pc, #172]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 800178a:	4313      	orrs	r3, r2
 800178c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800178e:	4b29      	ldr	r3, [pc, #164]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	683a      	ldr	r2, [r7, #0]
 8001798:	429a      	cmp	r2, r3
 800179a:	d210      	bcs.n	80017be <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800179c:	4b25      	ldr	r3, [pc, #148]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f023 0207 	bic.w	r2, r3, #7
 80017a4:	4923      	ldr	r1, [pc, #140]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ac:	4b21      	ldr	r3, [pc, #132]	; (8001834 <HAL_RCC_ClockConfig+0x1ec>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d001      	beq.n	80017be <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e036      	b.n	800182c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0304 	and.w	r3, r3, #4
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d008      	beq.n	80017dc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017ca:	4b1b      	ldr	r3, [pc, #108]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	4918      	ldr	r1, [pc, #96]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0308 	and.w	r3, r3, #8
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d009      	beq.n	80017fc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017e8:	4b13      	ldr	r3, [pc, #76]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	691b      	ldr	r3, [r3, #16]
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	4910      	ldr	r1, [pc, #64]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017fc:	f000 f824 	bl	8001848 <HAL_RCC_GetSysClockFreq>
 8001800:	4602      	mov	r2, r0
 8001802:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <HAL_RCC_ClockConfig+0x1f0>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	091b      	lsrs	r3, r3, #4
 8001808:	f003 030f 	and.w	r3, r3, #15
 800180c:	490b      	ldr	r1, [pc, #44]	; (800183c <HAL_RCC_ClockConfig+0x1f4>)
 800180e:	5ccb      	ldrb	r3, [r1, r3]
 8001810:	f003 031f 	and.w	r3, r3, #31
 8001814:	fa22 f303 	lsr.w	r3, r2, r3
 8001818:	4a09      	ldr	r2, [pc, #36]	; (8001840 <HAL_RCC_ClockConfig+0x1f8>)
 800181a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800181c:	4b09      	ldr	r3, [pc, #36]	; (8001844 <HAL_RCC_ClockConfig+0x1fc>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4618      	mov	r0, r3
 8001822:	f7fe ffd5 	bl	80007d0 <HAL_InitTick>
 8001826:	4603      	mov	r3, r0
 8001828:	72fb      	strb	r3, [r7, #11]

  return status;
 800182a:	7afb      	ldrb	r3, [r7, #11]
}
 800182c:	4618      	mov	r0, r3
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40022000 	.word	0x40022000
 8001838:	40021000 	.word	0x40021000
 800183c:	080025a0 	.word	0x080025a0
 8001840:	20000000 	.word	0x20000000
 8001844:	20000004 	.word	0x20000004

08001848 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001848:	b480      	push	{r7}
 800184a:	b089      	sub	sp, #36	; 0x24
 800184c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800184e:	2300      	movs	r3, #0
 8001850:	61fb      	str	r3, [r7, #28]
 8001852:	2300      	movs	r3, #0
 8001854:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001856:	4b3e      	ldr	r3, [pc, #248]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 030c 	and.w	r3, r3, #12
 800185e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001860:	4b3b      	ldr	r3, [pc, #236]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d005      	beq.n	800187c <HAL_RCC_GetSysClockFreq+0x34>
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	2b0c      	cmp	r3, #12
 8001874:	d121      	bne.n	80018ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2b01      	cmp	r3, #1
 800187a:	d11e      	bne.n	80018ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800187c:	4b34      	ldr	r3, [pc, #208]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	2b00      	cmp	r3, #0
 8001886:	d107      	bne.n	8001898 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001888:	4b31      	ldr	r3, [pc, #196]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 800188a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800188e:	0a1b      	lsrs	r3, r3, #8
 8001890:	f003 030f 	and.w	r3, r3, #15
 8001894:	61fb      	str	r3, [r7, #28]
 8001896:	e005      	b.n	80018a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001898:	4b2d      	ldr	r3, [pc, #180]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	091b      	lsrs	r3, r3, #4
 800189e:	f003 030f 	and.w	r3, r3, #15
 80018a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80018a4:	4a2b      	ldr	r2, [pc, #172]	; (8001954 <HAL_RCC_GetSysClockFreq+0x10c>)
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d10d      	bne.n	80018d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018b8:	e00a      	b.n	80018d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	2b04      	cmp	r3, #4
 80018be:	d102      	bne.n	80018c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80018c0:	4b25      	ldr	r3, [pc, #148]	; (8001958 <HAL_RCC_GetSysClockFreq+0x110>)
 80018c2:	61bb      	str	r3, [r7, #24]
 80018c4:	e004      	b.n	80018d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	2b08      	cmp	r3, #8
 80018ca:	d101      	bne.n	80018d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80018cc:	4b23      	ldr	r3, [pc, #140]	; (800195c <HAL_RCC_GetSysClockFreq+0x114>)
 80018ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	2b0c      	cmp	r3, #12
 80018d4:	d134      	bne.n	8001940 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018d6:	4b1e      	ldr	r3, [pc, #120]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d003      	beq.n	80018ee <HAL_RCC_GetSysClockFreq+0xa6>
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b03      	cmp	r3, #3
 80018ea:	d003      	beq.n	80018f4 <HAL_RCC_GetSysClockFreq+0xac>
 80018ec:	e005      	b.n	80018fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <HAL_RCC_GetSysClockFreq+0x110>)
 80018f0:	617b      	str	r3, [r7, #20]
      break;
 80018f2:	e005      	b.n	8001900 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80018f4:	4b19      	ldr	r3, [pc, #100]	; (800195c <HAL_RCC_GetSysClockFreq+0x114>)
 80018f6:	617b      	str	r3, [r7, #20]
      break;
 80018f8:	e002      	b.n	8001900 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	617b      	str	r3, [r7, #20]
      break;
 80018fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001900:	4b13      	ldr	r3, [pc, #76]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	3301      	adds	r3, #1
 800190c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800190e:	4b10      	ldr	r3, [pc, #64]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	0a1b      	lsrs	r3, r3, #8
 8001914:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	fb03 f202 	mul.w	r2, r3, r2
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	fbb2 f3f3 	udiv	r3, r2, r3
 8001924:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_RCC_GetSysClockFreq+0x108>)
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	0e5b      	lsrs	r3, r3, #25
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	3301      	adds	r3, #1
 8001932:	005b      	lsls	r3, r3, #1
 8001934:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001936:	697a      	ldr	r2, [r7, #20]
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	fbb2 f3f3 	udiv	r3, r2, r3
 800193e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001940:	69bb      	ldr	r3, [r7, #24]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3724      	adds	r7, #36	; 0x24
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	40021000 	.word	0x40021000
 8001954:	080025b0 	.word	0x080025b0
 8001958:	00f42400 	.word	0x00f42400
 800195c:	007a1200 	.word	0x007a1200

08001960 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001968:	2300      	movs	r3, #0
 800196a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800196c:	4b2a      	ldr	r3, [pc, #168]	; (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800196e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001978:	f7ff f9ee 	bl	8000d58 <HAL_PWREx_GetVoltageRange>
 800197c:	6178      	str	r0, [r7, #20]
 800197e:	e014      	b.n	80019aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001980:	4b25      	ldr	r3, [pc, #148]	; (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001984:	4a24      	ldr	r2, [pc, #144]	; (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001986:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800198a:	6593      	str	r3, [r2, #88]	; 0x58
 800198c:	4b22      	ldr	r3, [pc, #136]	; (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800198e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001998:	f7ff f9de 	bl	8000d58 <HAL_PWREx_GetVoltageRange>
 800199c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800199e:	4b1e      	ldr	r3, [pc, #120]	; (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a2:	4a1d      	ldr	r2, [pc, #116]	; (8001a18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019b0:	d10b      	bne.n	80019ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b80      	cmp	r3, #128	; 0x80
 80019b6:	d919      	bls.n	80019ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2ba0      	cmp	r3, #160	; 0xa0
 80019bc:	d902      	bls.n	80019c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80019be:	2302      	movs	r3, #2
 80019c0:	613b      	str	r3, [r7, #16]
 80019c2:	e013      	b.n	80019ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80019c4:	2301      	movs	r3, #1
 80019c6:	613b      	str	r3, [r7, #16]
 80019c8:	e010      	b.n	80019ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b80      	cmp	r3, #128	; 0x80
 80019ce:	d902      	bls.n	80019d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80019d0:	2303      	movs	r3, #3
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	e00a      	b.n	80019ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b80      	cmp	r3, #128	; 0x80
 80019da:	d102      	bne.n	80019e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80019dc:	2302      	movs	r3, #2
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	e004      	b.n	80019ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b70      	cmp	r3, #112	; 0x70
 80019e6:	d101      	bne.n	80019ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80019e8:	2301      	movs	r3, #1
 80019ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f023 0207 	bic.w	r2, r3, #7
 80019f4:	4909      	ldr	r1, [pc, #36]	; (8001a1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80019fc:	4b07      	ldr	r3, [pc, #28]	; (8001a1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0307 	and.w	r3, r3, #7
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d001      	beq.n	8001a0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e000      	b.n	8001a10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3718      	adds	r7, #24
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40022000 	.word	0x40022000

08001a20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e095      	b.n	8001b5e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d108      	bne.n	8001a4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001a42:	d009      	beq.n	8001a58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
 8001a4a:	e005      	b.n	8001a58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d106      	bne.n	8001a78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7fe fdec 	bl	8000650 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a8e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001a98:	d902      	bls.n	8001aa0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	e002      	b.n	8001aa6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aa4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001aae:	d007      	beq.n	8001ac0 <HAL_SPI_Init+0xa0>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001ab8:	d002      	beq.n	8001ac0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001ad0:	431a      	orrs	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	431a      	orrs	r2, r3
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	695b      	ldr	r3, [r3, #20]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	431a      	orrs	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001aee:	431a      	orrs	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001af8:	431a      	orrs	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b02:	ea42 0103 	orr.w	r1, r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	430a      	orrs	r2, r1
 8001b14:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	0c1b      	lsrs	r3, r3, #16
 8001b1c:	f003 0204 	and.w	r2, r3, #4
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b24:	f003 0310 	and.w	r3, r3, #16
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b2e:	f003 0308 	and.w	r3, r3, #8
 8001b32:	431a      	orrs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001b3c:	ea42 0103 	orr.w	r1, r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b088      	sub	sp, #32
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	603b      	str	r3, [r7, #0]
 8001b72:	4613      	mov	r3, r2
 8001b74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001b76:	2300      	movs	r3, #0
 8001b78:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d101      	bne.n	8001b88 <HAL_SPI_Transmit+0x22>
 8001b84:	2302      	movs	r3, #2
 8001b86:	e158      	b.n	8001e3a <HAL_SPI_Transmit+0x2d4>
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b90:	f7fe fe6e 	bl	8000870 <HAL_GetTick>
 8001b94:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d002      	beq.n	8001bac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001baa:	e13d      	b.n	8001e28 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d002      	beq.n	8001bb8 <HAL_SPI_Transmit+0x52>
 8001bb2:	88fb      	ldrh	r3, [r7, #6]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d102      	bne.n	8001bbe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001bbc:	e134      	b.n	8001e28 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2203      	movs	r2, #3
 8001bc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	88fa      	ldrh	r2, [r7, #6]
 8001bd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	88fa      	ldrh	r2, [r7, #6]
 8001bdc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c08:	d10f      	bne.n	8001c2a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c34:	2b40      	cmp	r3, #64	; 0x40
 8001c36:	d007      	beq.n	8001c48 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001c50:	d94b      	bls.n	8001cea <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d002      	beq.n	8001c60 <HAL_SPI_Transmit+0xfa>
 8001c5a:	8afb      	ldrh	r3, [r7, #22]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d13e      	bne.n	8001cde <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c64:	881a      	ldrh	r2, [r3, #0]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c70:	1c9a      	adds	r2, r3, #2
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001c84:	e02b      	b.n	8001cde <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d112      	bne.n	8001cba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c98:	881a      	ldrh	r2, [r3, #0]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ca4:	1c9a      	adds	r2, r3, #2
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001cb8:	e011      	b.n	8001cde <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001cba:	f7fe fdd9 	bl	8000870 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d803      	bhi.n	8001cd2 <HAL_SPI_Transmit+0x16c>
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001cd0:	d102      	bne.n	8001cd8 <HAL_SPI_Transmit+0x172>
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d102      	bne.n	8001cde <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001cdc:	e0a4      	b.n	8001e28 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d1ce      	bne.n	8001c86 <HAL_SPI_Transmit+0x120>
 8001ce8:	e07c      	b.n	8001de4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <HAL_SPI_Transmit+0x192>
 8001cf2:	8afb      	ldrh	r3, [r7, #22]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d170      	bne.n	8001dda <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d912      	bls.n	8001d28 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d06:	881a      	ldrh	r2, [r3, #0]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d12:	1c9a      	adds	r2, r3, #2
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	3b02      	subs	r3, #2
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001d26:	e058      	b.n	8001dda <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	330c      	adds	r3, #12
 8001d32:	7812      	ldrb	r2, [r2, #0]
 8001d34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d3a:	1c5a      	adds	r2, r3, #1
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	3b01      	subs	r3, #1
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001d4e:	e044      	b.n	8001dda <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d12b      	bne.n	8001db6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d912      	bls.n	8001d8e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d6c:	881a      	ldrh	r2, [r3, #0]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d78:	1c9a      	adds	r2, r3, #2
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	3b02      	subs	r3, #2
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001d8c:	e025      	b.n	8001dda <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	330c      	adds	r3, #12
 8001d98:	7812      	ldrb	r2, [r2, #0]
 8001d9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001da0:	1c5a      	adds	r2, r3, #1
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	3b01      	subs	r3, #1
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001db4:	e011      	b.n	8001dda <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001db6:	f7fe fd5b 	bl	8000870 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d803      	bhi.n	8001dce <HAL_SPI_Transmit+0x268>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001dcc:	d102      	bne.n	8001dd4 <HAL_SPI_Transmit+0x26e>
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001dd8:	e026      	b.n	8001e28 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1b5      	bne.n	8001d50 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	6839      	ldr	r1, [r7, #0]
 8001de8:	68f8      	ldr	r0, [r7, #12]
 8001dea:	f000 fb5b 	bl	80024a4 <SPI_EndRxTxTransaction>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2220      	movs	r2, #32
 8001df8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10a      	bne.n	8001e18 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	613b      	str	r3, [r7, #16]
 8001e16:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d002      	beq.n	8001e26 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	77fb      	strb	r3, [r7, #31]
 8001e24:	e000      	b.n	8001e28 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8001e26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8001e38:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3720      	adds	r7, #32
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b08a      	sub	sp, #40	; 0x28
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	60f8      	str	r0, [r7, #12]
 8001e4a:	60b9      	str	r1, [r7, #8]
 8001e4c:	607a      	str	r2, [r7, #4]
 8001e4e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001e50:	2301      	movs	r3, #1
 8001e52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001e54:	2300      	movs	r3, #0
 8001e56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d101      	bne.n	8001e68 <HAL_SPI_TransmitReceive+0x26>
 8001e64:	2302      	movs	r3, #2
 8001e66:	e1fb      	b.n	8002260 <HAL_SPI_TransmitReceive+0x41e>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e70:	f7fe fcfe 	bl	8000870 <HAL_GetTick>
 8001e74:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001e7c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001e84:	887b      	ldrh	r3, [r7, #2]
 8001e86:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8001e88:	887b      	ldrh	r3, [r7, #2]
 8001e8a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001e8c:	7efb      	ldrb	r3, [r7, #27]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d00e      	beq.n	8001eb0 <HAL_SPI_TransmitReceive+0x6e>
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001e98:	d106      	bne.n	8001ea8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d102      	bne.n	8001ea8 <HAL_SPI_TransmitReceive+0x66>
 8001ea2:	7efb      	ldrb	r3, [r7, #27]
 8001ea4:	2b04      	cmp	r3, #4
 8001ea6:	d003      	beq.n	8001eb0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001eae:	e1cd      	b.n	800224c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d005      	beq.n	8001ec2 <HAL_SPI_TransmitReceive+0x80>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <HAL_SPI_TransmitReceive+0x80>
 8001ebc:	887b      	ldrh	r3, [r7, #2]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d103      	bne.n	8001eca <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001ec8:	e1c0      	b.n	800224c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d003      	beq.n	8001ede <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2205      	movs	r2, #5
 8001eda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	887a      	ldrh	r2, [r7, #2]
 8001eee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	887a      	ldrh	r2, [r7, #2]
 8001ef6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	68ba      	ldr	r2, [r7, #8]
 8001efe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	887a      	ldrh	r2, [r7, #2]
 8001f04:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	887a      	ldrh	r2, [r7, #2]
 8001f0a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001f20:	d802      	bhi.n	8001f28 <HAL_SPI_TransmitReceive+0xe6>
 8001f22:	8a3b      	ldrh	r3, [r7, #16]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d908      	bls.n	8001f3a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	685a      	ldr	r2, [r3, #4]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f36:	605a      	str	r2, [r3, #4]
 8001f38:	e007      	b.n	8001f4a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685a      	ldr	r2, [r3, #4]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001f48:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f54:	2b40      	cmp	r3, #64	; 0x40
 8001f56:	d007      	beq.n	8001f68 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001f70:	d97c      	bls.n	800206c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d002      	beq.n	8001f80 <HAL_SPI_TransmitReceive+0x13e>
 8001f7a:	8a7b      	ldrh	r3, [r7, #18]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d169      	bne.n	8002054 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f84:	881a      	ldrh	r2, [r3, #0]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f90:	1c9a      	adds	r2, r3, #2
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	3b01      	subs	r3, #1
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fa4:	e056      	b.n	8002054 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b02      	cmp	r3, #2
 8001fb2:	d11b      	bne.n	8001fec <HAL_SPI_TransmitReceive+0x1aa>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fb8:	b29b      	uxth	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d016      	beq.n	8001fec <HAL_SPI_TransmitReceive+0x1aa>
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d113      	bne.n	8001fec <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc8:	881a      	ldrh	r2, [r3, #0]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd4:	1c9a      	adds	r2, r3, #2
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d11c      	bne.n	8002034 <HAL_SPI_TransmitReceive+0x1f2>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002000:	b29b      	uxth	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d016      	beq.n	8002034 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002010:	b292      	uxth	r2, r2
 8002012:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	1c9a      	adds	r2, r3, #2
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002024:	b29b      	uxth	r3, r3
 8002026:	3b01      	subs	r3, #1
 8002028:	b29a      	uxth	r2, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002030:	2301      	movs	r3, #1
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002034:	f7fe fc1c 	bl	8000870 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002040:	429a      	cmp	r2, r3
 8002042:	d807      	bhi.n	8002054 <HAL_SPI_TransmitReceive+0x212>
 8002044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800204a:	d003      	beq.n	8002054 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800204c:	2303      	movs	r3, #3
 800204e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002052:	e0fb      	b.n	800224c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002058:	b29b      	uxth	r3, r3
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1a3      	bne.n	8001fa6 <HAL_SPI_TransmitReceive+0x164>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002064:	b29b      	uxth	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d19d      	bne.n	8001fa6 <HAL_SPI_TransmitReceive+0x164>
 800206a:	e0df      	b.n	800222c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d003      	beq.n	800207c <HAL_SPI_TransmitReceive+0x23a>
 8002074:	8a7b      	ldrh	r3, [r7, #18]
 8002076:	2b01      	cmp	r3, #1
 8002078:	f040 80cb 	bne.w	8002212 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002080:	b29b      	uxth	r3, r3
 8002082:	2b01      	cmp	r3, #1
 8002084:	d912      	bls.n	80020ac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800208a:	881a      	ldrh	r2, [r3, #0]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002096:	1c9a      	adds	r2, r3, #2
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	3b02      	subs	r3, #2
 80020a4:	b29a      	uxth	r2, r3
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80020aa:	e0b2      	b.n	8002212 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	330c      	adds	r3, #12
 80020b6:	7812      	ldrb	r2, [r2, #0]
 80020b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	3b01      	subs	r3, #1
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80020d2:	e09e      	b.n	8002212 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d134      	bne.n	800214c <HAL_SPI_TransmitReceive+0x30a>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d02f      	beq.n	800214c <HAL_SPI_TransmitReceive+0x30a>
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d12c      	bne.n	800214c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d912      	bls.n	8002122 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002100:	881a      	ldrh	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800210c:	1c9a      	adds	r2, r3, #2
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002116:	b29b      	uxth	r3, r3
 8002118:	3b02      	subs	r3, #2
 800211a:	b29a      	uxth	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002120:	e012      	b.n	8002148 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	330c      	adds	r3, #12
 800212c:	7812      	ldrb	r2, [r2, #0]
 800212e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002134:	1c5a      	adds	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800213e:	b29b      	uxth	r3, r3
 8002140:	3b01      	subs	r3, #1
 8002142:	b29a      	uxth	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002148:	2300      	movs	r3, #0
 800214a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b01      	cmp	r3, #1
 8002158:	d148      	bne.n	80021ec <HAL_SPI_TransmitReceive+0x3aa>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002160:	b29b      	uxth	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d042      	beq.n	80021ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800216c:	b29b      	uxth	r3, r3
 800216e:	2b01      	cmp	r3, #1
 8002170:	d923      	bls.n	80021ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68da      	ldr	r2, [r3, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217c:	b292      	uxth	r2, r2
 800217e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002184:	1c9a      	adds	r2, r3, #2
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002190:	b29b      	uxth	r3, r3
 8002192:	3b02      	subs	r3, #2
 8002194:	b29a      	uxth	r2, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d81f      	bhi.n	80021e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	685a      	ldr	r2, [r3, #4]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80021b6:	605a      	str	r2, [r3, #4]
 80021b8:	e016      	b.n	80021e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f103 020c 	add.w	r2, r3, #12
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c6:	7812      	ldrb	r2, [r2, #0]
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	1c5a      	adds	r2, r3, #1
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80021dc:	b29b      	uxth	r3, r3
 80021de:	3b01      	subs	r3, #1
 80021e0:	b29a      	uxth	r2, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80021e8:	2301      	movs	r3, #1
 80021ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80021ec:	f7fe fb40 	bl	8000870 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d803      	bhi.n	8002204 <HAL_SPI_TransmitReceive+0x3c2>
 80021fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002202:	d102      	bne.n	800220a <HAL_SPI_TransmitReceive+0x3c8>
 8002204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002206:	2b00      	cmp	r3, #0
 8002208:	d103      	bne.n	8002212 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002210:	e01c      	b.n	800224c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002216:	b29b      	uxth	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	f47f af5b 	bne.w	80020d4 <HAL_SPI_TransmitReceive+0x292>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002224:	b29b      	uxth	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	f47f af54 	bne.w	80020d4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800222c:	69fa      	ldr	r2, [r7, #28]
 800222e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f000 f937 	bl	80024a4 <SPI_EndRxTxTransaction>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d006      	beq.n	800224a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2220      	movs	r2, #32
 8002246:	661a      	str	r2, [r3, #96]	; 0x60
 8002248:	e000      	b.n	800224c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800224a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800225c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002260:	4618      	mov	r0, r3
 8002262:	3728      	adds	r7, #40	; 0x28
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b088      	sub	sp, #32
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	603b      	str	r3, [r7, #0]
 8002274:	4613      	mov	r3, r2
 8002276:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002278:	f7fe fafa 	bl	8000870 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002280:	1a9b      	subs	r3, r3, r2
 8002282:	683a      	ldr	r2, [r7, #0]
 8002284:	4413      	add	r3, r2
 8002286:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002288:	f7fe faf2 	bl	8000870 <HAL_GetTick>
 800228c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800228e:	4b39      	ldr	r3, [pc, #228]	; (8002374 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	015b      	lsls	r3, r3, #5
 8002294:	0d1b      	lsrs	r3, r3, #20
 8002296:	69fa      	ldr	r2, [r7, #28]
 8002298:	fb02 f303 	mul.w	r3, r2, r3
 800229c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800229e:	e054      	b.n	800234a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022a6:	d050      	beq.n	800234a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80022a8:	f7fe fae2 	bl	8000870 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	69fa      	ldr	r2, [r7, #28]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d902      	bls.n	80022be <SPI_WaitFlagStateUntilTimeout+0x56>
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d13d      	bne.n	800233a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80022cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80022d6:	d111      	bne.n	80022fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022e0:	d004      	beq.n	80022ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022ea:	d107      	bne.n	80022fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002304:	d10f      	bne.n	8002326 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681a      	ldr	r2, [r3, #0]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002324:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2201      	movs	r2, #1
 800232a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e017      	b.n	800236a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002340:	2300      	movs	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	3b01      	subs	r3, #1
 8002348:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	4013      	ands	r3, r2
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	429a      	cmp	r2, r3
 8002358:	bf0c      	ite	eq
 800235a:	2301      	moveq	r3, #1
 800235c:	2300      	movne	r3, #0
 800235e:	b2db      	uxtb	r3, r3
 8002360:	461a      	mov	r2, r3
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	429a      	cmp	r2, r3
 8002366:	d19b      	bne.n	80022a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	3720      	adds	r7, #32
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000000 	.word	0x20000000

08002378 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08a      	sub	sp, #40	; 0x28
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
 8002384:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002386:	2300      	movs	r3, #0
 8002388:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800238a:	f7fe fa71 	bl	8000870 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	683a      	ldr	r2, [r7, #0]
 8002396:	4413      	add	r3, r2
 8002398:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800239a:	f7fe fa69 	bl	8000870 <HAL_GetTick>
 800239e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	330c      	adds	r3, #12
 80023a6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80023a8:	4b3d      	ldr	r3, [pc, #244]	; (80024a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	4613      	mov	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	00da      	lsls	r2, r3, #3
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	0d1b      	lsrs	r3, r3, #20
 80023b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ba:	fb02 f303 	mul.w	r3, r2, r3
 80023be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80023c0:	e060      	b.n	8002484 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80023c8:	d107      	bne.n	80023da <SPI_WaitFifoStateUntilTimeout+0x62>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d104      	bne.n	80023da <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023e0:	d050      	beq.n	8002484 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80023e2:	f7fe fa45 	bl	8000870 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	6a3b      	ldr	r3, [r7, #32]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d902      	bls.n	80023f8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d13d      	bne.n	8002474 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002406:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002410:	d111      	bne.n	8002436 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800241a:	d004      	beq.n	8002426 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002424:	d107      	bne.n	8002436 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002434:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800243e:	d10f      	bne.n	8002460 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800245e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e010      	b.n	8002496 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002474:	69bb      	ldr	r3, [r7, #24]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800247a:	2300      	movs	r3, #0
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	3b01      	subs	r3, #1
 8002482:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	4013      	ands	r3, r2
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	429a      	cmp	r2, r3
 8002492:	d196      	bne.n	80023c2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3728      	adds	r7, #40	; 0x28
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000000 	.word	0x20000000

080024a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af02      	add	r7, sp, #8
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80024bc:	68f8      	ldr	r0, [r7, #12]
 80024be:	f7ff ff5b 	bl	8002378 <SPI_WaitFifoStateUntilTimeout>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d007      	beq.n	80024d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024cc:	f043 0220 	orr.w	r2, r3, #32
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024d4:	2303      	movs	r3, #3
 80024d6:	e027      	b.n	8002528 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	2200      	movs	r2, #0
 80024e0:	2180      	movs	r1, #128	; 0x80
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f7ff fec0 	bl	8002268 <SPI_WaitFlagStateUntilTimeout>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d007      	beq.n	80024fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f2:	f043 0220 	orr.w	r2, r3, #32
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e014      	b.n	8002528 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2200      	movs	r2, #0
 8002506:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	f7ff ff34 	bl	8002378 <SPI_WaitFifoStateUntilTimeout>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d007      	beq.n	8002526 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800251a:	f043 0220 	orr.w	r2, r3, #32
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e000      	b.n	8002528 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <__libc_init_array>:
 8002530:	b570      	push	{r4, r5, r6, lr}
 8002532:	4d0d      	ldr	r5, [pc, #52]	; (8002568 <__libc_init_array+0x38>)
 8002534:	4c0d      	ldr	r4, [pc, #52]	; (800256c <__libc_init_array+0x3c>)
 8002536:	1b64      	subs	r4, r4, r5
 8002538:	10a4      	asrs	r4, r4, #2
 800253a:	2600      	movs	r6, #0
 800253c:	42a6      	cmp	r6, r4
 800253e:	d109      	bne.n	8002554 <__libc_init_array+0x24>
 8002540:	4d0b      	ldr	r5, [pc, #44]	; (8002570 <__libc_init_array+0x40>)
 8002542:	4c0c      	ldr	r4, [pc, #48]	; (8002574 <__libc_init_array+0x44>)
 8002544:	f000 f820 	bl	8002588 <_init>
 8002548:	1b64      	subs	r4, r4, r5
 800254a:	10a4      	asrs	r4, r4, #2
 800254c:	2600      	movs	r6, #0
 800254e:	42a6      	cmp	r6, r4
 8002550:	d105      	bne.n	800255e <__libc_init_array+0x2e>
 8002552:	bd70      	pop	{r4, r5, r6, pc}
 8002554:	f855 3b04 	ldr.w	r3, [r5], #4
 8002558:	4798      	blx	r3
 800255a:	3601      	adds	r6, #1
 800255c:	e7ee      	b.n	800253c <__libc_init_array+0xc>
 800255e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002562:	4798      	blx	r3
 8002564:	3601      	adds	r6, #1
 8002566:	e7f2      	b.n	800254e <__libc_init_array+0x1e>
 8002568:	080025e0 	.word	0x080025e0
 800256c:	080025e0 	.word	0x080025e0
 8002570:	080025e0 	.word	0x080025e0
 8002574:	080025e4 	.word	0x080025e4

08002578 <memset>:
 8002578:	4402      	add	r2, r0
 800257a:	4603      	mov	r3, r0
 800257c:	4293      	cmp	r3, r2
 800257e:	d100      	bne.n	8002582 <memset+0xa>
 8002580:	4770      	bx	lr
 8002582:	f803 1b01 	strb.w	r1, [r3], #1
 8002586:	e7f9      	b.n	800257c <memset+0x4>

08002588 <_init>:
 8002588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800258a:	bf00      	nop
 800258c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800258e:	bc08      	pop	{r3}
 8002590:	469e      	mov	lr, r3
 8002592:	4770      	bx	lr

08002594 <_fini>:
 8002594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002596:	bf00      	nop
 8002598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800259a:	bc08      	pop	{r3}
 800259c:	469e      	mov	lr, r3
 800259e:	4770      	bx	lr
