Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jul 16 12:54:26 2024
| Host         : Thorntanker running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed_1.rpt -pb top_drc_routed_1.pb -rpx top_drc_routed_1.rpx
| Design       : top
| Device       : xczu7ev-fbvb900-2-i
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| REQP-1774 | Warning  | RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32 | 4          |
| REQP-1935 | Warning  | RAMB36E2_nochange_collision_advisory       | 2          |
| RTSTAT-10 | Warning  | No routable loads                          | 1          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1774#1 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1774#2 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_CM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1774#3 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1774#4 Warning
RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32  
The RAMB36E2 cell zynq_bd_wrapper_1/zynq_bd_i/PL_MEM_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
Related violations: <none>

REQP-1935#1 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#2 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (zynq_bd_wrapper_1/zynq_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
174 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg2[7:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg[7:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg2[7:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg[7:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg2[7:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg[7:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_master_reg2[15:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_master_reg[15:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg2[15:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg[15:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg2[15:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg[15:0],
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg,
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg2,
zynq_bd_wrapper_1/zynq_bd_i/MONITOR/U0/AXI_SYSMON_CORE_I/dwe_C_slave0_reg
 (the first 15 of 26 listed nets/buses).
Related violations: <none>


