// Seed: 3233052893
module module_0 (
    input tri id_0,
    output tri id_1,
    input supply0 id_2,
    output uwire id_3
);
  assign id_3 = 'h0;
  wire id_5;
  wire id_6;
  wand id_7 = 1;
  assign module_1.id_2 = 0;
  logic [7:0] id_8;
  wire id_9, id_10, id_11, id_12;
  wire id_13;
  assign id_8[1] = id_0;
endmodule
module module_1 (
    input supply1 id_0
    , id_5,
    output tri1 id_1,
    output wand id_2,
    input tri1 id_3
);
  always id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_1
  );
endmodule
