INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/Tero/Tero.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/Tero/Tero.srcs/sources_1/new/asyn_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyncCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/Tero/Tero.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/Tero/Tero.srcs/sources_1/new/top_chip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_chip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadoproject/Tero/Tero.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
