\doxysection{stm32f4xx\+\_\+ll\+\_\+rcc.\+h}
\hypertarget{stm32f4xx__ll__rcc_8h_source}{}\label{stm32f4xx__ll__rcc_8h_source}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_rcc.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_rcc.h}}
\mbox{\hyperlink{stm32f4xx__ll__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00017\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_RCC\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_RCC\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00032\ }
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#if\ defined(RCC)}}
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00039\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00044\ }
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)\ \&\&\ defined(LTDC)}}
\DoxyCodeLine{00046\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ aRCC\_PLLSAIDIVRPrescTable[4]\ =\ \{2,\ 4,\ 8,\ 16\};}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ \&\&\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00048\ }
\DoxyCodeLine{00052\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00053\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00067\ }
\DoxyCodeLine{00071\ }
\DoxyCodeLine{00075\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00076\ \{}
\DoxyCodeLine{00077\ \ \ uint32\_t\ SYSCLK\_Frequency;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00078\ \ \ uint32\_t\ HCLK\_Frequency;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ PCLK1\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00080\ \ \ uint32\_t\ PCLK2\_Frequency;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00081\ \}\ LL\_RCC\_ClocksTypeDef;}
\DoxyCodeLine{00082\ }
\DoxyCodeLine{00086\ }
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ HSE\_VALUE\ \ \ \ 25000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00106\ }
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ HSI\_VALUE\ \ \ \ 16000000U\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSE\_VALUE)}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#define\ LSE\_VALUE\ \ \ \ 32768U\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00114\ }
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSI\_VALUE)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ LSI\_VALUE\ \ \ \ 32000U\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#if\ !defined\ \ (EXTERNAL\_CLOCK\_VALUE)}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ EXTERNAL\_CLOCK\_VALUE\ \ \ \ 12288000U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EXTERNAL\_CLOCK\_VALUE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYF\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYF\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYF\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_PORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PORRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_BORRSTF)}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_BORRSTF\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLI2SRDYIE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYIE\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CIR\_PLLSAIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLSAIRDYIE\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00193\ }
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSI\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_HSE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_SW\_PLLR)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_PLLR\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_PLLR\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_SW\_PLLR\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00206\ }
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI\ \ \ \ RCC\_CFGR\_SWS\_HSI\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_HSE\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL\ \ \ \ RCC\_CFGR\_SWS\_PLL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLLR\ \ \ RCC\_CFGR\_SWS\_PLLR\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00219\ }
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV1\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV2\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV4\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV8\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV16\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV64\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV128\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV256\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SYSCLK\_DIV\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_DIV512\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV1\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV2\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV4\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV8\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB1\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_DIV16\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00247\ }
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV1\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV2\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV4\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV8\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_APB2\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_DIV16\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00259\ }
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|(RCC\_CFGR\_MCO1\_0\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|(RCC\_CFGR\_MCO1\_1\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1|((RCC\_CFGR\_MCO1\_1|RCC\_CFGR\_MCO1\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|(RCC\_CFGR\_MCO2\_0\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|(RCC\_CFGR\_MCO2\_1\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2|((RCC\_CFGR\_MCO2\_1|RCC\_CFGR\_MCO2\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00276\ }
\DoxyCodeLine{00280\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|(RCC\_CFGR\_MCO1PRE\_2\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00282\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|((RCC\_CFGR\_MCO1PRE\_2|RCC\_CFGR\_MCO1PRE\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00283\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|((RCC\_CFGR\_MCO1PRE\_2|RCC\_CFGR\_MCO1PRE\_1)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00284\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO1\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO1PRE|(RCC\_CFGR\_MCO1PRE\ >>\ 16U))\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2PRE)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|(RCC\_CFGR\_MCO2PRE\_2\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|((RCC\_CFGR\_MCO2PRE\_2|RCC\_CFGR\_MCO2PRE\_0)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|((RCC\_CFGR\_MCO2PRE\_2|RCC\_CFGR\_MCO2PRE\_1)\ >>\ 16U))\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ LL\_RCC\_MCO2\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_CFGR\_MCO2PRE|(RCC\_CFGR\_MCO2PRE\ >>\ 16U))\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2PRE\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00295\ }
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_NOCLOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_1\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_2\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00303\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00304\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00305\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00306\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_3\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_4\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_HSE\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)\ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00333\ }
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NO\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PERIPH\_FREQUENCY\_NA\ \ \ \ \ \ \ \ \ 0xFFFFFFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00344\ }
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\_0\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\_1\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00356\ }
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\_0\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\_1\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR2\_LPTIM1SEL\_1\ |\ RCC\_DCKCFGR2\_LPTIM1SEL\_0)\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00369\ }
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\_0\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\_1\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1SRC\ |\ (RCC\_DCKCFGR\_SAI1SRC\ >>\ 16))\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\_0\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\_1\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\_PLLSRC\ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI2SRC\ |\ (RCC\_DCKCFGR\_SAI2SRC\ >>\ 16))\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI2SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1ASRC)}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#if\ defined(RCC\_SAI1A\_PLLSOURCE\_SUPPORT)}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLSAI\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1ASRC\ |\ (RCC\_DCKCFGR\_SAI1ASRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SAI1A\_PLLSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1ASRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1BSRC)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#if\ defined(RCC\_SAI1B\_PLLSOURCE\_SUPPORT)}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLSAI\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_SAI1BSRC\ |\ (RCC\_DCKCFGR\_SAI1BSRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SAI1B\_PLLSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1BSRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00414\ }
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_PLL48CLK\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SDIOSEL\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SDIOSEL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00429\ }
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PHY\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_DSISEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00440\ }
\DoxyCodeLine{00441\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\_HSI\_DIV488\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CECSEL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00450\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00451\ }
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLI2S\ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2SSRC)}}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ (RCC\_DCKCFGR\_I2SSRC\_0\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2SSRC\ |\ (RCC\_DCKCFGR\_I2SSRC\_1\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00463\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{00465\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00466\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00467\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S1SRC\ |\ (RCC\_DCKCFGR\_I2S1SRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLLI2S\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PIN\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\_0\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\_1\ >>\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\_PLLSRC\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_I2S2SRC\ |\ (RCC\_DCKCFGR\_I2S2SRC\ >>\ 16))\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S2SRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00479\ }
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ RCC\_DCKCFGR\_CK48MSEL\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00500\ }
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00516\ }
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLLSAI\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLSAI\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\_PLLI2S\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00532\ }
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00534\ }
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)\ ||\ defined(DFSDM2\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00539\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_I2S1\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM1ASEL\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00540\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\_I2S2\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM1ASEL\ |\ (RCC\_DCKCFGR\_CKDFSDM1ASEL\ <<\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00541\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00542\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\_I2S1\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM2ASEL\ |\ 0x00000000U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\_I2S2\ \ \ \ \ (uint32\_t)(RCC\_DCKCFGR\_CKDFSDM2ASEL\ |\ (RCC\_DCKCFGR\_CKDFSDM2ASEL\ <<\ 16))\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00544\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00548\ }
\DoxyCodeLine{00552\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00553\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\_PCLK2\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00557\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ ||\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00562\ }
\DoxyCodeLine{00563\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00567\ \textcolor{preprocessor}{\#define\ LL\_RCC\_FMPI2C1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_FMPI2C1SEL\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00572\ }
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\_PLL\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\_PLLI2S\ \ \ \ \ \ \ RCC\_DCKCFGR2\_SPDIFRXSEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00583\ }
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00588\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LPTIM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_LPTIM1SEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00593\ }
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1ASRC)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_A\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1ASRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1ASRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1BSRC)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_B\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1BSRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1BSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI1SRC)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI1SRC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SAI2SRC)}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SAI2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SAI2SRC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SAI2SRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00614\ }
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\#if\ defined(SDIO)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_SDIOSEL\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#elif\ defined(RCC\_DCKCFGR2\_SDIOSEL)}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SDIOSEL\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SDIO\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00630\ }
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CK48MSEL\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CK48M\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CK48MSEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00645\ }
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RNG\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00659\ }
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_CK48M\_CLKSOURCE\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ LL\_RCC\_USB\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00673\ }
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ LL\_RCC\_CEC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_CECSEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00683\ }
\DoxyCodeLine{00687\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2SSRC)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2SSRC\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S1SRC)}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2S1SRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S1SRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_I2S2SRC)}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ LL\_RCC\_I2S2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_I2S2SRC\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_I2S2SRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00702\ }
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)\ ||\ defined(DFSDM2\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_AUDIO\_CLKSOURCE\ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1ASEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_AUDIO\_CLKSOURCE\ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM2ASEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00714\ }
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_Channel0)}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DFSDM2\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_CKDFSDM1SEL\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ ||\ DFSDM2\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00726\ }
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPDIFRX1\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR2\_SPDIFRXSEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00736\ }
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ LL\_RCC\_DSI\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_DSISEL\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00746\ }
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#if\ defined(LTDC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ LL\_RCC\_LTDC\_CLKSOURCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00756\ }
\DoxyCodeLine{00757\ }
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00764\ \textcolor{preprocessor}{\#define\ LL\_RCC\_RTC\_CLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00768\ }
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_TIMPRE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ LL\_RCC\_TIM\_PRESCALER\_TWICE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ LL\_RCC\_TIM\_PRESCALER\_FOUR\_TIMES\ \ \ \ \ RCC\_DCKCFGR\_TIMPRE\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00778\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_TIMPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00779\ }
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SSOURCE\_PIN\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SSRC\ |\ 0x80U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SSRC\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00791\ }
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00804\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00806\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00808\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00814\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00815\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00816\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00817\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00818\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00819\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00820\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00852\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_5\ |\ RCC\_PLLCFGR\_PLLM\_4\ |\ RCC\_PLLCFGR\_PLLM\_3\ |\ RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00860\ }
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1|RCC\_PLLCFGR\_PLLR\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2|RCC\_PLLCFGR\_PLLR\_1)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00875\ }
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00895\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_17\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLDIVR\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLDIVR\_4\ |\ RCC\_DCKCFGR\_PLLDIVR\_3\ |\ RCC\_DCKCFGR\_PLLDIVR\_2\ |\ RCC\_DCKCFGR\_PLLDIVR\_1\ |\ RCC\_DCKCFGR\_PLLDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00915\ }
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00926\ }
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00936\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_3|RCC\_PLLCFGR\_PLLQ\_2|RCC\_PLLCFGR\_PLLQ\_1|RCC\_PLLCFGR\_PLLQ\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00947\ }
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPREAD\_SELECT\_CENTER\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ LL\_RCC\_SPREAD\_SELECT\_DOWN\ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_SPREADSEL\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{00956\ }
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00964\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00966\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00969\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00971\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00972\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00973\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00974\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00984\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SM\_5\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_4\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01069\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01091\ }
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SQ\_3\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01114\ }
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_17\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVQ\_DIV\_32\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01155\ }
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01161\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01171\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4)\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_17\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SDIVR\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLI2SDIVR\_4\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_3\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_2\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_1\ |\ RCC\_DCKCFGR\_PLLI2SDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01195\ }
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01201\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SR\_2\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01208\ }
\DoxyCodeLine{01209\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SP\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SP\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLI2SP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLI2SCFGR\_PLLI2SP\_1\ |\ RCC\_PLLI2SCFGR\_PLLI2SP\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01222\ }
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01247\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01250\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01252\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01253\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01254\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01256\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01257\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01275\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01283\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIM\_5\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_4\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIM\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01291\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_2\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_3\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_4\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_5\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_6\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_7\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_8\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_9\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_10\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_11\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_12\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_13\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_14\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_15\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_16\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_17\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_17\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_18\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_18\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_19\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_19\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_20\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_20\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_21\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_21\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_22\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_22\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_23\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_23\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_24\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_24\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_25\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_25\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_26\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_26\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_27\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_27\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01317\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_28\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_28\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_29\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_29\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_30\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_30\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_31\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_31\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_32\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_33\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_33\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_34\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_34\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_35\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_35\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01325\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_36\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_36\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_37\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_37\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_38\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_38\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_39\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_39\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_40\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_40\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_41\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_41\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_42\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_42\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_43\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_43\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01333\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_44\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_44\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_45\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_45\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_46\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_46\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_47\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_47\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_48\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_48\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_49\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_49\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_50\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_50\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_51\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_51\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_52\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_52\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_53\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_53\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_54\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_54\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_55\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_55\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_56\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_56\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_57\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_57\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_58\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_58\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_59\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_59\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_60\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_60\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_61\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_61\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_62\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_62\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIM\_DIV\_63\ \ \ \ \ \ \ \ \ \ \ \ \ LL\_RCC\_PLLM\_DIV\_63\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01357\ }
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIQ\_3\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIQ\_3\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01378\ }
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_0\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_9\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_10\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_11\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_12\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_13\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_14\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_15\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_17\ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_18\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_19\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_20\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_21\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_22\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_23\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_24\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_25\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_26\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_27\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_28\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_29\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_30\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_31\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVQ\_DIV\_32\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVQ\_4\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_3\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_2\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVQ\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01418\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01419\ }
\DoxyCodeLine{01420\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01425\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01427\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01428\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_1)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIR\_DIV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIR\_2\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01434\ }
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ RCC\_DCKCFGR\_PLLSAIDIVR\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIDIVR\_DIV\_16\ \ \ \ \ \ \ \ \ \ (RCC\_DCKCFGR\_PLLSAIDIVR\_1\ |\ RCC\_DCKCFGR\_PLLSAIDIVR\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01447\ }
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIP\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLSAICFGR\_PLLSAIP\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\#define\ LL\_RCC\_PLLSAIP\_DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLSAICFGR\_PLLSAIP\_1\ |\ RCC\_PLLSAICFGR\_PLLSAIP\_0)\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01459\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{01464\ }
\DoxyCodeLine{01465\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01469\ }
\DoxyCodeLine{01473\ }
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ LL\_RCC\_WriteReg(\_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(RCC-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{01481\ }
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\#define\ LL\_RCC\_ReadReg(\_\_REG\_\_)\ READ\_REG(RCC-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01491\ }
\DoxyCodeLine{01495\ }
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((((\_\_PLLP\_\_)\ >>\ RCC\_PLLCFGR\_PLLP\_Pos\ )\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{01576\ }
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLRCLK\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01658\ }
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01660\ }
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLQ\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLQ\_\_)\ >>\ RCC\_PLLCFGR\_PLLQ\_Pos\ ))}}
\DoxyCodeLine{01751\ }
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_DSI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01834\ }
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_I2S\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01917\ }
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SPDIFRX\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02000\ }
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02115\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_,\ \_\_PLLDIVR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))\ /\ ((\_\_PLLDIVR\_\_)\ >>\ RCC\_DCKCFGR\_PLLDIVR\_Pos\ ))}}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLCLK\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLR\_\_)\ ((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_)\ *\ (\_\_PLLN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLR\_\_)\ >>\ RCC\_PLLCFGR\_PLLR\_Pos\ ))}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02124\ }
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIQ\_\_,\ \_\_PLLSAIDIVQ\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02248\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLSAIQ\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIQ\_Pos)\ *\ (((\_\_PLLSAIDIVQ\_\_)\ >>\ RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos)\ +\ 1U)))}}
\DoxyCodeLine{02249\ }
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02327\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIP\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02328\ \textcolor{preprocessor}{\ \ \ \ ((((\_\_PLLSAIP\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIP\_Pos)\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02330\ }
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#if\ defined(LTDC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02417\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLSAI\_LTDC\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLSAIN\_\_,\ \_\_PLLSAIR\_\_,\ \_\_PLLSAIDIVR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLSAIN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02418\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLSAIR\_\_)\ >>\ RCC\_PLLSAICFGR\_PLLSAIR\_Pos)\ *\ (aRCC\_PLLSAIDIVRPrescTable[(\_\_PLLSAIDIVR\_\_)\ >>\ RCC\_DCKCFGR\_PLLSAIDIVR\_Pos])))}}
\DoxyCodeLine{02419\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02420\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02421\ }
\DoxyCodeLine{02422\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}}
\DoxyCodeLine{02423\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)\ ||\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02586\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{02587\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_R\_\_,\ \_\_PLLI2SDIVQ\_R\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02588\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLI2SQ\_R\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos)\ *\ (((\_\_PLLI2SDIVQ\_R\_\_)\ >>\ RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos)\ +\ 1U)))}}
\DoxyCodeLine{02589\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02590\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SAI\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_R\_\_,\ \_\_PLLI2SDIVQ\_R\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\ \ \ \ (((\_\_PLLI2SQ\_R\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)\ *\ ((\_\_PLLI2SDIVQ\_R\_\_)\ >>\ RCC\_DCKCFGR\_PLLI2SDIVR\_Pos)))}}
\DoxyCodeLine{02592\ }
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ ||\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02595\ }
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02673\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_SPDIFRX\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SP\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02674\ \textcolor{preprocessor}{\ \ \ \ ((((\_\_PLLI2SP\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SP\_Pos)\ +\ 1U)\ *\ 2U))}}
\DoxyCodeLine{02675\ }
\DoxyCodeLine{02676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02677\ }
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_I2S\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SR\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLI2SR\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos))}}
\DoxyCodeLine{02760\ }
\DoxyCodeLine{02761\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PLLI2S\_48M\_FREQ(\_\_INPUTFREQ\_\_,\ \_\_PLLM\_\_,\ \_\_PLLI2SN\_\_,\ \_\_PLLI2SQ\_\_)\ (((\_\_INPUTFREQ\_\_)\ /\ (\_\_PLLM\_\_))\ *\ (\_\_PLLI2SN\_\_)\ /\ \(\backslash\)}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\ \ \ \ ((\_\_PLLI2SQ\_\_)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos))}}
\DoxyCodeLine{02850\ }
\DoxyCodeLine{02851\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02853\ }
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_HCLK\_FREQ(\_\_SYSCLKFREQ\_\_,\ \_\_AHBPRESCALER\_\_)\ ((\_\_SYSCLKFREQ\_\_)\ >>\ AHBPrescTable[((\_\_AHBPRESCALER\_\_)\ \&\(\backslash\)}}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE)\ >>\ \ RCC\_CFGR\_HPRE\_Pos])}}
\DoxyCodeLine{02871\ }
\DoxyCodeLine{02883\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB1PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB1PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE1\_Pos])}}
\DoxyCodeLine{02884\ }
\DoxyCodeLine{02896\ \textcolor{preprocessor}{\#define\ \_\_LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_,\ \_\_APB2PRESCALER\_\_)\ ((\_\_HCLKFREQ\_\_)\ >>\ APBPrescTable[(\_\_APB2PRESCALER\_\_)\ >>\ \ RCC\_CFGR\_PPRE2\_Pos])}}
\DoxyCodeLine{02897\ }
\DoxyCodeLine{02901\ }
\DoxyCodeLine{02905\ }
\DoxyCodeLine{02906\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02910\ }
\DoxyCodeLine{02914\ }
\DoxyCodeLine{02920\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02921\ \{}
\DoxyCodeLine{02922\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_CSSON);}
\DoxyCodeLine{02923\ \}}
\DoxyCodeLine{02924\ }
\DoxyCodeLine{02930\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02931\ \{}
\DoxyCodeLine{02932\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);}
\DoxyCodeLine{02933\ \}}
\DoxyCodeLine{02934\ }
\DoxyCodeLine{02940\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02941\ \{}
\DoxyCodeLine{02942\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);}
\DoxyCodeLine{02943\ \}}
\DoxyCodeLine{02944\ }
\DoxyCodeLine{02950\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02951\ \{}
\DoxyCodeLine{02952\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);}
\DoxyCodeLine{02953\ \}}
\DoxyCodeLine{02954\ }
\DoxyCodeLine{02960\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02961\ \{}
\DoxyCodeLine{02962\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);}
\DoxyCodeLine{02963\ \}}
\DoxyCodeLine{02964\ }
\DoxyCodeLine{02970\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02971\ \{}
\DoxyCodeLine{02972\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSERDY)\ ==\ (RCC\_CR\_HSERDY));}
\DoxyCodeLine{02973\ \}}
\DoxyCodeLine{02974\ }
\DoxyCodeLine{02978\ }
\DoxyCodeLine{02982\ }
\DoxyCodeLine{02988\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02989\ \{}
\DoxyCodeLine{02990\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION);}
\DoxyCodeLine{02991\ \}}
\DoxyCodeLine{02992\ }
\DoxyCodeLine{02998\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{02999\ \{}
\DoxyCodeLine{03000\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION);}
\DoxyCodeLine{03001\ \}}
\DoxyCodeLine{03002\ }
\DoxyCodeLine{03008\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03009\ \{}
\DoxyCodeLine{03010\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIRDY)\ ==\ (RCC\_CR\_HSIRDY));}
\DoxyCodeLine{03011\ \}}
\DoxyCodeLine{03012\ }
\DoxyCodeLine{03020\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03021\ \{}
\DoxyCodeLine{03022\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSICAL)\ >>\ RCC\_CR\_HSICAL\_Pos);}
\DoxyCodeLine{03023\ \}}
\DoxyCodeLine{03024\ }
\DoxyCodeLine{03034\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_HSI\_SetCalibTrimming(uint32\_t\ Value)}
\DoxyCodeLine{03035\ \{}
\DoxyCodeLine{03036\ \ \ MODIFY\_REG(RCC-\/>CR,\ RCC\_CR\_HSITRIM,\ Value\ <<\ RCC\_CR\_HSITRIM\_Pos);}
\DoxyCodeLine{03037\ \}}
\DoxyCodeLine{03038\ }
\DoxyCodeLine{03044\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_HSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03045\ \{}
\DoxyCodeLine{03046\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CR,\ RCC\_CR\_HSITRIM)\ >>\ RCC\_CR\_HSITRIM\_Pos);}
\DoxyCodeLine{03047\ \}}
\DoxyCodeLine{03048\ }
\DoxyCodeLine{03052\ }
\DoxyCodeLine{03056\ }
\DoxyCodeLine{03062\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03063\ \{}
\DoxyCodeLine{03064\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);}
\DoxyCodeLine{03065\ \}}
\DoxyCodeLine{03066\ }
\DoxyCodeLine{03072\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03073\ \{}
\DoxyCodeLine{03074\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);}
\DoxyCodeLine{03075\ \}}
\DoxyCodeLine{03076\ }
\DoxyCodeLine{03082\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03083\ \{}
\DoxyCodeLine{03084\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{03085\ \}}
\DoxyCodeLine{03086\ }
\DoxyCodeLine{03092\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03093\ \{}
\DoxyCodeLine{03094\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{03095\ \}}
\DoxyCodeLine{03096\ }
\DoxyCodeLine{03102\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03103\ \{}
\DoxyCodeLine{03104\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSERDY)\ ==\ (RCC\_BDCR\_LSERDY));}
\DoxyCodeLine{03105\ \}}
\DoxyCodeLine{03106\ }
\DoxyCodeLine{03107\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSEMOD)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03114\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_EnableHighDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03115\ \{}
\DoxyCodeLine{03116\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEMOD);}
\DoxyCodeLine{03117\ \}}
\DoxyCodeLine{03118\ }
\DoxyCodeLine{03125\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSE\_DisableHighDriveMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03126\ \{}
\DoxyCodeLine{03127\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEMOD);}
\DoxyCodeLine{03128\ \}}
\DoxyCodeLine{03129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSEMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03130\ }
\DoxyCodeLine{03134\ }
\DoxyCodeLine{03138\ }
\DoxyCodeLine{03144\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03145\ \{}
\DoxyCodeLine{03146\ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION);}
\DoxyCodeLine{03147\ \}}
\DoxyCodeLine{03148\ }
\DoxyCodeLine{03154\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_LSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03155\ \{}
\DoxyCodeLine{03156\ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION);}
\DoxyCodeLine{03157\ \}}
\DoxyCodeLine{03158\ }
\DoxyCodeLine{03164\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_LSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03165\ \{}
\DoxyCodeLine{03166\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSIRDY)\ ==\ (RCC\_CSR\_LSIRDY));}
\DoxyCodeLine{03167\ \}}
\DoxyCodeLine{03168\ }
\DoxyCodeLine{03172\ }
\DoxyCodeLine{03176\ }
\DoxyCodeLine{03189\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSysClkSource(uint32\_t\ Source)}
\DoxyCodeLine{03190\ \{}
\DoxyCodeLine{03191\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}},\ Source);}
\DoxyCodeLine{03192\ \}}
\DoxyCodeLine{03193\ }
\DoxyCodeLine{03205\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSysClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03206\ \{}
\DoxyCodeLine{03207\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}));}
\DoxyCodeLine{03208\ \}}
\DoxyCodeLine{03209\ }
\DoxyCodeLine{03225\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAHBPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{03226\ \{}
\DoxyCodeLine{03227\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}},\ Prescaler);}
\DoxyCodeLine{03228\ \}}
\DoxyCodeLine{03229\ }
\DoxyCodeLine{03241\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB1Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{03242\ \{}
\DoxyCodeLine{03243\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}},\ Prescaler);}
\DoxyCodeLine{03244\ \}}
\DoxyCodeLine{03245\ }
\DoxyCodeLine{03257\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetAPB2Prescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{03258\ \{}
\DoxyCodeLine{03259\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}},\ Prescaler);}
\DoxyCodeLine{03260\ \}}
\DoxyCodeLine{03261\ }
\DoxyCodeLine{03276\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03277\ \{}
\DoxyCodeLine{03278\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}}));}
\DoxyCodeLine{03279\ \}}
\DoxyCodeLine{03280\ }
\DoxyCodeLine{03291\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAPB1Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03292\ \{}
\DoxyCodeLine{03293\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\_CFGR\_PPRE1}}));}
\DoxyCodeLine{03294\ \}}
\DoxyCodeLine{03295\ }
\DoxyCodeLine{03306\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetAPB2Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03307\ \{}
\DoxyCodeLine{03308\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\_CFGR\_PPRE2}}));}
\DoxyCodeLine{03309\ \}}
\DoxyCodeLine{03310\ }
\DoxyCodeLine{03314\ }
\DoxyCodeLine{03318\ }
\DoxyCodeLine{03319\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO1EN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03325\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO1\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03326\ \{}
\DoxyCodeLine{03327\ \ \ SET\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_MCO1EN);}
\DoxyCodeLine{03328\ \}}
\DoxyCodeLine{03329\ }
\DoxyCodeLine{03335\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO1\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03336\ \{}
\DoxyCodeLine{03337\ \ \ CLEAR\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_MCO1EN);}
\DoxyCodeLine{03338\ \}}
\DoxyCodeLine{03339\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO1EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03340\ }
\DoxyCodeLine{03341\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCO2EN)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03347\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO2\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03348\ \{}
\DoxyCodeLine{03349\ \ \ SET\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_MCO2EN);}
\DoxyCodeLine{03350\ \}}
\DoxyCodeLine{03351\ }
\DoxyCodeLine{03357\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_MCO2\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{03358\ \{}
\DoxyCodeLine{03359\ \ \ CLEAR\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_MCO2EN);}
\DoxyCodeLine{03360\ \}}
\DoxyCodeLine{03361\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCO2EN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03362\ }
\DoxyCodeLine{03391\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ConfigMCO(uint32\_t\ MCOxSource,\ uint32\_t\ MCOxPrescaler)}
\DoxyCodeLine{03392\ \{}
\DoxyCodeLine{03393\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ (MCOxSource\ \&\ 0xFFFF0000U)\ |\ (MCOxPrescaler\ \&\ 0xFFFF0000U),\ (MCOxSource\ <<\ 16U)\ |\ (MCOxPrescaler\ <<\ 16U));}
\DoxyCodeLine{03394\ \}}
\DoxyCodeLine{03395\ }
\DoxyCodeLine{03399\ }
\DoxyCodeLine{03403\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03413\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetFMPI2CClockSource(uint32\_t\ FMPI2CxSource)}
\DoxyCodeLine{03414\ \{}
\DoxyCodeLine{03415\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_FMPI2C1SEL,\ FMPI2CxSource);}
\DoxyCodeLine{03416\ \}}
\DoxyCodeLine{03417\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03418\ }
\DoxyCodeLine{03419\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03430\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetLPTIMClockSource(uint32\_t\ LPTIMxSource)}
\DoxyCodeLine{03431\ \{}
\DoxyCodeLine{03432\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL,\ LPTIMxSource);}
\DoxyCodeLine{03433\ \}}
\DoxyCodeLine{03434\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03435\ }
\DoxyCodeLine{03436\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03466\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSAIClockSource(uint32\_t\ SAIxSource)}
\DoxyCodeLine{03467\ \{}
\DoxyCodeLine{03468\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ (SAIxSource\ \&\ 0xFFFF0000U),\ (SAIxSource\ <<\ 16U));}
\DoxyCodeLine{03469\ \}}
\DoxyCodeLine{03470\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03471\ }
\DoxyCodeLine{03472\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03482\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSDIOClockSource(uint32\_t\ SDIOxSource)}
\DoxyCodeLine{03483\ \{}
\DoxyCodeLine{03484\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{03485\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_SDIOSEL,\ SDIOxSource);}
\DoxyCodeLine{03486\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03487\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SDIOSEL,\ SDIOxSource);}
\DoxyCodeLine{03488\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03489\ \}}
\DoxyCodeLine{03490\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03491\ }
\DoxyCodeLine{03492\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03505\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetCK48MClockSource(uint32\_t\ CK48MxSource)}
\DoxyCodeLine{03506\ \{}
\DoxyCodeLine{03507\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03508\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ CK48MxSource);}
\DoxyCodeLine{03509\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03510\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ CK48MxSource);}
\DoxyCodeLine{03511\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03512\ \}}
\DoxyCodeLine{03513\ }
\DoxyCodeLine{03514\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03527\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRNGClockSource(uint32\_t\ RNGxSource)}
\DoxyCodeLine{03528\ \{}
\DoxyCodeLine{03529\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03530\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ RNGxSource);}
\DoxyCodeLine{03531\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03532\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ RNGxSource);}
\DoxyCodeLine{03533\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03534\ \}}
\DoxyCodeLine{03535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03536\ }
\DoxyCodeLine{03537\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03550\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetUSBClockSource(uint32\_t\ USBxSource)}
\DoxyCodeLine{03551\ \{}
\DoxyCodeLine{03552\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03553\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CK48MSEL,\ USBxSource);}
\DoxyCodeLine{03554\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03555\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CK48MSEL,\ USBxSource);}
\DoxyCodeLine{03556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03557\ \}}
\DoxyCodeLine{03558\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03560\ }
\DoxyCodeLine{03561\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03570\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetCECClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03571\ \{}
\DoxyCodeLine{03572\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_CECSEL,\ Source);}
\DoxyCodeLine{03573\ \}}
\DoxyCodeLine{03574\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03575\ }
\DoxyCodeLine{03595\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetI2SClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03596\ \{}
\DoxyCodeLine{03597\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{03598\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_I2SSRC,\ Source);}
\DoxyCodeLine{03599\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03600\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ (Source\ \&\ 0xFFFF0000U),\ (Source\ <<\ 16U));}
\DoxyCodeLine{03601\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03602\ \}}
\DoxyCodeLine{03603\ }
\DoxyCodeLine{03604\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03613\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDSIClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03614\ \{}
\DoxyCodeLine{03615\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_DSISEL,\ Source);}
\DoxyCodeLine{03616\ \}}
\DoxyCodeLine{03617\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03618\ }
\DoxyCodeLine{03619\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03633\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMAudioClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03634\ \{}
\DoxyCodeLine{03635\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ (Source\ \&\ 0x0000FFFFU),\ (Source\ >>\ 16U));}
\DoxyCodeLine{03636\ \}}
\DoxyCodeLine{03637\ }
\DoxyCodeLine{03650\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetDFSDMClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03651\ \{}
\DoxyCodeLine{03652\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_CKDFSDM1SEL,\ Source);}
\DoxyCodeLine{03653\ \}}
\DoxyCodeLine{03654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03655\ }
\DoxyCodeLine{03656\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03667\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetSPDIFRXClockSource(uint32\_t\ SPDIFRXxSource)}
\DoxyCodeLine{03668\ \{}
\DoxyCodeLine{03669\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_SPDIFRXSEL,\ SPDIFRXxSource);}
\DoxyCodeLine{03670\ \}}
\DoxyCodeLine{03671\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03672\ }
\DoxyCodeLine{03673\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03684\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetFMPI2CClockSource(uint32\_t\ FMPI2Cx)}
\DoxyCodeLine{03685\ \{}
\DoxyCodeLine{03686\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ FMPI2Cx));}
\DoxyCodeLine{03687\ \}}
\DoxyCodeLine{03688\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03689\ }
\DoxyCodeLine{03690\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03702\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetLPTIMClockSource(uint32\_t\ LPTIMx)}
\DoxyCodeLine{03703\ \{}
\DoxyCodeLine{03704\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ RCC\_DCKCFGR2\_LPTIM1SEL));}
\DoxyCodeLine{03705\ \}}
\DoxyCodeLine{03706\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03707\ }
\DoxyCodeLine{03708\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03744\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSAIClockSource(uint32\_t\ SAIx)}
\DoxyCodeLine{03745\ \{}
\DoxyCodeLine{03746\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ SAIx)\ >>\ 16U\ |\ SAIx);}
\DoxyCodeLine{03747\ \}}
\DoxyCodeLine{03748\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03749\ }
\DoxyCodeLine{03750\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)\ ||\ defined(RCC\_DCKCFGR2\_SDIOSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03761\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSDIOClockSource(uint32\_t\ SDIOx)}
\DoxyCodeLine{03762\ \{}
\DoxyCodeLine{03763\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_SDIOSEL)}}
\DoxyCodeLine{03764\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ SDIOx));}
\DoxyCodeLine{03765\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03766\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ SDIOx));}
\DoxyCodeLine{03767\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03768\ \}}
\DoxyCodeLine{03769\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_SDIOSEL\ ||\ RCC\_DCKCFGR2\_SDIOSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03770\ }
\DoxyCodeLine{03771\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)\ ||\ defined(RCC\_DCKCFGR2\_CK48MSEL)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03785\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetCK48MClockSource(uint32\_t\ CK48Mx)}
\DoxyCodeLine{03786\ \{}
\DoxyCodeLine{03787\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03788\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ CK48Mx));}
\DoxyCodeLine{03789\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03790\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ CK48Mx));}
\DoxyCodeLine{03791\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03792\ \}}
\DoxyCodeLine{03793\ }
\DoxyCodeLine{03794\ \textcolor{preprocessor}{\#if\ defined(RNG)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03808\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRNGClockSource(uint32\_t\ RNGx)}
\DoxyCodeLine{03809\ \{}
\DoxyCodeLine{03810\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03811\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RNGx));}
\DoxyCodeLine{03812\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03813\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ RNGx));}
\DoxyCodeLine{03814\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03815\ \}}
\DoxyCodeLine{03816\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03817\ }
\DoxyCodeLine{03818\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03832\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetUSBClockSource(uint32\_t\ USBx)}
\DoxyCodeLine{03833\ \{}
\DoxyCodeLine{03834\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_CK48MSEL)}}
\DoxyCodeLine{03835\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ USBx));}
\DoxyCodeLine{03836\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03837\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ USBx));}
\DoxyCodeLine{03838\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03839\ \}}
\DoxyCodeLine{03840\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03841\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_CK48MSEL\ ||\ RCC\_DCKCFGR2\_CK48MSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03842\ }
\DoxyCodeLine{03843\ \textcolor{preprocessor}{\#if\ defined(CEC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03853\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetCECClockSource(uint32\_t\ CECx)}
\DoxyCodeLine{03854\ \{}
\DoxyCodeLine{03855\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ CECx));}
\DoxyCodeLine{03856\ \}}
\DoxyCodeLine{03857\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03858\ }
\DoxyCodeLine{03880\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetI2SClockSource(uint32\_t\ I2Sx)}
\DoxyCodeLine{03881\ \{}
\DoxyCodeLine{03882\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_I2SSRC)}}
\DoxyCodeLine{03883\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ I2Sx));}
\DoxyCodeLine{03884\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03885\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ I2Sx)\ >>\ 16U\ |\ I2Sx);}
\DoxyCodeLine{03886\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_I2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03887\ \}}
\DoxyCodeLine{03888\ }
\DoxyCodeLine{03889\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03905\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDFSDMAudioClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{03906\ \{}
\DoxyCodeLine{03907\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ DFSDMx)\ <<\ 16U\ |\ DFSDMx);}
\DoxyCodeLine{03908\ \}}
\DoxyCodeLine{03909\ }
\DoxyCodeLine{03924\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDFSDMClockSource(uint32\_t\ DFSDMx)}
\DoxyCodeLine{03925\ \{}
\DoxyCodeLine{03926\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ DFSDMx));}
\DoxyCodeLine{03927\ \}}
\DoxyCodeLine{03928\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03929\ }
\DoxyCodeLine{03930\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03942\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetSPDIFRXClockSource(uint32\_t\ SPDIFRXx)}
\DoxyCodeLine{03943\ \{}
\DoxyCodeLine{03944\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR2,\ SPDIFRXx));}
\DoxyCodeLine{03945\ \}}
\DoxyCodeLine{03946\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03947\ }
\DoxyCodeLine{03948\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{03958\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetDSIClockSource(uint32\_t\ DSIx)}
\DoxyCodeLine{03959\ \{}
\DoxyCodeLine{03960\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ DSIx));}
\DoxyCodeLine{03961\ \}}
\DoxyCodeLine{03962\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03963\ }
\DoxyCodeLine{03967\ }
\DoxyCodeLine{03971\ }
\DoxyCodeLine{03985\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTCClockSource(uint32\_t\ Source)}
\DoxyCodeLine{03986\ \{}
\DoxyCodeLine{03987\ \ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL,\ Source);}
\DoxyCodeLine{03988\ \}}
\DoxyCodeLine{03989\ }
\DoxyCodeLine{03999\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRTCClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04000\ \{}
\DoxyCodeLine{04001\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL));}
\DoxyCodeLine{04002\ \}}
\DoxyCodeLine{04003\ }
\DoxyCodeLine{04009\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04010\ \{}
\DoxyCodeLine{04011\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{04012\ \}}
\DoxyCodeLine{04013\ }
\DoxyCodeLine{04019\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04020\ \{}
\DoxyCodeLine{04021\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{04022\ \}}
\DoxyCodeLine{04023\ }
\DoxyCodeLine{04029\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04030\ \{}
\DoxyCodeLine{04031\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)\ ==\ (RCC\_BDCR\_RTCEN));}
\DoxyCodeLine{04032\ \}}
\DoxyCodeLine{04033\ }
\DoxyCodeLine{04039\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ForceBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04040\ \{}
\DoxyCodeLine{04041\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST);}
\DoxyCodeLine{04042\ \}}
\DoxyCodeLine{04043\ }
\DoxyCodeLine{04049\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ReleaseBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04050\ \{}
\DoxyCodeLine{04051\ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST);}
\DoxyCodeLine{04052\ \}}
\DoxyCodeLine{04053\ }
\DoxyCodeLine{04091\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetRTC\_HSEPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{04092\ \{}
\DoxyCodeLine{04093\ \ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE,\ Prescaler);}
\DoxyCodeLine{04094\ \}}
\DoxyCodeLine{04095\ }
\DoxyCodeLine{04132\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetRTC\_HSEPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04133\ \{}
\DoxyCodeLine{04134\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>CFGR,\ RCC\_CFGR\_RTCPRE));}
\DoxyCodeLine{04135\ \}}
\DoxyCodeLine{04136\ }
\DoxyCodeLine{04140\ }
\DoxyCodeLine{04141\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_TIMPRE)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04145\ }
\DoxyCodeLine{04154\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_SetTIMPrescaler(uint32\_t\ Prescaler)}
\DoxyCodeLine{04155\ \{}
\DoxyCodeLine{04156\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_TIMPRE,\ Prescaler);}
\DoxyCodeLine{04157\ \}}
\DoxyCodeLine{04158\ }
\DoxyCodeLine{04166\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_GetTIMPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04167\ \{}
\DoxyCodeLine{04168\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_TIMPRE));}
\DoxyCodeLine{04169\ \}}
\DoxyCodeLine{04170\ }
\DoxyCodeLine{04174\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_TIMPRE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04175\ }
\DoxyCodeLine{04179\ }
\DoxyCodeLine{04185\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04186\ \{}
\DoxyCodeLine{04187\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON);}
\DoxyCodeLine{04188\ \}}
\DoxyCodeLine{04189\ }
\DoxyCodeLine{04196\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04197\ \{}
\DoxyCodeLine{04198\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON);}
\DoxyCodeLine{04199\ \}}
\DoxyCodeLine{04200\ }
\DoxyCodeLine{04206\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04207\ \{}
\DoxyCodeLine{04208\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLRDY)\ ==\ (RCC\_CR\_PLLRDY));}
\DoxyCodeLine{04209\ \}}
\DoxyCodeLine{04210\ }
\DoxyCodeLine{04305\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SYS(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP\_R)}
\DoxyCodeLine{04306\ \{}
\DoxyCodeLine{04307\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN,}
\DoxyCodeLine{04308\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos);}
\DoxyCodeLine{04309\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLP,\ PLLP\_R);}
\DoxyCodeLine{04310\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_SYSCLK\_SUPPORT)}}
\DoxyCodeLine{04311\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLR,\ PLLP\_R);}
\DoxyCodeLine{04312\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_SYSCLK\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04313\ \}}
\DoxyCodeLine{04314\ }
\DoxyCodeLine{04411\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{04412\ \{}
\DoxyCodeLine{04413\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLQ,}
\DoxyCodeLine{04414\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLQ);}
\DoxyCodeLine{04415\ \}}
\DoxyCodeLine{04416\ }
\DoxyCodeLine{04417\ \textcolor{preprocessor}{\#if\ defined(DSI)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04504\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_DSI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04505\ \{}
\DoxyCodeLine{04506\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04507\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04508\ \}}
\DoxyCodeLine{04509\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04510\ }
\DoxyCodeLine{04511\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04598\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_I2S(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04599\ \{}
\DoxyCodeLine{04600\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04601\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04602\ \}}
\DoxyCodeLine{04603\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLR\_I2S\_CLKSOURCE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04604\ }
\DoxyCodeLine{04605\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04692\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SPDIFRX(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04693\ \{}
\DoxyCodeLine{04694\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04695\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04696\ \}}
\DoxyCodeLine{04697\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04698\ }
\DoxyCodeLine{04699\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}}
\DoxyCodeLine{04700\ \textcolor{preprocessor}{\#if\ defined(SAI1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04822\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{04823\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR,}
\DoxyCodeLine{04824\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVR)}
\DoxyCodeLine{04825\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04826\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{04827\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04828\ \{}
\DoxyCodeLine{04829\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ RCC\_PLLCFGR\_PLLR,}
\DoxyCodeLine{04830\ \ \ \ \ \ \ \ \ \ \ \ \ \ Source\ |\ PLLM\ |\ PLLN\ <<\ RCC\_PLLCFGR\_PLLN\_Pos\ |\ PLLR);}
\DoxyCodeLine{04831\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}}
\DoxyCodeLine{04832\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLDIVR,\ PLLDIVR);}
\DoxyCodeLine{04833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04834\ \}}
\DoxyCodeLine{04835\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04836\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04837\ }
\DoxyCodeLine{04846\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SetMainSource(uint32\_t\ PLLSource)}
\DoxyCodeLine{04847\ \{}
\DoxyCodeLine{04848\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ PLLSource);}
\DoxyCodeLine{04849\ \}}
\DoxyCodeLine{04850\ }
\DoxyCodeLine{04858\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04859\ \{}
\DoxyCodeLine{04860\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC));}
\DoxyCodeLine{04861\ \}}
\DoxyCodeLine{04862\ }
\DoxyCodeLine{04870\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04871\ \{}
\DoxyCodeLine{04872\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLN)\ >>\ \ RCC\_PLLCFGR\_PLLN\_Pos);}
\DoxyCodeLine{04873\ \}}
\DoxyCodeLine{04874\ }
\DoxyCodeLine{04884\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04885\ \{}
\DoxyCodeLine{04886\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLP));}
\DoxyCodeLine{04887\ \}}
\DoxyCodeLine{04888\ }
\DoxyCodeLine{04909\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04910\ \{}
\DoxyCodeLine{04911\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLQ));}
\DoxyCodeLine{04912\ \}}
\DoxyCodeLine{04913\ }
\DoxyCodeLine{04914\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLCFGR\_PLLR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04927\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04928\ \{}
\DoxyCodeLine{04929\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLR));}
\DoxyCodeLine{04930\ \}}
\DoxyCodeLine{04931\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLCFGR\_PLLR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04932\ }
\DoxyCodeLine{04933\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{04971\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{04972\ \{}
\DoxyCodeLine{04973\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLDIVR));}
\DoxyCodeLine{04974\ \}}
\DoxyCodeLine{04975\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04976\ }
\DoxyCodeLine{05044\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05045\ \{}
\DoxyCodeLine{05046\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM));}
\DoxyCodeLine{05047\ \}}
\DoxyCodeLine{05048\ }
\DoxyCodeLine{05062\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_ConfigSpreadSpectrum(uint32\_t\ Mod,\ uint32\_t\ Inc,\ uint32\_t\ Sel)}
\DoxyCodeLine{05063\ \{}
\DoxyCodeLine{05064\ \ \ MODIFY\_REG(RCC-\/>SSCGR,\ RCC\_SSCGR\_MODPER\ |\ RCC\_SSCGR\_INCSTEP\ |\ RCC\_SSCGR\_SPREADSEL,\ Mod\ |\ (Inc\ <<\ RCC\_SSCGR\_INCSTEP\_Pos)\ |\ Sel);}
\DoxyCodeLine{05065\ \}}
\DoxyCodeLine{05066\ }
\DoxyCodeLine{05072\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetPeriodModulation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05073\ \{}
\DoxyCodeLine{05074\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_MODPER));}
\DoxyCodeLine{05075\ \}}
\DoxyCodeLine{05076\ }
\DoxyCodeLine{05083\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetStepIncrementation(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05084\ \{}
\DoxyCodeLine{05085\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_INCSTEP)\ >>\ RCC\_SSCGR\_INCSTEP\_Pos);}
\DoxyCodeLine{05086\ \}}
\DoxyCodeLine{05087\ }
\DoxyCodeLine{05096\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLL\_GetSpreadSelection(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05097\ \{}
\DoxyCodeLine{05098\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_SPREADSEL));}
\DoxyCodeLine{05099\ \}}
\DoxyCodeLine{05100\ }
\DoxyCodeLine{05106\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SpreadSpectrum\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05107\ \{}
\DoxyCodeLine{05108\ \ \ SET\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_SSCGEN);}
\DoxyCodeLine{05109\ \}}
\DoxyCodeLine{05110\ }
\DoxyCodeLine{05116\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLL\_SpreadSpectrum\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05117\ \{}
\DoxyCodeLine{05118\ \ \ CLEAR\_BIT(RCC-\/>SSCGR,\ RCC\_SSCGR\_SSCGEN);}
\DoxyCodeLine{05119\ \}}
\DoxyCodeLine{05120\ }
\DoxyCodeLine{05124\ }
\DoxyCodeLine{05125\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05129\ }
\DoxyCodeLine{05135\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05136\ \{}
\DoxyCodeLine{05137\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLI2SON);}
\DoxyCodeLine{05138\ \}}
\DoxyCodeLine{05139\ }
\DoxyCodeLine{05145\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05146\ \{}
\DoxyCodeLine{05147\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLI2SON);}
\DoxyCodeLine{05148\ \}}
\DoxyCodeLine{05149\ }
\DoxyCodeLine{05155\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05156\ \{}
\DoxyCodeLine{05157\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLI2SRDY)\ ==\ (RCC\_CR\_PLLI2SRDY));}
\DoxyCodeLine{05158\ \}}
\DoxyCodeLine{05159\ }
\DoxyCodeLine{05160\ \textcolor{preprocessor}{\#if\ (defined(RCC\_DCKCFGR\_PLLI2SDIVQ)\ ||\ defined(RCC\_DCKCFGR\_PLLI2SDIVR))}\textcolor{preprocessor}{}}
\DoxyCodeLine{05339\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ\_R,}
\DoxyCodeLine{05340\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVQ\_R)}
\DoxyCodeLine{05341\ \{}
\DoxyCodeLine{05342\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&RCC-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{05343\ \ \ MODIFY\_REG(*pReg,\ RCC\_PLLCFGR\_PLLSRC,\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{05344\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05345\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05346\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05347\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05348\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05349\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos);}
\DoxyCodeLine{05350\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}}
\DoxyCodeLine{05351\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SQ,\ PLLQ\_R);}
\DoxyCodeLine{05352\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVQ,\ PLLDIVQ\_R);}
\DoxyCodeLine{05353\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05354\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SR,\ PLLQ\_R);}
\DoxyCodeLine{05355\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVR,\ PLLDIVQ\_R);}
\DoxyCodeLine{05356\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05357\ \}}
\DoxyCodeLine{05358\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ \&\&\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05359\ }
\DoxyCodeLine{05360\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)\ \&\&\ !defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05460\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ)}
\DoxyCodeLine{05461\ \{}
\DoxyCodeLine{05462\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&RCC-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{05463\ \ \ MODIFY\_REG(*pReg,\ RCC\_PLLCFGR\_PLLSRC,\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{05464\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05465\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05466\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05467\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05469\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN\ |\ RCC\_PLLI2SCFGR\_PLLI2SQ,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos\ |\ PLLQ);}
\DoxyCodeLine{05470\ \}}
\DoxyCodeLine{05471\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ \&\&\ !RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05472\ }
\DoxyCodeLine{05473\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05559\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_SPDIFRX(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{05560\ \{}
\DoxyCodeLine{05561\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{05562\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05563\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05564\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05565\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05566\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05567\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN\ |\ RCC\_PLLI2SCFGR\_PLLI2SP,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos\ |\ PLLP);}
\DoxyCodeLine{05568\ \}}
\DoxyCodeLine{05569\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05570\ }
\DoxyCodeLine{05664\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLI2S\_ConfigDomain\_I2S(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR)}
\DoxyCodeLine{05665\ \{}
\DoxyCodeLine{05666\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&RCC-\/>PLLCFGR)\ +\ (Source\ \&\ 0x80U)));}
\DoxyCodeLine{05667\ \ \ MODIFY\_REG(*pReg,\ RCC\_PLLCFGR\_PLLSRC,\ (Source\ \&\ (\string~0x80U)));}
\DoxyCodeLine{05668\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05669\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM,\ PLLM);}
\DoxyCodeLine{05670\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05671\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{05672\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05673\ \ \ MODIFY\_REG(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN\ |\ RCC\_PLLI2SCFGR\_PLLI2SR,\ PLLN\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos\ |\ PLLR);}
\DoxyCodeLine{05674\ \}}
\DoxyCodeLine{05675\ }
\DoxyCodeLine{05683\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05684\ \{}
\DoxyCodeLine{05685\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SN)\ >>\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos);}
\DoxyCodeLine{05686\ \}}
\DoxyCodeLine{05687\ }
\DoxyCodeLine{05688\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05708\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05709\ \{}
\DoxyCodeLine{05710\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SQ));}
\DoxyCodeLine{05711\ \}}
\DoxyCodeLine{05712\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05713\ }
\DoxyCodeLine{05726\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05727\ \{}
\DoxyCodeLine{05728\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SR));}
\DoxyCodeLine{05729\ \}}
\DoxyCodeLine{05730\ }
\DoxyCodeLine{05731\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05742\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05743\ \{}
\DoxyCodeLine{05744\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SP));}
\DoxyCodeLine{05745\ \}}
\DoxyCodeLine{05746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05747\ }
\DoxyCodeLine{05748\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVQ)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05787\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDIVQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05788\ \{}
\DoxyCodeLine{05789\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVQ));}
\DoxyCodeLine{05790\ \}}
\DoxyCodeLine{05791\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVQ\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05792\ }
\DoxyCodeLine{05793\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLI2SDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05831\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05832\ \{}
\DoxyCodeLine{05833\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLI2SDIVR));}
\DoxyCodeLine{05834\ \}}
\DoxyCodeLine{05835\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLI2SDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05836\ }
\DoxyCodeLine{05905\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05906\ \{}
\DoxyCodeLine{05907\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SM)}}
\DoxyCodeLine{05908\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SM));}
\DoxyCodeLine{05909\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05910\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM));}
\DoxyCodeLine{05911\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05912\ \}}
\DoxyCodeLine{05913\ }
\DoxyCodeLine{05925\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLI2S\_GetMainSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05926\ \{}
\DoxyCodeLine{05927\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2SCFGR\_PLLI2SSRC)}}
\DoxyCodeLine{05928\ \ \ uint32\_t\ pllsrc\ =\ READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC);}
\DoxyCodeLine{05929\ \ \ uint32\_t\ plli2sssrc0\ =\ READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SSRC);}
\DoxyCodeLine{05930\ \ \ uint32\_t\ plli2sssrc1\ =\ READ\_BIT(RCC-\/>PLLI2SCFGR,\ RCC\_PLLI2SCFGR\_PLLI2SSRC)\ >>\ 15U;}
\DoxyCodeLine{05931\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(pllsrc\ |\ plli2sssrc0\ |\ plli2sssrc1);}
\DoxyCodeLine{05932\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{05933\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC));}
\DoxyCodeLine{05934\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2SCFGR\_PLLI2SSRC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05935\ \}}
\DoxyCodeLine{05936\ }
\DoxyCodeLine{05940\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05941\ }
\DoxyCodeLine{05942\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{05946\ }
\DoxyCodeLine{05952\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05953\ \{}
\DoxyCodeLine{05954\ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAION);}
\DoxyCodeLine{05955\ \}}
\DoxyCodeLine{05956\ }
\DoxyCodeLine{05962\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05963\ \{}
\DoxyCodeLine{05964\ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAION);}
\DoxyCodeLine{05965\ \}}
\DoxyCodeLine{05966\ }
\DoxyCodeLine{05972\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{05973\ \{}
\DoxyCodeLine{05974\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLSAIRDY)\ ==\ (RCC\_CR\_PLLSAIRDY));}
\DoxyCodeLine{05975\ \}}
\DoxyCodeLine{05976\ }
\DoxyCodeLine{06108\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_SAI(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLQ,}
\DoxyCodeLine{06109\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVQ)}
\DoxyCodeLine{06110\ \{}
\DoxyCodeLine{06111\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{06112\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{06113\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIM,\ PLLM);}
\DoxyCodeLine{06114\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06115\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{06116\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06117\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN\ |\ RCC\_PLLSAICFGR\_PLLSAIQ,\ PLLN\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos\ |\ PLLQ);}
\DoxyCodeLine{06118\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVQ,\ PLLDIVQ);}
\DoxyCodeLine{06119\ \}}
\DoxyCodeLine{06120\ }
\DoxyCodeLine{06121\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06207\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_48M(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP)}
\DoxyCodeLine{06208\ \{}
\DoxyCodeLine{06209\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ Source);}
\DoxyCodeLine{06210\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{06211\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIM,\ PLLM);}
\DoxyCodeLine{06212\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06213\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ PLLM);}
\DoxyCodeLine{06214\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06215\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN\ |\ RCC\_PLLSAICFGR\_PLLSAIP,\ PLLN\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos\ |\ PLLP);}
\DoxyCodeLine{06216\ \}}
\DoxyCodeLine{06217\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06218\ }
\DoxyCodeLine{06219\ \textcolor{preprocessor}{\#if\ defined(LTDC)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06314\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_PLLSAI\_ConfigDomain\_LTDC(uint32\_t\ Source,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLR,}
\DoxyCodeLine{06315\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ PLLDIVR)}
\DoxyCodeLine{06316\ \{}
\DoxyCodeLine{06317\ \ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM,\ Source\ |\ PLLM);}
\DoxyCodeLine{06318\ \ \ MODIFY\_REG(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN\ |\ RCC\_PLLSAICFGR\_PLLSAIR,\ PLLN\ <<\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos\ |\ PLLR);}
\DoxyCodeLine{06319\ \ \ MODIFY\_REG(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVR,\ PLLDIVR);}
\DoxyCodeLine{06320\ \}}
\DoxyCodeLine{06321\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06322\ }
\DoxyCodeLine{06391\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06392\ \{}
\DoxyCodeLine{06393\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIM)}}
\DoxyCodeLine{06394\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIM));}
\DoxyCodeLine{06395\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06396\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM));}
\DoxyCodeLine{06397\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06398\ \}}
\DoxyCodeLine{06399\ }
\DoxyCodeLine{06407\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06408\ \{}
\DoxyCodeLine{06409\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIN)\ >>\ RCC\_PLLSAICFGR\_PLLSAIN\_Pos);}
\DoxyCodeLine{06410\ \}}
\DoxyCodeLine{06411\ }
\DoxyCodeLine{06431\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06432\ \{}
\DoxyCodeLine{06433\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIQ));}
\DoxyCodeLine{06434\ \}}
\DoxyCodeLine{06435\ }
\DoxyCodeLine{06436\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06449\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06450\ \{}
\DoxyCodeLine{06451\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIR));}
\DoxyCodeLine{06452\ \}}
\DoxyCodeLine{06453\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06454\ }
\DoxyCodeLine{06455\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAICFGR\_PLLSAIP)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06466\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06467\ \{}
\DoxyCodeLine{06468\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>PLLSAICFGR,\ RCC\_PLLSAICFGR\_PLLSAIP));}
\DoxyCodeLine{06469\ \}}
\DoxyCodeLine{06470\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAICFGR\_PLLSAIP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06471\ }
\DoxyCodeLine{06510\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDIVQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06511\ \{}
\DoxyCodeLine{06512\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVQ));}
\DoxyCodeLine{06513\ \}}
\DoxyCodeLine{06514\ }
\DoxyCodeLine{06515\ \textcolor{preprocessor}{\#if\ defined(RCC\_DCKCFGR\_PLLSAIDIVR)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06526\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_PLLSAI\_GetDIVR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06527\ \{}
\DoxyCodeLine{06528\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(READ\_BIT(RCC-\/>DCKCFGR,\ RCC\_DCKCFGR\_PLLSAIDIVR));}
\DoxyCodeLine{06529\ \}}
\DoxyCodeLine{06530\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_DCKCFGR\_PLLSAIDIVR\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06531\ }
\DoxyCodeLine{06535\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06536\ }
\DoxyCodeLine{06540\ }
\DoxyCodeLine{06546\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06547\ \{}
\DoxyCodeLine{06548\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYC);}
\DoxyCodeLine{06549\ \}}
\DoxyCodeLine{06550\ }
\DoxyCodeLine{06556\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06557\ \{}
\DoxyCodeLine{06558\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYC);}
\DoxyCodeLine{06559\ \}}
\DoxyCodeLine{06560\ }
\DoxyCodeLine{06566\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06567\ \{}
\DoxyCodeLine{06568\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYC);}
\DoxyCodeLine{06569\ \}}
\DoxyCodeLine{06570\ }
\DoxyCodeLine{06576\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06577\ \{}
\DoxyCodeLine{06578\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYC);}
\DoxyCodeLine{06579\ \}}
\DoxyCodeLine{06580\ }
\DoxyCodeLine{06586\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06587\ \{}
\DoxyCodeLine{06588\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYC);}
\DoxyCodeLine{06589\ \}}
\DoxyCodeLine{06590\ }
\DoxyCodeLine{06591\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06597\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06598\ \{}
\DoxyCodeLine{06599\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYC);}
\DoxyCodeLine{06600\ \}}
\DoxyCodeLine{06601\ }
\DoxyCodeLine{06602\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06603\ }
\DoxyCodeLine{06604\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06610\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06611\ \{}
\DoxyCodeLine{06612\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYC);}
\DoxyCodeLine{06613\ \}}
\DoxyCodeLine{06614\ }
\DoxyCodeLine{06615\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06616\ }
\DoxyCodeLine{06622\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06623\ \{}
\DoxyCodeLine{06624\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_CSSC);}
\DoxyCodeLine{06625\ \}}
\DoxyCodeLine{06626\ }
\DoxyCodeLine{06632\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06633\ \{}
\DoxyCodeLine{06634\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYF)\ ==\ (RCC\_CIR\_LSIRDYF));}
\DoxyCodeLine{06635\ \}}
\DoxyCodeLine{06636\ }
\DoxyCodeLine{06642\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06643\ \{}
\DoxyCodeLine{06644\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYF)\ ==\ (RCC\_CIR\_LSERDYF));}
\DoxyCodeLine{06645\ \}}
\DoxyCodeLine{06646\ }
\DoxyCodeLine{06652\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06653\ \{}
\DoxyCodeLine{06654\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYF)\ ==\ (RCC\_CIR\_HSIRDYF));}
\DoxyCodeLine{06655\ \}}
\DoxyCodeLine{06656\ }
\DoxyCodeLine{06662\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06663\ \{}
\DoxyCodeLine{06664\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYF)\ ==\ (RCC\_CIR\_HSERDYF));}
\DoxyCodeLine{06665\ \}}
\DoxyCodeLine{06666\ }
\DoxyCodeLine{06672\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06673\ \{}
\DoxyCodeLine{06674\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYF)\ ==\ (RCC\_CIR\_PLLRDYF));}
\DoxyCodeLine{06675\ \}}
\DoxyCodeLine{06676\ }
\DoxyCodeLine{06677\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06683\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06684\ \{}
\DoxyCodeLine{06685\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYF)\ ==\ (RCC\_CIR\_PLLI2SRDYF));}
\DoxyCodeLine{06686\ \}}
\DoxyCodeLine{06687\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06688\ }
\DoxyCodeLine{06689\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06695\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06696\ \{}
\DoxyCodeLine{06697\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYF)\ ==\ (RCC\_CIR\_PLLSAIRDYF));}
\DoxyCodeLine{06698\ \}}
\DoxyCodeLine{06699\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06700\ }
\DoxyCodeLine{06706\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06707\ \{}
\DoxyCodeLine{06708\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_CSSF)\ ==\ (RCC\_CIR\_CSSF));}
\DoxyCodeLine{06709\ \}}
\DoxyCodeLine{06710\ }
\DoxyCodeLine{06716\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_IWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06717\ \{}
\DoxyCodeLine{06718\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_IWDGRSTF)\ ==\ (RCC\_CSR\_IWDGRSTF));}
\DoxyCodeLine{06719\ \}}
\DoxyCodeLine{06720\ }
\DoxyCodeLine{06726\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06727\ \{}
\DoxyCodeLine{06728\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LPWRRSTF)\ ==\ (RCC\_CSR\_LPWRRSTF));}
\DoxyCodeLine{06729\ \}}
\DoxyCodeLine{06730\ }
\DoxyCodeLine{06736\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06737\ \{}
\DoxyCodeLine{06738\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_PINRSTF)\ ==\ (RCC\_CSR\_PINRSTF));}
\DoxyCodeLine{06739\ \}}
\DoxyCodeLine{06740\ }
\DoxyCodeLine{06746\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_PORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06747\ \{}
\DoxyCodeLine{06748\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_PORRSTF)\ ==\ (RCC\_CSR\_PORRSTF));}
\DoxyCodeLine{06749\ \}}
\DoxyCodeLine{06750\ }
\DoxyCodeLine{06756\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06757\ \{}
\DoxyCodeLine{06758\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_SFTRSTF)\ ==\ (RCC\_CSR\_SFTRSTF));}
\DoxyCodeLine{06759\ \}}
\DoxyCodeLine{06760\ }
\DoxyCodeLine{06766\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_WWDGRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06767\ \{}
\DoxyCodeLine{06768\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_WWDGRSTF)\ ==\ (RCC\_CSR\_WWDGRSTF));}
\DoxyCodeLine{06769\ \}}
\DoxyCodeLine{06770\ }
\DoxyCodeLine{06771\ \textcolor{preprocessor}{\#if\ defined(RCC\_CSR\_BORRSTF)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06777\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06778\ \{}
\DoxyCodeLine{06779\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CSR,\ RCC\_CSR\_BORRSTF)\ ==\ (RCC\_CSR\_BORRSTF));}
\DoxyCodeLine{06780\ \}}
\DoxyCodeLine{06781\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CSR\_BORRSTF\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06782\ }
\DoxyCodeLine{06788\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06789\ \{}
\DoxyCodeLine{06790\ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_RMVF);}
\DoxyCodeLine{06791\ \}}
\DoxyCodeLine{06792\ }
\DoxyCodeLine{06796\ }
\DoxyCodeLine{06800\ }
\DoxyCodeLine{06806\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06807\ \{}
\DoxyCodeLine{06808\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYIE);}
\DoxyCodeLine{06809\ \}}
\DoxyCodeLine{06810\ }
\DoxyCodeLine{06816\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06817\ \{}
\DoxyCodeLine{06818\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYIE);}
\DoxyCodeLine{06819\ \}}
\DoxyCodeLine{06820\ }
\DoxyCodeLine{06826\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06827\ \{}
\DoxyCodeLine{06828\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYIE);}
\DoxyCodeLine{06829\ \}}
\DoxyCodeLine{06830\ }
\DoxyCodeLine{06836\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06837\ \{}
\DoxyCodeLine{06838\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYIE);}
\DoxyCodeLine{06839\ \}}
\DoxyCodeLine{06840\ }
\DoxyCodeLine{06846\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06847\ \{}
\DoxyCodeLine{06848\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYIE);}
\DoxyCodeLine{06849\ \}}
\DoxyCodeLine{06850\ }
\DoxyCodeLine{06851\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06857\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06858\ \{}
\DoxyCodeLine{06859\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYIE);}
\DoxyCodeLine{06860\ \}}
\DoxyCodeLine{06861\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06862\ }
\DoxyCodeLine{06863\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06869\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_EnableIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06870\ \{}
\DoxyCodeLine{06871\ \ \ SET\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYIE);}
\DoxyCodeLine{06872\ \}}
\DoxyCodeLine{06873\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06874\ }
\DoxyCodeLine{06880\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06881\ \{}
\DoxyCodeLine{06882\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYIE);}
\DoxyCodeLine{06883\ \}}
\DoxyCodeLine{06884\ }
\DoxyCodeLine{06890\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06891\ \{}
\DoxyCodeLine{06892\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYIE);}
\DoxyCodeLine{06893\ \}}
\DoxyCodeLine{06894\ }
\DoxyCodeLine{06900\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06901\ \{}
\DoxyCodeLine{06902\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYIE);}
\DoxyCodeLine{06903\ \}}
\DoxyCodeLine{06904\ }
\DoxyCodeLine{06910\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06911\ \{}
\DoxyCodeLine{06912\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYIE);}
\DoxyCodeLine{06913\ \}}
\DoxyCodeLine{06914\ }
\DoxyCodeLine{06920\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06921\ \{}
\DoxyCodeLine{06922\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYIE);}
\DoxyCodeLine{06923\ \}}
\DoxyCodeLine{06924\ }
\DoxyCodeLine{06925\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06931\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06932\ \{}
\DoxyCodeLine{06933\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYIE);}
\DoxyCodeLine{06934\ \}}
\DoxyCodeLine{06935\ }
\DoxyCodeLine{06936\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06937\ }
\DoxyCodeLine{06938\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{06944\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ LL\_RCC\_DisableIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06945\ \{}
\DoxyCodeLine{06946\ \ \ CLEAR\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYIE);}
\DoxyCodeLine{06947\ \}}
\DoxyCodeLine{06948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06949\ }
\DoxyCodeLine{06955\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06956\ \{}
\DoxyCodeLine{06957\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSIRDYIE)\ ==\ (RCC\_CIR\_LSIRDYIE));}
\DoxyCodeLine{06958\ \}}
\DoxyCodeLine{06959\ }
\DoxyCodeLine{06965\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06966\ \{}
\DoxyCodeLine{06967\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_LSERDYIE)\ ==\ (RCC\_CIR\_LSERDYIE));}
\DoxyCodeLine{06968\ \}}
\DoxyCodeLine{06969\ }
\DoxyCodeLine{06975\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06976\ \{}
\DoxyCodeLine{06977\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSIRDYIE)\ ==\ (RCC\_CIR\_HSIRDYIE));}
\DoxyCodeLine{06978\ \}}
\DoxyCodeLine{06979\ }
\DoxyCodeLine{06985\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06986\ \{}
\DoxyCodeLine{06987\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_HSERDYIE)\ ==\ (RCC\_CIR\_HSERDYIE));}
\DoxyCodeLine{06988\ \}}
\DoxyCodeLine{06989\ }
\DoxyCodeLine{06995\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{06996\ \{}
\DoxyCodeLine{06997\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLRDYIE)\ ==\ (RCC\_CIR\_PLLRDYIE));}
\DoxyCodeLine{06998\ \}}
\DoxyCodeLine{06999\ }
\DoxyCodeLine{07000\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLI2S\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07006\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLI2SRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{07007\ \{}
\DoxyCodeLine{07008\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLI2SRDYIE)\ ==\ (RCC\_CIR\_PLLI2SRDYIE));}
\DoxyCodeLine{07009\ \}}
\DoxyCodeLine{07010\ }
\DoxyCodeLine{07011\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLI2S\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07012\ }
\DoxyCodeLine{07013\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLSAI\_SUPPORT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07019\ \_\_STATIC\_INLINE\ uint32\_t\ LL\_RCC\_IsEnabledIT\_PLLSAIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{07020\ \{}
\DoxyCodeLine{07021\ \ \ \textcolor{keywordflow}{return}\ (READ\_BIT(RCC-\/>CIR,\ RCC\_CIR\_PLLSAIRDYIE)\ ==\ (RCC\_CIR\_PLLSAIRDYIE));}
\DoxyCodeLine{07022\ \}}
\DoxyCodeLine{07023\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLSAI\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07024\ }
\DoxyCodeLine{07028\ }
\DoxyCodeLine{07029\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{07033\ ErrorStatus\ LL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{07037\ }
\DoxyCodeLine{07041\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_RCC\_GetSystemClocksFreq(LL\_RCC\_ClocksTypeDef\ *RCC\_Clocks);}
\DoxyCodeLine{07042\ \textcolor{preprocessor}{\#if\ defined(FMPI2C1)}}
\DoxyCodeLine{07043\ uint32\_t\ LL\_RCC\_GetFMPI2CClockFreq(uint32\_t\ FMPI2CxSource);}
\DoxyCodeLine{07044\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMPI2C1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07045\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{07046\ uint32\_t\ \ \ \ LL\_RCC\_GetLPTIMClockFreq(uint32\_t\ LPTIMxSource);}
\DoxyCodeLine{07047\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07048\ \textcolor{preprocessor}{\#if\ defined(SAI1)}}
\DoxyCodeLine{07049\ uint32\_t\ \ \ \ LL\_RCC\_GetSAIClockFreq(uint32\_t\ SAIxSource);}
\DoxyCodeLine{07050\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07051\ \textcolor{preprocessor}{\#if\ defined(SDIO)}}
\DoxyCodeLine{07052\ uint32\_t\ \ \ \ LL\_RCC\_GetSDIOClockFreq(uint32\_t\ SDIOxSource);}
\DoxyCodeLine{07053\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SDIO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07054\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{07055\ uint32\_t\ \ \ \ LL\_RCC\_GetRNGClockFreq(uint32\_t\ RNGxSource);}
\DoxyCodeLine{07056\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07057\ \textcolor{preprocessor}{\#if\ defined(USB\_OTG\_FS)\ ||\ defined(USB\_OTG\_HS)}}
\DoxyCodeLine{07058\ uint32\_t\ \ \ \ LL\_RCC\_GetUSBClockFreq(uint32\_t\ USBxSource);}
\DoxyCodeLine{07059\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USB\_OTG\_FS\ ||\ USB\_OTG\_HS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07060\ \textcolor{preprocessor}{\#if\ defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{07061\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{07062\ uint32\_t\ \ \ \ LL\_RCC\_GetDFSDMAudioClockFreq(uint32\_t\ DFSDMxSource);}
\DoxyCodeLine{07063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM1\_Channel0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07064\ uint32\_t\ \ \ \ LL\_RCC\_GetI2SClockFreq(uint32\_t\ I2SxSource);}
\DoxyCodeLine{07065\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{07066\ uint32\_t\ \ \ \ LL\_RCC\_GetCECClockFreq(uint32\_t\ CECxSource);}
\DoxyCodeLine{07067\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07068\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{07069\ uint32\_t\ \ \ \ LL\_RCC\_GetLTDCClockFreq(uint32\_t\ LTDCxSource);}
\DoxyCodeLine{07070\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07071\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{07072\ uint32\_t\ \ \ \ LL\_RCC\_GetSPDIFRXClockFreq(uint32\_t\ SPDIFRXxSource);}
\DoxyCodeLine{07073\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07074\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{07075\ uint32\_t\ \ \ \ LL\_RCC\_GetDSIClockFreq(uint32\_t\ DSIxSource);}
\DoxyCodeLine{07076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{07080\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07081\ }
\DoxyCodeLine{07085\ }
\DoxyCodeLine{07089\ }
\DoxyCodeLine{07090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(RCC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07091\ }
\DoxyCodeLine{07095\ }
\DoxyCodeLine{07096\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{07097\ \}}
\DoxyCodeLine{07098\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{07099\ }
\DoxyCodeLine{07100\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07101\ }

\end{DoxyCode}
