[options]
mode cover
depth 60
timeout 7200

[engines]
smtbmc bitwuzla

[script]
read -formal define.sv
{formal_files}
prep -top {top_module_name}
chformal -remove -cover c:{cover_label} %n

[files]
{verilog_files}

[file define.sv]
`define SYNTHESIS
`define sfuzz_rand_reg rand reg