//
// Copyright (c) 2014-present, Facebook, Inc.
// All rights reserved.
//
// This source code is licensed under the University of Illinois/NCSA Open
// Source License found in the LICENSE file in the root directory of this
// source tree. An additional grant of patent rights can be found in the
// PATENTS file in the same directory.
//

#include "DebugServer2/Host/Linux/PTrace.h"
#include "DebugServer2/Architecture/X86/RegisterCopy.h"
#include "DebugServer2/Host/Linux/ExtraWrappers.h"
#include "DebugServer2/Host/Platform.h"

#include <elf.h>
#include <sys/ptrace.h>
#include <sys/uio.h>
#include <sys/user.h>

#define super ds2::Host::POSIX::PTrace

namespace ds2 {
namespace Host {
namespace Linux {

static inline void user_to_state32(ds2::Architecture::X86::CPUState &state,
                                   struct xfpregs_struct const &xfpregs) {
  // X87 State
  state.x87.fstw = xfpregs.fpregs.swd;
  state.x87.fctw = xfpregs.fpregs.cwd;
  state.x87.ftag = xfpregs.fpregs.twd;
  state.x87.fop = xfpregs.fpregs.fop;
  state.x87.fiseg = xfpregs.fpregs.fcs;
  state.x87.fioff = xfpregs.fpregs.fip;
  state.x87.foseg = xfpregs.fpregs.fos;
  state.x87.fooff = xfpregs.fpregs.foo;

  auto st_space = reinterpret_cast<uint8_t const *>(xfpregs.fpregs.st_space);
  static const size_t x87Size = sizeof(state.x87.regs[0].bytes);
  for (size_t n = 0; n < array_sizeof(state.x87.regs); n++) {
    memcpy(state.x87.regs[n].bytes, st_space + n * x87Size, x87Size);
  }

  // SSE state
  state.sse.mxcsr = xfpregs.fpregs.mxcsr;
  state.sse.mxcsrmask = xfpregs.fpregs.reserved;
  auto xmm_space = reinterpret_cast<uint8_t const *>(xfpregs.fpregs.xmm_space);
  static const size_t sseSize = sizeof(state.sse.regs[0]);
  for (size_t n = 0; n < array_sizeof(state.sse.regs); n++) {
    memcpy(&state.sse.regs[n], xmm_space + n * sseSize, sseSize);
  }

  //
  //  EAVX State
  //
  auto ymmh = reinterpret_cast<uint8_t const *>(xfpregs.ymmh);
  static const size_t avxSize = sizeof(state.avx.regs[0]);
  static const size_t ymmhSize = avxSize - sseSize;
  for (size_t n = 0; n < array_sizeof(state.avx.regs); n++) {
    auto avxHigh = reinterpret_cast<uint8_t *>(&state.avx.regs[n]) + sseSize;
    memcpy(avxHigh, ymmh + n * ymmhSize, ymmhSize);
  }
}

static inline void
state32_to_user(struct xfpregs_struct &xfpregs,
                ds2::Architecture::X86::CPUState const &state) {
  // X87 State
  xfpregs.fpregs.swd = state.x87.fstw;
  xfpregs.fpregs.cwd = state.x87.fctw;
  xfpregs.fpregs.twd = state.x87.ftag;
  xfpregs.fpregs.fop = state.x87.fop;
  xfpregs.fpregs.fcs = state.x87.fiseg;
  xfpregs.fpregs.fip = state.x87.fioff;
  xfpregs.fpregs.fos = state.x87.foseg;
  xfpregs.fpregs.foo = state.x87.fooff;

  auto st_space = reinterpret_cast<uint8_t *>(xfpregs.fpregs.st_space);
  static const size_t x87Size = sizeof(state.x87.regs[0].bytes);
  for (size_t n = 0; n < array_sizeof(state.x87.regs); n++) {
    memcpy(st_space + n * x87Size, state.x87.regs[n].bytes, x87Size);
  }

  // SSE state
  xfpregs.fpregs.mxcsr = state.sse.mxcsr;
  xfpregs.fpregs.reserved = state.sse.mxcsrmask;
  auto xmm_space = reinterpret_cast<uint8_t *>(xfpregs.fpregs.xmm_space);
  static const size_t sseSize = sizeof(state.sse.regs[0]);
  for (size_t n = 0; n < array_sizeof(state.sse.regs); n++) {
    memcpy(xmm_space + n * sseSize, &state.sse.regs[n], sseSize);
  }

  //
  //  EAVX State
  //
  auto ymmh = reinterpret_cast<uint8_t *>(xfpregs.ymmh);
  static const size_t avxSize = sizeof(state.avx.regs[0]);
  static const size_t ymmhSize = avxSize - sseSize;
  for (size_t n = 0; n < array_sizeof(state.avx.regs); n++) {
    auto avxHigh =
        reinterpret_cast<const uint8_t *>(&state.avx.regs[n]) + sseSize;
    memcpy(ymmh + n * ymmhSize, avxHigh, ymmhSize);
  }
}

ErrorCode PTrace::readCPUState(ProcessThreadId const &ptid, ProcessInfo const &,
                               Architecture::CPUState &state) {
  pid_t pid;

  ErrorCode error = ptidToPid(ptid, pid);
  if (error != kSuccess)
    return error;

  //
  // Read GPRs
  //
  user_regs_struct gprs;
  if (wrapPtrace(PTRACE_GETREGS, pid, nullptr, &gprs) < 0)
    return Platform::TranslateError();

  Architecture::X86::user_to_state32(state, gprs);

  //
  // Read SSE and AVX
  //
  struct xfpregs_struct xfpregs;
  struct iovec fpregs_iovec;
  fpregs_iovec.iov_base = &xfpregs;
  fpregs_iovec.iov_len = sizeof(xfpregs);

  // If this call fails, don't return failure, since AVX may not be available
  // on this CPU
  if (wrapPtrace(PTRACE_GETREGSET, pid, NT_X86_XSTATE, &fpregs_iovec) == 0) {
    user_to_state32(state, xfpregs);
  }

  return kSuccess;
}

ErrorCode PTrace::writeCPUState(ProcessThreadId const &ptid,
                                ProcessInfo const &,
                                Architecture::CPUState const &state) {
  pid_t pid;

  ErrorCode error = ptidToPid(ptid, pid);
  if (error != kSuccess)
    return error;

  //
  // Write GPRs
  //
  user_regs_struct gprs;
  Architecture::X86::state32_to_user(gprs, state);

  if (wrapPtrace(PTRACE_SETREGS, pid, nullptr, &gprs) < 0)
    return Platform::TranslateError();

  //
  // Write SSE and AVX
  //
  struct xfpregs_struct xfpregs;
  struct iovec fpregs_iovec;
  fpregs_iovec.iov_base = &xfpregs;
  fpregs_iovec.iov_len = sizeof(xfpregs);

  // We need this read to fill the kernel header (xfpregs_struct.xstate_hdr)
  // TODO - add this header to CPUState so we don't need this read
  if (wrapPtrace(PTRACE_GETREGSET, pid, NT_X86_XSTATE, &fpregs_iovec) < 0) {
    // If we fail to read the AVX register info, still write the SSE regs
    fpregs_iovec.iov_len = sizeof(xfpregs.fpregs);
  }
  state32_to_user(xfpregs, state);

  wrapPtrace(PTRACE_SETREGSET, pid, NT_X86_XSTATE, &fpregs_iovec);

  return kSuccess;
}
}
}
}
