// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.1 (64-bit)
// Version: 2022.2.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module threshold_cv_xFInRange_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_96_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        threshold_in_data22_dout,
        threshold_in_data22_num_data_valid,
        threshold_in_data22_fifo_cap,
        threshold_in_data22_empty_n,
        threshold_in_data22_read,
        threshold_out_data23_din,
        threshold_out_data23_num_data_valid,
        threshold_out_data23_fifo_cap,
        threshold_out_data23_full_n,
        threshold_out_data23_write,
        bound
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] threshold_in_data22_dout;
input  [1:0] threshold_in_data22_num_data_valid;
input  [1:0] threshold_in_data22_fifo_cap;
input   threshold_in_data22_empty_n;
output   threshold_in_data22_read;
output  [7:0] threshold_out_data23_din;
input  [1:0] threshold_out_data23_num_data_valid;
input  [1:0] threshold_out_data23_fifo_cap;
input   threshold_out_data23_full_n;
output   threshold_out_data23_write;
input  [31:0] bound;

reg ap_idle;
reg threshold_in_data22_read;
reg threshold_out_data23_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln92_fu_101_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    threshold_in_data22_blk_n;
wire    ap_block_pp0_stage0;
reg    threshold_out_data23_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] rhs_V_fu_150_p2;
reg   [0:0] rhs_V_reg_249;
wire   [0:0] rhs_V_1_fu_166_p2;
reg   [0:0] rhs_V_1_reg_254;
wire   [0:0] or_ln1498_1_fu_214_p2;
reg   [0:0] or_ln1498_1_reg_259;
reg   [31:0] indvar_flatten_fu_70;
wire   [31:0] add_ln92_fu_107_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_val1_V_fu_118_p1;
wire   [0:0] icmp_ln56_1_fu_128_p2;
wire   [0:0] icmp_ln56_fu_122_p2;
wire   [7:0] tmp_val1_V_1_fu_140_p4;
wire   [7:0] tmp_val1_V_2_fu_156_p4;
wire   [0:0] icmp_ln56_5_fu_178_p2;
wire   [0:0] icmp_ln56_4_fu_172_p2;
wire   [0:0] icmp_ln56_7_fu_196_p2;
wire   [0:0] icmp_ln56_6_fu_190_p2;
wire   [0:0] lhs_V_fu_134_p2;
wire   [0:0] lhs_V_2_fu_202_p2;
wire   [0:0] or_ln1498_fu_208_p2;
wire   [0:0] lhs_V_1_fu_184_p2;
wire   [0:0] and_ln1498_fu_220_p2;
wire   [0:0] ret_V_fu_224_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

threshold_cv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln92_fu_101_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_70 <= add_ln92_fu_107_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_70 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        or_ln1498_1_reg_259 <= or_ln1498_1_fu_214_p2;
        rhs_V_1_reg_254 <= rhs_V_1_fu_166_p2;
        rhs_V_reg_249 <= rhs_V_fu_150_p2;
    end
end

always @ (*) begin
    if (((icmp_ln92_fu_101_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 32'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshold_in_data22_blk_n = threshold_in_data22_empty_n;
    end else begin
        threshold_in_data22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshold_in_data22_read = 1'b1;
    end else begin
        threshold_in_data22_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        threshold_out_data23_blk_n = threshold_out_data23_full_n;
    end else begin
        threshold_out_data23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        threshold_out_data23_write = 1'b1;
    end else begin
        threshold_out_data23_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln92_fu_107_p2 = (ap_sig_allocacmp_indvar_flatten_load + 32'd1);

assign and_ln1498_fu_220_p2 = (rhs_V_1_reg_254 & or_ln1498_1_reg_259);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((threshold_out_data23_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((threshold_in_data22_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((threshold_out_data23_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((threshold_in_data22_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((threshold_out_data23_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((threshold_in_data22_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (threshold_in_data22_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (threshold_out_data23_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln56_1_fu_128_p2 = ((tmp_val1_V_fu_118_p1 < 8'd39) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_172_p2 = ((tmp_val1_V_fu_118_p1 > 8'd37) ? 1'b1 : 1'b0);

assign icmp_ln56_5_fu_178_p2 = ((tmp_val1_V_fu_118_p1 < 8'd76) ? 1'b1 : 1'b0);

assign icmp_ln56_6_fu_190_p2 = ((tmp_val1_V_fu_118_p1 > 8'd159) ? 1'b1 : 1'b0);

assign icmp_ln56_7_fu_196_p2 = ((tmp_val1_V_fu_118_p1 < 8'd180) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_122_p2 = ((tmp_val1_V_fu_118_p1 > 8'd21) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_101_p2 = ((ap_sig_allocacmp_indvar_flatten_load == bound) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_184_p2 = (icmp_ln56_5_fu_178_p2 & icmp_ln56_4_fu_172_p2);

assign lhs_V_2_fu_202_p2 = (icmp_ln56_7_fu_196_p2 & icmp_ln56_6_fu_190_p2);

assign lhs_V_fu_134_p2 = (icmp_ln56_fu_122_p2 & icmp_ln56_1_fu_128_p2);

assign or_ln1498_1_fu_214_p2 = (or_ln1498_fu_208_p2 | lhs_V_1_fu_184_p2);

assign or_ln1498_fu_208_p2 = (lhs_V_fu_134_p2 | lhs_V_2_fu_202_p2);

assign ret_V_fu_224_p2 = (rhs_V_reg_249 & and_ln1498_fu_220_p2);

assign rhs_V_1_fu_166_p2 = ((tmp_val1_V_2_fu_156_p4 > 8'd59) ? 1'b1 : 1'b0);

assign rhs_V_fu_150_p2 = ((tmp_val1_V_1_fu_140_p4 > 8'd149) ? 1'b1 : 1'b0);

assign threshold_out_data23_din = ((ret_V_fu_224_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign tmp_val1_V_1_fu_140_p4 = {{threshold_in_data22_dout[15:8]}};

assign tmp_val1_V_2_fu_156_p4 = {{threshold_in_data22_dout[23:16]}};

assign tmp_val1_V_fu_118_p1 = threshold_in_data22_dout[7:0];

endmodule //threshold_cv_xFInRange_Pipeline_VITIS_LOOP_92_1_VITIS_LOOP_96_2
