{"files":[{"patch":"@@ -6258,1 +6258,1 @@\n-\/\/ for dividend, leftmost 32bits will be in r4 and rightmost 32bits will be in r5 register.\n+\/\/ for dividend, upper 32bits will be in r4 and lower 32bits will be in r5 register.\n@@ -6272,1 +6272,1 @@\n-    __ z_lhi(r4_reven_tmp, 0); \/\/ make leftmost 32bits 0\n+    __ z_lhi(r4_reven_tmp, 0); \/\/ make upper 32bits 0\n@@ -6337,1 +6337,1 @@\n-\/\/ for dividend, leftmost 64bits will be in r4 and rightmost 64bits will be in r5 register.\n+\/\/ for dividend, upper 64bits will be in r4 and lower 64bits will be in r5 register.\n@@ -6350,1 +6350,1 @@\n-    __ z_lghi(r4_reven_tmp, 0); \/\/ make leftmost 64bits 0\n+    __ z_lghi(r4_reven_tmp, 0); \/\/ make upper 64bits 0\n@@ -6424,1 +6424,1 @@\n-\/\/ for dividend, leftmost 32bits will be in r4 and rightmost 32bits will be in r5 register.\n+\/\/ for dividend, upper 32bits will be in r4 and lower 32bits will be in r5 register.\n@@ -6439,2 +6439,2 @@\n-    __ z_lr(r5_rodd_tmp, r4_reven_dst); \/\/ load rightmost 32bits in odd register\n-    __ z_lhi(r4_reven_dst, 0);          \/\/ make leftmost  32bits 0\n+    __ z_lr(r5_rodd_tmp, r4_reven_dst); \/\/ load lower 32bits in odd register\n+    __ z_lhi(r4_reven_dst, 0);          \/\/ make upper 32bits 0\n@@ -6512,1 +6512,1 @@\n-\/\/ for dividend, leftmost 64bits will be in r4 and rightmost 64bits will be in r5 register.\n+\/\/ for dividend, upper 64bits will be in r4 and lower 64bits will be in r5 register.\n@@ -6527,2 +6527,2 @@\n-    __ z_lgr(r5_rodd_tmp, r4_reven_dst); \/\/ load rightmost 64bits in even register\n-    __ z_lghi(r4_reven_dst, 0);          \/\/ make leftmost 64bits 0\n+    __ z_lgr(r5_rodd_tmp, r4_reven_dst); \/\/ load lower 64bits in even register\n+    __ z_lghi(r4_reven_dst, 0);          \/\/ make upper 64bits 0\n","filename":"src\/hotspot\/cpu\/s390\/s390.ad","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"}]}