From d926a337907d2ad0b73a4f1326198634f60f1a39 Mon Sep 17 00:00:00 2001
From: Robby Cai <R63905@freescale.com>
Date: Mon, 2 Sep 2013 21:22:51 +0800
Subject: [PATCH 0133/1074] ENGR00277750-2 ARM: clk-imx6sl: lcdif: set lcdif
 axi clock to 200MHz

set lcdif axi clock's parent to 'pll2_pfd2' and lcdif axi clock
frequency to 200MHz.

Signed-off-by: Robby Cai <R63905@freescale.com>
Acked-by: Shawn Guo <shawn.guo@freescale.com>
[Original patch taken from git://git.freescale.com/imx/linux-2.6-imx.git]
Signed-off-by: Biyao Zhai <biyao.zhai@windriver.com>
---
 arch/arm/mach-imx/clk-imx6sl.c |    2 ++
 1 files changed, 2 insertions(+), 0 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6sl.c b/arch/arm/mach-imx/clk-imx6sl.c
index dd94344..68f5ca2 100644
--- a/arch/arm/mach-imx/clk-imx6sl.c
+++ b/arch/arm/mach-imx/clk-imx6sl.c
@@ -291,6 +291,8 @@ static void __init imx6sl_clocks_init(struct device_node *ccm_node)
 	clk_set_rate(clks[IMX6SL_CLK_EPDC_AXI], 200000000);
 	clk_set_parent(clks[IMX6SL_CLK_PXP_AXI_SEL], clks[IMX6SL_CLK_PLL2_PFD2]);
 	clk_set_rate(clks[IMX6SL_CLK_PXP_AXI], 200000000);
+	clk_set_parent(clks[IMX6SL_CLK_LCDIF_AXI_SEL], clks[IMX6SL_CLK_PLL2_PFD2]);
+	clk_set_rate(clks[IMX6SL_CLK_LCDIF_AXI], 200000000);
 
 	/* Set initial power mode */
 	imx6q_set_lpm(WAIT_CLOCKED);
-- 
1.7.5.4

