INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/Select_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Select_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/CU_Output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_Output
WARNING: [VRFC 10-1315] redeclaration of ansi port PCWre is not allowed [E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/CU_Output.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/SaveReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SaveReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sources_1/new/PC_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.srcs/sim_1/new/CPUTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MultiCircleCPU/MultiCircleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
