-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity simd_mac_DSP2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    invec_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    invec_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    invec_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    invec_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
    w0vec_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    w0vec_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    w0vec_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    w0vec_3_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    w1vec_0_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    w1vec_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    w1vec_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    w1vec_3_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of simd_mac_DSP2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

    signal w1vec_3_V_read_1_reg_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w1vec_2_V_read_1_reg_341 : STD_LOGIC_VECTOR (7 downto 0);
    signal w1vec_0_V_read_1_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal w1vec_0_V_read_1_reg_346_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w0vec_3_V_read_1_reg_351 : STD_LOGIC_VECTOR (7 downto 0);
    signal w0vec_2_V_read_1_reg_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal w0vec_0_V_read_1_reg_361 : STD_LOGIC_VECTOR (7 downto 0);
    signal w0vec_0_V_read_1_reg_361_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal invec_3_V_read_1_reg_366 : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_3_V_read_1_reg_366_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_2_V_read_1_reg_371 : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_2_V_read_1_reg_371_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_1_V_read_1_reg_376 : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_0_V_read_1_reg_381 : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_0_V_read_1_reg_381_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln68_1_fu_142_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln68_1_reg_386 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1352_1_fu_154_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1352_1_reg_391 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln68_2_fu_174_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln68_2_reg_396 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln68_3_fu_194_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln68_3_reg_401 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_326_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln700_reg_406 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln700_fu_217_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln700_reg_411 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1352_2_fu_226_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1352_2_reg_416 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln68_fu_232_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln68_reg_421 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln1352_3_fu_242_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1352_3_reg_426 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln68_1_fu_248_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln68_1_reg_431 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal shl_ln68_1_fu_126_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln68_2_fu_134_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln68_3_fu_138_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1352_1_fu_154_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1352_1_fu_154_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln68_2_fu_160_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln68_4_fu_167_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln68_5_fu_171_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln68_3_fu_180_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln68_7_fu_187_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln68_8_fu_191_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln_fu_200_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal mul_ln1352_2_fu_226_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1352_2_fu_226_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln1352_3_fu_242_p0 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1352_3_fu_242_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln700_fu_252_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_9_fu_258_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln700_1_fu_261_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln68_6_fu_255_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln647_fu_273_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln700_2_fu_267_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln647_1_fu_277_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_296_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_286_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln78_fu_304_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln647_fu_282_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln78_fu_308_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_326_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal invec_0_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_1_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_2_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal invec_3_V_read_int_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal w0vec_0_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w0vec_1_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w0vec_2_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w0vec_3_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w1vec_0_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w1vec_1_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w1vec_2_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal w1vec_3_V_read_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_326_p20 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1352_1_fu_154_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1352_2_fu_226_p10 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1352_3_fu_242_p10 : STD_LOGIC_VECTOR (26 downto 0);

    component ultra_net_ama_adddQK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        din3 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    ultra_net_ama_adddQK_U721 : component ultra_net_ama_adddQK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 8,
        din2_WIDTH => 4,
        din3_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        din0 => shl_ln_fu_200_p3,
        din1 => w0vec_0_V_read_1_reg_361_pp0_iter1_reg,
        din2 => grp_fu_326_p2,
        din3 => mul_ln1352_1_reg_391,
        dout => grp_fu_326_p4);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                add_ln68_1_reg_386 <= add_ln68_1_fu_142_p2;
                add_ln68_2_reg_396 <= add_ln68_2_fu_174_p2;
                add_ln68_3_reg_401 <= add_ln68_3_fu_194_p2;
                add_ln700_reg_406 <= grp_fu_326_p4;
                invec_0_V_read_1_reg_381 <= invec_0_V_read_int_reg;
                invec_0_V_read_1_reg_381_pp0_iter1_reg <= invec_0_V_read_1_reg_381;
                invec_1_V_read_1_reg_376 <= invec_1_V_read_int_reg;
                invec_2_V_read_1_reg_371 <= invec_2_V_read_int_reg;
                invec_2_V_read_1_reg_371_pp0_iter1_reg <= invec_2_V_read_1_reg_371;
                invec_3_V_read_1_reg_366 <= invec_3_V_read_int_reg;
                invec_3_V_read_1_reg_366_pp0_iter1_reg <= invec_3_V_read_1_reg_366;
                mul_ln1352_1_reg_391 <= mul_ln1352_1_fu_154_p2;
                mul_ln1352_2_reg_416 <= mul_ln1352_2_fu_226_p2;
                mul_ln1352_3_reg_426 <= mul_ln1352_3_fu_242_p2;
                trunc_ln68_1_reg_431 <= trunc_ln68_1_fu_248_p1;
                trunc_ln68_reg_421 <= trunc_ln68_fu_232_p1;
                trunc_ln700_reg_411 <= trunc_ln700_fu_217_p1;
                w0vec_0_V_read_1_reg_361 <= w0vec_0_V_read_int_reg;
                w0vec_0_V_read_1_reg_361_pp0_iter1_reg <= w0vec_0_V_read_1_reg_361;
                w0vec_2_V_read_1_reg_356 <= w0vec_2_V_read_int_reg;
                w0vec_3_V_read_1_reg_351 <= w0vec_3_V_read_int_reg;
                w1vec_0_V_read_1_reg_346 <= w1vec_0_V_read_int_reg;
                w1vec_0_V_read_1_reg_346_pp0_iter1_reg <= w1vec_0_V_read_1_reg_346;
                w1vec_2_V_read_1_reg_341 <= w1vec_2_V_read_int_reg;
                w1vec_3_V_read_1_reg_336 <= w1vec_3_V_read_int_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= trunc_ln647_fu_282_p1;
                ap_return_1_int_reg <= add_ln78_fu_308_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                invec_0_V_read_int_reg <= invec_0_V_read;
                invec_1_V_read_int_reg <= invec_1_V_read;
                invec_2_V_read_int_reg <= invec_2_V_read;
                invec_3_V_read_int_reg <= invec_3_V_read;
                w0vec_0_V_read_int_reg <= w0vec_0_V_read;
                w0vec_1_V_read_int_reg <= w0vec_1_V_read;
                w0vec_2_V_read_int_reg <= w0vec_2_V_read;
                w0vec_3_V_read_int_reg <= w0vec_3_V_read;
                w1vec_0_V_read_int_reg <= w1vec_0_V_read;
                w1vec_1_V_read_int_reg <= w1vec_1_V_read;
                w1vec_2_V_read_int_reg <= w1vec_2_V_read;
                w1vec_3_V_read_int_reg <= w1vec_3_V_read;
            end if;
        end if;
    end process;
    add_ln647_1_fu_277_p2 <= std_logic_vector(unsigned(add_ln647_fu_273_p2) + unsigned(trunc_ln700_reg_411));
    add_ln647_fu_273_p2 <= std_logic_vector(unsigned(trunc_ln68_reg_421) + unsigned(trunc_ln68_1_reg_431));
    add_ln68_1_fu_142_p2 <= std_logic_vector(signed(sext_ln68_2_fu_134_p1) + signed(sext_ln68_3_fu_138_p1));
    add_ln68_2_fu_174_p2 <= std_logic_vector(signed(sext_ln68_4_fu_167_p1) + signed(sext_ln68_5_fu_171_p1));
    add_ln68_3_fu_194_p2 <= std_logic_vector(signed(sext_ln68_7_fu_187_p1) + signed(sext_ln68_8_fu_191_p1));
    add_ln700_1_fu_261_p2 <= std_logic_vector(signed(sext_ln700_fu_252_p1) + signed(sext_ln68_9_fu_258_p1));
    add_ln700_2_fu_267_p2 <= std_logic_vector(unsigned(add_ln700_1_fu_261_p2) + unsigned(sext_ln68_6_fu_255_p1));
    add_ln78_fu_308_p2 <= std_logic_vector(unsigned(p_Result_s_fu_286_p4) + unsigned(zext_ln78_fu_304_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(trunc_ln647_fu_282_p1, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= trunc_ln647_fu_282_p1;
        end if; 
    end process;


    ap_return_1_assign_proc : process(add_ln78_fu_308_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= add_ln78_fu_308_p2;
        end if; 
    end process;

    grp_fu_326_p2 <= grp_fu_326_p20(4 - 1 downto 0);
    grp_fu_326_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invec_0_V_read_1_reg_381_pp0_iter1_reg),27));
    mul_ln1352_1_fu_154_p0 <= add_ln68_1_reg_386;
    mul_ln1352_1_fu_154_p1 <= mul_ln1352_1_fu_154_p10(4 - 1 downto 0);
    mul_ln1352_1_fu_154_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invec_1_V_read_1_reg_376),27));
    mul_ln1352_1_fu_154_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1352_1_fu_154_p0) * signed('0' &mul_ln1352_1_fu_154_p1))), 27));
    mul_ln1352_2_fu_226_p0 <= add_ln68_2_reg_396;
    mul_ln1352_2_fu_226_p1 <= mul_ln1352_2_fu_226_p10(4 - 1 downto 0);
    mul_ln1352_2_fu_226_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invec_2_V_read_1_reg_371_pp0_iter1_reg),27));
    mul_ln1352_2_fu_226_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1352_2_fu_226_p0) * signed('0' &mul_ln1352_2_fu_226_p1))), 27));
    mul_ln1352_3_fu_242_p0 <= add_ln68_3_reg_401;
    mul_ln1352_3_fu_242_p1 <= mul_ln1352_3_fu_242_p10(4 - 1 downto 0);
    mul_ln1352_3_fu_242_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invec_3_V_read_1_reg_366_pp0_iter1_reg),27));
    mul_ln1352_3_fu_242_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1352_3_fu_242_p0) * signed('0' &mul_ln1352_3_fu_242_p1))), 27));
    p_Result_s_fu_286_p4 <= add_ln700_2_fu_267_p2(27 downto 14);
        sext_ln68_2_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln68_1_fu_126_p3),23));

        sext_ln68_3_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w0vec_1_V_read_int_reg),23));

        sext_ln68_4_fu_167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln68_2_fu_160_p3),23));

        sext_ln68_5_fu_171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w0vec_2_V_read_1_reg_356),23));

        sext_ln68_6_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_2_reg_416),28));

        sext_ln68_7_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln68_3_fu_180_p3),23));

        sext_ln68_8_fu_191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w0vec_3_V_read_1_reg_351),23));

        sext_ln68_9_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln1352_3_reg_426),28));

        sext_ln700_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln700_reg_406),28));

    shl_ln68_1_fu_126_p3 <= (w1vec_1_V_read_int_reg & ap_const_lv14_0);
    shl_ln68_2_fu_160_p3 <= (w1vec_2_V_read_1_reg_341 & ap_const_lv14_0);
    shl_ln68_3_fu_180_p3 <= (w1vec_3_V_read_1_reg_336 & ap_const_lv14_0);
    shl_ln_fu_200_p3 <= (w1vec_0_V_read_1_reg_346_pp0_iter1_reg & ap_const_lv14_0);
    tmp_fu_296_p3 <= add_ln647_1_fu_277_p2(13 downto 13);
    trunc_ln647_fu_282_p1 <= add_ln700_2_fu_267_p2(14 - 1 downto 0);
    trunc_ln68_1_fu_248_p1 <= mul_ln1352_3_fu_242_p2(14 - 1 downto 0);
    trunc_ln68_fu_232_p1 <= mul_ln1352_2_fu_226_p2(14 - 1 downto 0);
    trunc_ln700_fu_217_p1 <= grp_fu_326_p4(14 - 1 downto 0);
    zext_ln78_fu_304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_296_p3),14));
end behav;
