// Seed: 1368922897
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5
);
  always @(*) begin : LABEL_0
    begin : LABEL_1
      id_2 <= id_0;
    end
  end
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wire id_6,
    input tri id_7,
    output supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    output logic id_14
);
  wire [-1 : -1] id_16;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_14,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_2 = 0;
  always @(1 or posedge (id_4)) begin : LABEL_0
    id_14 = id_3;
  end
endmodule
