

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_0_0_s'
================================================================
* Date:           Thu May 27 10:19:06 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.889 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44| 0.147 us | 0.147 us |   44|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          1|          1|    20|    yes   |
        |- Loop 2  |       20|       20|         2|          1|          1|    20|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_264 = alloca float"   --->   Operation 9 'alloca' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_265 = alloca float"   --->   Operation 10 'alloca' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_266 = alloca float"   --->   Operation 11 'alloca' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_267 = alloca float"   --->   Operation 12 'alloca' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_268 = alloca float"   --->   Operation 13 'alloca' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_269 = alloca float"   --->   Operation 14 'alloca' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_270 = alloca float"   --->   Operation 15 'alloca' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_271 = alloca float"   --->   Operation 16 'alloca' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_272 = alloca float"   --->   Operation 17 'alloca' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_273 = alloca float"   --->   Operation 18 'alloca' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_274 = alloca float"   --->   Operation 19 'alloca' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_275 = alloca float"   --->   Operation 20 'alloca' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_276 = alloca float"   --->   Operation 21 'alloca' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_277 = alloca float"   --->   Operation 22 'alloca' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_278 = alloca float"   --->   Operation 23 'alloca' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_279 = alloca float"   --->   Operation 24 'alloca' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_280 = alloca float"   --->   Operation 25 'alloca' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_281 = alloca float"   --->   Operation 26 'alloca' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_282 = alloca float"   --->   Operation 27 'alloca' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i5 [ 0, %0 ], [ %c2_V, %hls_label_519_end ]"   --->   Operation 31 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.63ns)   --->   "%icmp_ln899 = icmp eq i5 %p_02_0_i, -12" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 32 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 34 'add' 'c2_V' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %"U_drain_IO_L1_out_intra_trans<0, 0>.exit.preheader", label %hls_label_519_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "switch i5 %p_02_0_i, label %branch19 [
    i5 0, label %hls_label_519_begin.hls_label_519_end_crit_edge
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 36 'switch' <Predicate = (!icmp_ln899)> <Delay = 0.61>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 37 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 18)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 38 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 39 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 40 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 15)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 41 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 42 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 13)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 43 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 44 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 11)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 45 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 46 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 9)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 47 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 48 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 49 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 6)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 50 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 5)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 51 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 4)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 52 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 3)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 53 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 54 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 55 'br' <Predicate = (!icmp_ln899 & p_02_0_i == 0)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_519_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 56 'br' <Predicate = (!icmp_ln899 & p_02_0_i != 0 & p_02_0_i != 1 & p_02_0_i != 2 & p_02_0_i != 3 & p_02_0_i != 4 & p_02_0_i != 5 & p_02_0_i != 6 & p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str90)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 57 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 58 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%tmp_285 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 59 'read' 'tmp_285' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_281" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 60 'store' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_280" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 61 'store' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_279" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 62 'store' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_278" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 63 'store' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_277" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 64 'store' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_276" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 65 'store' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_275" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 66 'store' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_274" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 67 'store' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_273" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 68 'store' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_272" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 69 'store' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_271" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 70 'store' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_270" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 71 'store' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_269" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 72 'store' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_268" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 73 'store' <Predicate = (p_02_0_i == 5)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_267" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 74 'store' <Predicate = (p_02_0_i == 4)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_266" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 75 'store' <Predicate = (p_02_0_i == 3)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_265" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 76 'store' <Predicate = (p_02_0_i == 2)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_264" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 77 'store' <Predicate = (p_02_0_i == 1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 78 'store' <Predicate = (p_02_0_i == 0)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "store float %tmp_285, float* %tmp_282" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 79 'store' <Predicate = (p_02_0_i == 31) | (p_02_0_i == 30) | (p_02_0_i == 29) | (p_02_0_i == 28) | (p_02_0_i == 27) | (p_02_0_i == 26) | (p_02_0_i == 25) | (p_02_0_i == 24) | (p_02_0_i == 23) | (p_02_0_i == 22) | (p_02_0_i == 21) | (p_02_0_i == 20) | (p_02_0_i == 19)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%empty_1055 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str90, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 80 'specregionend' 'empty_1055' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 81 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 82 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<0, 0>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.63>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%c3_0_i = phi i5 [ %c3, %hls_label_520 ], [ 0, %"U_drain_IO_L1_out_intra_trans<0, 0>.exit.preheader" ]"   --->   Operation 83 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln637 = icmp eq i5 %c3_0_i, -12" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 84 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%empty_1056 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 85 'speclooptripcount' 'empty_1056' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.34ns)   --->   "%c3 = add i5 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 86 'add' 'c3' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<0, 0>.exit", label %hls_label_520" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.88>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%local_U_0_0_01_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 88 'load' 'local_U_0_0_01_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_264_load = load float* %tmp_264" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 89 'load' 'tmp_264_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_265_load = load float* %tmp_265" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 90 'load' 'tmp_265_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_266_load = load float* %tmp_266" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 91 'load' 'tmp_266_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_267_load = load float* %tmp_267" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 92 'load' 'tmp_267_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_268_load = load float* %tmp_268" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 93 'load' 'tmp_268_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_269_load = load float* %tmp_269" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 94 'load' 'tmp_269_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_270_load = load float* %tmp_270" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 95 'load' 'tmp_270_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_271_load = load float* %tmp_271" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 96 'load' 'tmp_271_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_272_load = load float* %tmp_272" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 97 'load' 'tmp_272_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_273_load = load float* %tmp_273" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 98 'load' 'tmp_273_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_274_load = load float* %tmp_274" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 99 'load' 'tmp_274_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_275_load = load float* %tmp_275" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 100 'load' 'tmp_275_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_276_load = load float* %tmp_276" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 101 'load' 'tmp_276_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_277_load = load float* %tmp_277" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 102 'load' 'tmp_277_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_278_load = load float* %tmp_278" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 103 'load' 'tmp_278_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_279_load = load float* %tmp_279" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 104 'load' 'tmp_279_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_280_load = load float* %tmp_280" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 105 'load' 'tmp_280_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_281_load = load float* %tmp_281" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 106 'load' 'tmp_281_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_282_load = load float* %tmp_282" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 107 'load' 'tmp_282_load' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str89)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 108 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 109 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.67ns)   --->   "%fifo_data = call float @_ssdm_op_Mux.ap_auto.20float.i5(float %local_U_0_0_01_load, float %tmp_264_load, float %tmp_265_load, float %tmp_266_load, float %tmp_267_load, float %tmp_268_load, float %tmp_269_load, float %tmp_270_load, float %tmp_271_load, float %tmp_272_load, float %tmp_273_load, float %tmp_274_load, float %tmp_275_load, float %tmp_276_load, float %tmp_277_load, float %tmp_278_load, float %tmp_279_load, float %tmp_280_load, float %tmp_281_load, float %tmp_282_load, i5 %c3_0_i)" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 110 'mux' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 111 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_1057 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str89, i32 %tmp_10)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 112 'specregionend' 'empty_1057' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<0, 0>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 113 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 114 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682) [27]  (0.603 ns)

 <State 2>: 0.637ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682) [27]  (0 ns)
	'icmp' operation ('icmp_ln899', src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682) [28]  (0.637 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_U_drain_local_in_V' (src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682) [35]  (1.22 ns)
	'store' operation ('store_ln592', src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682) of variable 'tmp', src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682 on local variable 'tmp' [74]  (0 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c3') with incoming values : ('c3', src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686) [103]  (0.603 ns)

 <State 5>: 0.637ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686) [103]  (0 ns)
	'icmp' operation ('icmp_ln637', src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686) [104]  (0.637 ns)

 <State 6>: 1.89ns
The critical path consists of the following:
	'load' operation ('local_U_0_0_01_load', src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686) on local variable 'tmp' [109]  (0 ns)
	'mux' operation ('fifo_data', src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686) [131]  (0.673 ns)
	fifo write on port 'fifo_U_drain_out_V' (src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686) [132]  (1.22 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
