// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32dEe.h"
#include "matmul_hw_fmul_32eOg.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U1;
    matmul_hw_fadd_32dEe<1,5,32,32,32>* matmul_hw_fadd_32dEe_U2;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U3;
    matmul_hw_fmul_32eOg<1,4,32,32,32>* matmul_hw_fmul_32eOg_U4;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_392;
    sc_signal< sc_lv<5> > i_reg_403;
    sc_signal< sc_lv<5> > j_reg_414;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<32> > grp_fu_430_p2;
    sc_signal< sc_lv<32> > reg_506;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_790;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_512_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_790;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_790;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_518_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_794;
    sc_signal< sc_lv<5> > j_mid2_fu_536_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter2_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter3_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter4_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter5_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter6_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter7_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter8_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter9_j_mid2_reg_799;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter10_j_mid2_reg_799;
    sc_signal< sc_lv<5> > tmp_mid2_v_fu_544_p3;
    sc_signal< sc_lv<5> > tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_811;
    sc_signal< sc_lv<8> > tmp_fu_552_p3;
    sc_signal< sc_lv<8> > tmp_reg_817;
    sc_signal< sc_lv<7> > tmp_2_cast3_fu_641_p1;
    sc_signal< sc_lv<7> > tmp_2_cast3_reg_898;
    sc_signal< sc_lv<32> > grp_fu_434_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_933;
    sc_signal< sc_lv<32> > grp_fu_440_p2;
    sc_signal< sc_lv<32> > tmp_6_8_reg_938;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_938;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_938;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_8_reg_938;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_8_reg_938;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_8_reg_938;
    sc_signal< sc_lv<32> > tmp_6_1_reg_963;
    sc_signal< sc_lv<32> > tmp_6_9_reg_968;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_968;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_968;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_9_reg_968;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_9_reg_968;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_9_reg_968;
    sc_signal< sc_lv<32> > tmp_6_2_reg_993;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_2_reg_993;
    sc_signal< sc_lv<32> > tmp_6_s_reg_998;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_998;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_998;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_s_reg_998;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_s_reg_998;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_s_reg_998;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_s_reg_998;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<32> > tmp_6_3_reg_1023;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_3_reg_1023;
    sc_signal< sc_lv<32> > tmp_6_10_reg_1038;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1038;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1038;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_10_reg_1038;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_10_reg_1038;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_10_reg_1038;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_10_reg_1038;
    sc_signal< sc_lv<5> > j_1_fu_760_p2;
    sc_signal< sc_lv<5> > j_1_reg_1053;
    sc_signal< sc_lv<32> > tmp_6_4_reg_1058;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_4_reg_1058;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_4_reg_1058;
    sc_signal< sc_lv<32> > tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_11_reg_1073;
    sc_signal< sc_lv<32> > grp_fu_425_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1088;
    sc_signal< sc_lv<32> > tmp_6_5_reg_1093;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_5_reg_1093;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_5_reg_1093;
    sc_signal< sc_lv<32> > tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_12_reg_1098;
    sc_signal< sc_lv<32> > tmp_6_6_reg_1103;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_6_reg_1103;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_6_reg_1103;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_6_reg_1103;
    sc_signal< sc_lv<32> > tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_6_13_reg_1108;
    sc_signal< sc_lv<32> > tmp_6_7_reg_1113;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_7_reg_1113;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_7_reg_1113;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_7_reg_1113;
    sc_signal< sc_lv<32> > tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter5_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter6_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter7_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter8_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter9_tmp_6_14_reg_1118;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1123;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1128;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_1_3_reg_1133;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_1_4_reg_1138;
    sc_signal< sc_lv<32> > tmp_1_5_reg_1143;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_1_6_reg_1148;
    sc_signal< sc_lv<32> > tmp_1_7_reg_1153;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_1_8_reg_1158;
    sc_signal< sc_lv<32> > tmp_1_s_reg_1163;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > tmp_1_10_reg_1168;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<32> > tmp_1_11_reg_1173;
    sc_signal< sc_lv<32> > tmp_1_12_reg_1178;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<32> > tmp_1_13_reg_1183;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_396_p4;
    sc_signal< sc_lv<5> > i_phi_fu_407_p4;
    sc_signal< sc_lv<5> > j_phi_fu_418_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_560_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_566_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_577_p3;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_596_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_607_p3;
    sc_signal< sc_lv<64> > tmp_21_fu_617_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_631_p3;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_650_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_661_p3;
    sc_signal< sc_lv<64> > tmp_23_fu_671_p3;
    sc_signal< sc_lv<64> > tmp_14_fu_685_p3;
    sc_signal< sc_lv<64> > tmp_25_cast_fu_700_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_711_p3;
    sc_signal< sc_lv<64> > tmp_25_fu_721_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_735_p3;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_754_p1;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_785_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_425_p0;
    sc_signal< sc_lv<32> > grp_fu_425_p1;
    sc_signal< sc_lv<32> > grp_fu_430_p0;
    sc_signal< sc_lv<32> > grp_fu_430_p1;
    sc_signal< sc_lv<1> > exitcond_fu_530_p2;
    sc_signal< sc_lv<5> > i_1_fu_524_p2;
    sc_signal< sc_lv<8> > tmp_4_fu_572_p2;
    sc_signal< sc_lv<6> > tmp_2_cast_fu_587_p1;
    sc_signal< sc_lv<6> > tmp_20_fu_590_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_602_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_626_p2;
    sc_signal< sc_lv<7> > tmp_22_fu_644_p2;
    sc_signal< sc_lv<8> > tmp_11_fu_656_p2;
    sc_signal< sc_lv<8> > tmp_13_fu_680_p2;
    sc_signal< sc_lv<7> > tmp_24_fu_695_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_706_p2;
    sc_signal< sc_lv<8> > tmp_17_fu_730_p2;
    sc_signal< sc_lv<8> > tmp_2_cast4_fu_745_p1;
    sc_signal< sc_lv<8> > tmp_26_fu_748_p2;
    sc_signal< sc_lv<9> > tmp_19_fu_765_p3;
    sc_signal< sc_lv<10> > tmp_2_cast5_fu_776_p1;
    sc_signal< sc_lv<10> > tmp_20_cast_fu_772_p1;
    sc_signal< sc_lv<10> > tmp_27_fu_779_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state88;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_state88;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<56> ap_const_lv56_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<59> ap_const_lv59_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<59> ap_const_lv59_3;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_70;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state88();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_512_p2();
    void thread_exitcond_fu_530_p2();
    void thread_grp_fu_425_p0();
    void thread_grp_fu_425_p1();
    void thread_grp_fu_430_p0();
    void thread_grp_fu_430_p1();
    void thread_i_1_fu_524_p2();
    void thread_i_phi_fu_407_p4();
    void thread_indvar_flatten_next_fu_518_p2();
    void thread_indvar_flatten_phi_fu_396_p4();
    void thread_j_1_fu_760_p2();
    void thread_j_mid2_fu_536_p3();
    void thread_j_phi_fu_418_p4();
    void thread_tmp_10_fu_631_p3();
    void thread_tmp_11_fu_656_p2();
    void thread_tmp_12_fu_661_p3();
    void thread_tmp_13_fu_680_p2();
    void thread_tmp_14_fu_685_p3();
    void thread_tmp_15_fu_706_p2();
    void thread_tmp_16_fu_711_p3();
    void thread_tmp_17_fu_730_p2();
    void thread_tmp_18_fu_735_p3();
    void thread_tmp_19_fu_765_p3();
    void thread_tmp_20_cast_fu_772_p1();
    void thread_tmp_20_fu_590_p2();
    void thread_tmp_21_cast_fu_596_p1();
    void thread_tmp_21_fu_617_p3();
    void thread_tmp_22_fu_644_p2();
    void thread_tmp_23_cast_fu_650_p1();
    void thread_tmp_23_fu_671_p3();
    void thread_tmp_24_fu_695_p2();
    void thread_tmp_25_cast_fu_700_p1();
    void thread_tmp_25_fu_721_p3();
    void thread_tmp_26_fu_748_p2();
    void thread_tmp_27_cast_fu_754_p1();
    void thread_tmp_27_fu_779_p2();
    void thread_tmp_28_cast_fu_785_p1();
    void thread_tmp_2_cast3_fu_641_p1();
    void thread_tmp_2_cast4_fu_745_p1();
    void thread_tmp_2_cast5_fu_776_p1();
    void thread_tmp_2_cast_fu_587_p1();
    void thread_tmp_2_fu_566_p1();
    void thread_tmp_3_fu_560_p1();
    void thread_tmp_4_fu_572_p2();
    void thread_tmp_5_fu_577_p3();
    void thread_tmp_7_fu_602_p2();
    void thread_tmp_8_fu_607_p3();
    void thread_tmp_9_fu_626_p2();
    void thread_tmp_fu_552_p3();
    void thread_tmp_mid2_v_fu_544_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
