{
  "processor": "Intel 8061",
  "manufacturer": "Intel",
  "year": 1978,
  "schema_version": "1.0",
  "source": "Intel 8061 Automotive Processor datasheet (Ford EEC-IV); Intel Custom Products Division documentation",
  "clock_mhz": 6,
  "instruction_count": 52,
  "notes": "Custom microcontroller designed for Ford Motor Company's EEC-IV engine control system. Based on a modified 8048/8049 architecture with automotive-specific enhancements. Has 16-bit timer, A/D converter interface, and engine control I/O. 2KB internal ROM, 128 bytes RAM. Machine cycle = 15 clock periods. Many instructions operate on 8-bit data with some 16-bit operations for timer values.",
  "instructions": [
    {"mnemonic": "MOV", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to accumulator"},
    {"mnemonic": "MOV", "operands": "Rn, A", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move accumulator to register"},
    {"mnemonic": "MOV", "operands": "A, @Ri", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Move indirect to accumulator"},
    {"mnemonic": "MOV", "operands": "@Ri, A", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Move accumulator to indirect"},
    {"mnemonic": "MOV", "operands": "A, #data", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to accumulator"},
    {"mnemonic": "MOV", "operands": "Rn, #data", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to register"},
    {"mnemonic": "XCH", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange accumulator with register"},
    {"mnemonic": "ADD", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C AC", "notes": "Add register to accumulator"},
    {"mnemonic": "ADD", "operands": "A, #data", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C AC", "notes": "Add immediate"},
    {"mnemonic": "ADDC", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C AC", "notes": "Add with carry"},
    {"mnemonic": "SUB", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C AC", "notes": "Subtract (8061-specific, not in standard MCS-48)"},
    {"mnemonic": "SUBC", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C AC", "notes": "Subtract with carry/borrow"},
    {"mnemonic": "ANL", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND logical"},
    {"mnemonic": "ORL", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR logical"},
    {"mnemonic": "XRL", "operands": "A, Rn", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "XOR logical"},
    {"mnemonic": "INC", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Increment accumulator"},
    {"mnemonic": "DEC", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Decrement accumulator"},
    {"mnemonic": "CLR", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Clear accumulator"},
    {"mnemonic": "CPL", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Complement accumulator"},
    {"mnemonic": "RL", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "none", "notes": "Rotate left"},
    {"mnemonic": "RLC", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate left through carry"},
    {"mnemonic": "RR", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "none", "notes": "Rotate right"},
    {"mnemonic": "RRC", "operands": "A", "bytes": 1, "cycles": 1, "category": "bit", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate right through carry"},
    {"mnemonic": "SWAP", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Swap nibbles"},
    {"mnemonic": "DA", "operands": "A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Decimal adjust accumulator"},
    {"mnemonic": "JMP", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JC", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JNC", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if not carry"},
    {"mnemonic": "JZ", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "DJNZ", "operands": "Rn, addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Decrement and jump if not zero"},
    {"mnemonic": "CALL", "operands": "addr", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "RET", "operands": "", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return"},
    {"mnemonic": "IN", "operands": "A, Pp", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUTL", "operands": "Pp, A", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "READ_ADC", "operands": "", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read A/D converter result (8061-specific)"},
    {"mnemonic": "START_ADC", "operands": "", "bytes": 1, "cycles": 1, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Start A/D conversion (8061-specific)"},
    {"mnemonic": "READ_TIMER", "operands": "", "bytes": 1, "cycles": 1, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Read 16-bit timer value (8061-specific)"},
    {"mnemonic": "WRITE_TIMER", "operands": "", "bytes": 1, "cycles": 1, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Write timer compare value (8061-specific)"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
