# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ec67/hdl" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/02c8/hdl/verilog" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/1313/hdl" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/e2dd/hdl/verilog" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/DC.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/EXE.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/MEM.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/MUX16.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/MUX2.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/MUX8.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/PCC.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/REG_HE.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/WB.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/_MUX16.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/_MUX8.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/pipe_control.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/CPU.v" \
"../../../../RISCVCPU.srcs/sources_1/imports/new/mem_control.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_CPU_0_0/sim/TOP_CPU_0_0.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_mem_control_0_0/sim/TOP_mem_control_0_0.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_blk_mem_gen_1_0/sim/TOP_blk_mem_gen_1_0.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_processing_system7_0_0/sim/TOP_processing_system7_0_0.v" \

sv xil_defaultlib  --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ec67/hdl" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/02c8/hdl/verilog" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/1313/hdl" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/e2dd/hdl/verilog" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_5/sim/bd_ab6f_s00a2s_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_11/sim/bd_ab6f_m00s2a_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_12/sim/bd_ab6f_m00e_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_6/sim/bd_ab6f_sarn_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_7/sim/bd_ab6f_srn_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_8/sim/bd_ab6f_sawn_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_9/sim/bd_ab6f_swn_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_10/sim/bd_ab6f_sbn_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_2/sim/bd_ab6f_s00mmu_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_3/sim/bd_ab6f_s00tr_0.sv" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_4/sim/bd_ab6f_s00sic_0.sv" \

verilog xil_defaultlib  --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/ec67/hdl" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/02c8/hdl/verilog" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/1313/hdl" --include "../../../../RISCVCPU.srcs/sources_1/bd/TOP/ipshared/e2dd/hdl/verilog" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_0/sim/bd_ab6f_one_0.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/sim/bd_ab6f.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/sim/TOP_axi_smc_0.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/ip/TOP_blk_mem_gen_0_1/sim/TOP_blk_mem_gen_0_1.v" \
"../../../../RISCVCPU.ip_user_files/bd/TOP/sim/TOP.v" \
"../../../../RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v" \
"../../../../RISCVCPU.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
