Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr  8 13:01:06 2020
| Host         : Anastacio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx
| Design       : fir8_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.173        0.000                      0                  420        0.138        0.000                      0                  420        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.173        0.000                      0                  221        0.138        0.000                      0                  221        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk                  7.830        0.000                      0                    1        0.280        0.000                      0                    1  
clk            virtual_clock        0.187        0.000                      0                   30        2.919        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.613        0.000                      0                  168        0.735        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 5.772ns (59.235%)  route 3.972ns (40.765%))
  Logic Levels:           16  (CARRY4=11 LUT2=4 LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.633     4.639    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.456     5.095 r  fir_filter_i4/r_coeff_reg[4][3]_rep/Q
                         net (fo=84, routed)          0.953     6.048    fir_filter_i4/r_coeff_reg[4][3]_rep_n_0
    SLICE_X3Y14          LUT3 (Prop_lut3_I1_O)        0.124     6.172 r  fir_filter_i4/i___17_i_3__1/O
                         net (fo=1, routed)           0.000     6.172    fir_filter_i4/i___17_i_3__1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.573 r  fir_filter_i4/RESIZE0_inferred__6/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.573    fir_filter_i4/RESIZE0_inferred__6/i___17_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.687 r  fir_filter_i4/RESIZE0_inferred__6/i___18/CO[3]
                         net (fo=1, routed)           0.000     6.687    fir_filter_i4/RESIZE0_inferred__6/i___18_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.021 r  fir_filter_i4/RESIZE0_inferred__6/i___19/O[1]
                         net (fo=2, routed)           0.922     7.942    fir_filter_i4/RESIZE0_inferred__6/i___19_n_6
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.303     8.245 r  fir_filter_i4/i___31_i_3__2/O
                         net (fo=1, routed)           0.000     8.245    fir_filter_i4/i___31_i_3__2_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.795 r  fir_filter_i4/RESIZE0_inferred__6/i___31/CO[3]
                         net (fo=1, routed)           0.000     8.795    fir_filter_i4/RESIZE0_inferred__6/i___31_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.129 r  fir_filter_i4/RESIZE0_inferred__6/i___32/O[1]
                         net (fo=1, routed)           0.667     9.797    fir_filter_i4/RESIZE0_inferred__6/i___32_n_6
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.303    10.100 r  fir_filter_i4/i___23_i_3__2/O
                         net (fo=1, routed)           0.000    10.100    fir_filter_i4/i___23_i_3__2_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.633 r  fir_filter_i4/RESIZE0_inferred__8/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.633    fir_filter_i4/RESIZE0_inferred__8/i___23_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.750 r  fir_filter_i4/RESIZE0_inferred__8/i___24/CO[3]
                         net (fo=1, routed)           0.000    10.750    fir_filter_i4/RESIZE0_inferred__8/i___24_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.073 r  fir_filter_i4/RESIZE0_inferred__8/i___25/O[1]
                         net (fo=1, routed)           0.621    11.694    fir_filter_i4/RESIZE0_inferred__8/i___25_n_6
    SLICE_X12Y19         LUT2 (Prop_lut2_I1_O)        0.306    12.000 r  fir_filter_i4/i___26_i_3__0/O
                         net (fo=1, routed)           0.000    12.000    fir_filter_i4/i___26_i_3__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.643 r  fir_filter_i4/RESIZE0_inferred__12/i___26/O[3]
                         net (fo=2, routed)           0.809    13.452    fir_filter_i4/RESIZE0_inferred__12/i___26_n_4
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.307    13.759 r  fir_filter_i4/r_add_st2__27_i_2/O
                         net (fo=1, routed)           0.000    13.759    fir_filter_i4/r_add_st2__27_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.160 r  fir_filter_i4/r_add_st2__27/CO[3]
                         net (fo=1, routed)           0.000    14.160    fir_filter_i4/r_add_st2__27_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.383 r  fir_filter_i4/r_add_st2__28/O[0]
                         net (fo=1, routed)           0.000    14.383    fir_filter_i4/p_0_in[15]
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.208    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
                         clock pessimism              0.322    14.530    
                         clock uncertainty           -0.035    14.495    
    SLICE_X11Y16         FDCE (Setup_fdce_C_D)        0.062    14.557    fir_filter_i4/o_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 5.799ns (60.280%)  route 3.821ns (39.720%))
  Logic Levels:           15  (CARRY4=10 LUT2=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.518     5.161 r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/Q
                         net (fo=70, routed)          1.105     6.266    fir_filter_i4/r_coeff_reg[4][3]_rep__1_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  fir_filter_i4/RESIZE0__17_i_6/O
                         net (fo=1, routed)           0.000     6.390    fir_filter_i4/RESIZE0__17_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.903 r  fir_filter_i4/RESIZE0__17/CO[3]
                         net (fo=1, routed)           0.000     6.903    fir_filter_i4/RESIZE0__17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.226 r  fir_filter_i4/RESIZE0__18/O[1]
                         net (fo=2, routed)           0.590     7.816    fir_filter_i4/RESIZE0__18_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     8.122 r  fir_filter_i4/RESIZE0__30_i_3/O
                         net (fo=1, routed)           0.000     8.122    fir_filter_i4/RESIZE0__30_i_3_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.672 r  fir_filter_i4/RESIZE0__30/CO[3]
                         net (fo=1, routed)           0.000     8.672    fir_filter_i4/RESIZE0__30_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.894 r  fir_filter_i4/RESIZE0__31/O[0]
                         net (fo=1, routed)           0.609     9.503    fir_filter_i4/RESIZE0__31_n_7
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.299     9.802 r  fir_filter_i4/i___22_i_4/O
                         net (fo=1, routed)           0.000     9.802    fir_filter_i4/i___22_i_4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.315 r  fir_filter_i4/RESIZE0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.315    fir_filter_i4/RESIZE0_inferred__1/i___22_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  fir_filter_i4/RESIZE0_inferred__1/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.432    fir_filter_i4/RESIZE0_inferred__1/i___23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.755 r  fir_filter_i4/RESIZE0_inferred__1/i___24/O[1]
                         net (fo=1, routed)           0.725    11.480    fir_filter_i4/RESIZE0_inferred__1/i___24_n_6
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.306    11.786 r  fir_filter_i4/i___25_i_3__1/O
                         net (fo=1, routed)           0.000    11.786    fir_filter_i4/i___25_i_3__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.429 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[3]
                         net (fo=1, routed)           0.792    13.221    fir_filter_i4/RESIZE0_inferred__5/i___25_n_4
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.307    13.528 r  fir_filter_i4/r_add_st2__26_i_1/O
                         net (fo=1, routed)           0.000    13.528    fir_filter_i4/r_add_st2__26_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.929 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    13.929    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.263 r  fir_filter_i4/r_add_st2__27/O[1]
                         net (fo=1, routed)           0.000    14.263    fir_filter_i4/p_0_in[12]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.599ns  (logic 5.778ns (60.193%)  route 3.821ns (39.807%))
  Logic Levels:           15  (CARRY4=10 LUT2=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.518     5.161 r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/Q
                         net (fo=70, routed)          1.105     6.266    fir_filter_i4/r_coeff_reg[4][3]_rep__1_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  fir_filter_i4/RESIZE0__17_i_6/O
                         net (fo=1, routed)           0.000     6.390    fir_filter_i4/RESIZE0__17_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.903 r  fir_filter_i4/RESIZE0__17/CO[3]
                         net (fo=1, routed)           0.000     6.903    fir_filter_i4/RESIZE0__17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.226 r  fir_filter_i4/RESIZE0__18/O[1]
                         net (fo=2, routed)           0.590     7.816    fir_filter_i4/RESIZE0__18_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     8.122 r  fir_filter_i4/RESIZE0__30_i_3/O
                         net (fo=1, routed)           0.000     8.122    fir_filter_i4/RESIZE0__30_i_3_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.672 r  fir_filter_i4/RESIZE0__30/CO[3]
                         net (fo=1, routed)           0.000     8.672    fir_filter_i4/RESIZE0__30_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.894 r  fir_filter_i4/RESIZE0__31/O[0]
                         net (fo=1, routed)           0.609     9.503    fir_filter_i4/RESIZE0__31_n_7
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.299     9.802 r  fir_filter_i4/i___22_i_4/O
                         net (fo=1, routed)           0.000     9.802    fir_filter_i4/i___22_i_4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.315 r  fir_filter_i4/RESIZE0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.315    fir_filter_i4/RESIZE0_inferred__1/i___22_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  fir_filter_i4/RESIZE0_inferred__1/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.432    fir_filter_i4/RESIZE0_inferred__1/i___23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.755 r  fir_filter_i4/RESIZE0_inferred__1/i___24/O[1]
                         net (fo=1, routed)           0.725    11.480    fir_filter_i4/RESIZE0_inferred__1/i___24_n_6
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.306    11.786 r  fir_filter_i4/i___25_i_3__1/O
                         net (fo=1, routed)           0.000    11.786    fir_filter_i4/i___25_i_3__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.429 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[3]
                         net (fo=1, routed)           0.792    13.221    fir_filter_i4/RESIZE0_inferred__5/i___25_n_4
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.307    13.528 r  fir_filter_i4/r_add_st2__26_i_1/O
                         net (fo=1, routed)           0.000    13.528    fir_filter_i4/r_add_st2__26_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.929 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    13.929    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.242 r  fir_filter_i4/r_add_st2__27/O[3]
                         net (fo=1, routed)           0.000    14.242    fir_filter_i4/p_0_in[14]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 5.704ns (59.884%)  route 3.821ns (40.116%))
  Logic Levels:           15  (CARRY4=10 LUT2=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.518     5.161 r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/Q
                         net (fo=70, routed)          1.105     6.266    fir_filter_i4/r_coeff_reg[4][3]_rep__1_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  fir_filter_i4/RESIZE0__17_i_6/O
                         net (fo=1, routed)           0.000     6.390    fir_filter_i4/RESIZE0__17_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.903 r  fir_filter_i4/RESIZE0__17/CO[3]
                         net (fo=1, routed)           0.000     6.903    fir_filter_i4/RESIZE0__17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.226 r  fir_filter_i4/RESIZE0__18/O[1]
                         net (fo=2, routed)           0.590     7.816    fir_filter_i4/RESIZE0__18_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     8.122 r  fir_filter_i4/RESIZE0__30_i_3/O
                         net (fo=1, routed)           0.000     8.122    fir_filter_i4/RESIZE0__30_i_3_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.672 r  fir_filter_i4/RESIZE0__30/CO[3]
                         net (fo=1, routed)           0.000     8.672    fir_filter_i4/RESIZE0__30_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.894 r  fir_filter_i4/RESIZE0__31/O[0]
                         net (fo=1, routed)           0.609     9.503    fir_filter_i4/RESIZE0__31_n_7
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.299     9.802 r  fir_filter_i4/i___22_i_4/O
                         net (fo=1, routed)           0.000     9.802    fir_filter_i4/i___22_i_4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.315 r  fir_filter_i4/RESIZE0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.315    fir_filter_i4/RESIZE0_inferred__1/i___22_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  fir_filter_i4/RESIZE0_inferred__1/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.432    fir_filter_i4/RESIZE0_inferred__1/i___23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.755 r  fir_filter_i4/RESIZE0_inferred__1/i___24/O[1]
                         net (fo=1, routed)           0.725    11.480    fir_filter_i4/RESIZE0_inferred__1/i___24_n_6
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.306    11.786 r  fir_filter_i4/i___25_i_3__1/O
                         net (fo=1, routed)           0.000    11.786    fir_filter_i4/i___25_i_3__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.429 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[3]
                         net (fo=1, routed)           0.792    13.221    fir_filter_i4/RESIZE0_inferred__5/i___25_n_4
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.307    13.528 r  fir_filter_i4/r_add_st2__26_i_1/O
                         net (fo=1, routed)           0.000    13.528    fir_filter_i4/r_add_st2__26_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.929 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    13.929    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.168 r  fir_filter_i4/r_add_st2__27/O[2]
                         net (fo=1, routed)           0.000    14.168    fir_filter_i4/p_0_in[13]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 5.688ns (59.816%)  route 3.821ns (40.184%))
  Logic Levels:           15  (CARRY4=10 LUT2=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.518     5.161 r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/Q
                         net (fo=70, routed)          1.105     6.266    fir_filter_i4/r_coeff_reg[4][3]_rep__1_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  fir_filter_i4/RESIZE0__17_i_6/O
                         net (fo=1, routed)           0.000     6.390    fir_filter_i4/RESIZE0__17_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.903 r  fir_filter_i4/RESIZE0__17/CO[3]
                         net (fo=1, routed)           0.000     6.903    fir_filter_i4/RESIZE0__17_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.226 r  fir_filter_i4/RESIZE0__18/O[1]
                         net (fo=2, routed)           0.590     7.816    fir_filter_i4/RESIZE0__18_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.306     8.122 r  fir_filter_i4/RESIZE0__30_i_3/O
                         net (fo=1, routed)           0.000     8.122    fir_filter_i4/RESIZE0__30_i_3_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.672 r  fir_filter_i4/RESIZE0__30/CO[3]
                         net (fo=1, routed)           0.000     8.672    fir_filter_i4/RESIZE0__30_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.894 r  fir_filter_i4/RESIZE0__31/O[0]
                         net (fo=1, routed)           0.609     9.503    fir_filter_i4/RESIZE0__31_n_7
    SLICE_X2Y9           LUT2 (Prop_lut2_I1_O)        0.299     9.802 r  fir_filter_i4/i___22_i_4/O
                         net (fo=1, routed)           0.000     9.802    fir_filter_i4/i___22_i_4_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.315 r  fir_filter_i4/RESIZE0_inferred__1/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.315    fir_filter_i4/RESIZE0_inferred__1/i___22_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  fir_filter_i4/RESIZE0_inferred__1/i___23/CO[3]
                         net (fo=1, routed)           0.000    10.432    fir_filter_i4/RESIZE0_inferred__1/i___23_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.755 r  fir_filter_i4/RESIZE0_inferred__1/i___24/O[1]
                         net (fo=1, routed)           0.725    11.480    fir_filter_i4/RESIZE0_inferred__1/i___24_n_6
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.306    11.786 r  fir_filter_i4/i___25_i_3__1/O
                         net (fo=1, routed)           0.000    11.786    fir_filter_i4/i___25_i_3__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.429 r  fir_filter_i4/RESIZE0_inferred__5/i___25/O[3]
                         net (fo=1, routed)           0.792    13.221    fir_filter_i4/RESIZE0_inferred__5/i___25_n_4
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.307    13.528 r  fir_filter_i4/r_add_st2__26_i_1/O
                         net (fo=1, routed)           0.000    13.528    fir_filter_i4/r_add_st2__26_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.929 r  fir_filter_i4/r_add_st2__26/CO[3]
                         net (fo=1, routed)           0.000    13.929    fir_filter_i4/r_add_st2__26_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.152 r  fir_filter_i4/r_add_st2__27/O[0]
                         net (fo=1, routed)           0.000    14.152    fir_filter_i4/p_0_in[11]
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.322    14.531    
                         clock uncertainty           -0.035    14.496    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.062    14.558    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 5.705ns (60.455%)  route 3.732ns (39.545%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     5.152 f  fir_filter_i4/r_coeff_reg[4][3]/Q
                         net (fo=70, routed)          0.742     5.894    fir_filter_i4/r_coeff_reg[3][3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  fir_filter_i4/i___17_i_5/O
                         net (fo=1, routed)           0.000     6.018    fir_filter_i4/i___17_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.551 r  fir_filter_i4/RESIZE0_inferred__10/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.551    fir_filter_i4/RESIZE0_inferred__10/i___17_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.770 r  fir_filter_i4/RESIZE0_inferred__10/i___18/O[0]
                         net (fo=2, routed)           0.779     7.549    fir_filter_i4/RESIZE0_inferred__10/i___18_n_7
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.295     7.844 r  fir_filter_i4/i___30_i_4__5/O
                         net (fo=1, routed)           0.000     7.844    fir_filter_i4/i___30_i_4__5_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.376 r  fir_filter_i4/RESIZE0_inferred__10/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.376    fir_filter_i4/RESIZE0_inferred__10/i___30_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 r  fir_filter_i4/RESIZE0_inferred__10/i___31/O[1]
                         net (fo=2, routed)           0.607     9.317    fir_filter_i4/RESIZE0_inferred__10/i___31_n_6
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.303     9.620 r  fir_filter_i4/i___22_i_3__3/O
                         net (fo=1, routed)           0.000     9.620    fir_filter_i4/i___22_i_3__3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.153 r  fir_filter_i4/RESIZE0_inferred__11/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.153    fir_filter_i4/RESIZE0_inferred__11/i___22_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.476 r  fir_filter_i4/RESIZE0_inferred__11/i___23/O[1]
                         net (fo=2, routed)           0.752    11.228    fir_filter_i4/RESIZE0_inferred__11/i___23_n_6
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.306    11.534 r  fir_filter_i4/i___24_i_3__4/O
                         net (fo=1, routed)           0.000    11.534    fir_filter_i4/i___24_i_3__4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.177 r  fir_filter_i4/RESIZE0_inferred__12/i___24/O[3]
                         net (fo=2, routed)           0.851    13.029    fir_filter_i4/RESIZE0_inferred__12/i___24_n_4
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.307    13.336 r  fir_filter_i4/r_add_st2__25_i_1/O
                         net (fo=1, routed)           0.000    13.336    fir_filter_i4/r_add_st2__25_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.737 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.737    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.071 r  fir_filter_i4/r_add_st2__26/O[1]
                         net (fo=1, routed)           0.000    14.071    fir_filter_i4/p_0_in[8]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 5.684ns (60.367%)  route 3.732ns (39.633%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     5.152 f  fir_filter_i4/r_coeff_reg[4][3]/Q
                         net (fo=70, routed)          0.742     5.894    fir_filter_i4/r_coeff_reg[3][3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  fir_filter_i4/i___17_i_5/O
                         net (fo=1, routed)           0.000     6.018    fir_filter_i4/i___17_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.551 r  fir_filter_i4/RESIZE0_inferred__10/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.551    fir_filter_i4/RESIZE0_inferred__10/i___17_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.770 r  fir_filter_i4/RESIZE0_inferred__10/i___18/O[0]
                         net (fo=2, routed)           0.779     7.549    fir_filter_i4/RESIZE0_inferred__10/i___18_n_7
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.295     7.844 r  fir_filter_i4/i___30_i_4__5/O
                         net (fo=1, routed)           0.000     7.844    fir_filter_i4/i___30_i_4__5_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.376 r  fir_filter_i4/RESIZE0_inferred__10/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.376    fir_filter_i4/RESIZE0_inferred__10/i___30_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 r  fir_filter_i4/RESIZE0_inferred__10/i___31/O[1]
                         net (fo=2, routed)           0.607     9.317    fir_filter_i4/RESIZE0_inferred__10/i___31_n_6
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.303     9.620 r  fir_filter_i4/i___22_i_3__3/O
                         net (fo=1, routed)           0.000     9.620    fir_filter_i4/i___22_i_3__3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.153 r  fir_filter_i4/RESIZE0_inferred__11/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.153    fir_filter_i4/RESIZE0_inferred__11/i___22_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.476 r  fir_filter_i4/RESIZE0_inferred__11/i___23/O[1]
                         net (fo=2, routed)           0.752    11.228    fir_filter_i4/RESIZE0_inferred__11/i___23_n_6
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.306    11.534 r  fir_filter_i4/i___24_i_3__4/O
                         net (fo=1, routed)           0.000    11.534    fir_filter_i4/i___24_i_3__4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.177 r  fir_filter_i4/RESIZE0_inferred__12/i___24/O[3]
                         net (fo=2, routed)           0.851    13.029    fir_filter_i4/RESIZE0_inferred__12/i___24_n_4
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.307    13.336 r  fir_filter_i4/r_add_st2__25_i_1/O
                         net (fo=1, routed)           0.000    13.336    fir_filter_i4/r_add_st2__25_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.737 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.737    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.050 r  fir_filter_i4/r_add_st2__26/O[3]
                         net (fo=1, routed)           0.000    14.050    fir_filter_i4/p_0_in[10]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[10]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 5.610ns (60.053%)  route 3.732ns (39.947%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     5.152 f  fir_filter_i4/r_coeff_reg[4][3]/Q
                         net (fo=70, routed)          0.742     5.894    fir_filter_i4/r_coeff_reg[3][3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  fir_filter_i4/i___17_i_5/O
                         net (fo=1, routed)           0.000     6.018    fir_filter_i4/i___17_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.551 r  fir_filter_i4/RESIZE0_inferred__10/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.551    fir_filter_i4/RESIZE0_inferred__10/i___17_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.770 r  fir_filter_i4/RESIZE0_inferred__10/i___18/O[0]
                         net (fo=2, routed)           0.779     7.549    fir_filter_i4/RESIZE0_inferred__10/i___18_n_7
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.295     7.844 r  fir_filter_i4/i___30_i_4__5/O
                         net (fo=1, routed)           0.000     7.844    fir_filter_i4/i___30_i_4__5_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.376 r  fir_filter_i4/RESIZE0_inferred__10/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.376    fir_filter_i4/RESIZE0_inferred__10/i___30_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 r  fir_filter_i4/RESIZE0_inferred__10/i___31/O[1]
                         net (fo=2, routed)           0.607     9.317    fir_filter_i4/RESIZE0_inferred__10/i___31_n_6
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.303     9.620 r  fir_filter_i4/i___22_i_3__3/O
                         net (fo=1, routed)           0.000     9.620    fir_filter_i4/i___22_i_3__3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.153 r  fir_filter_i4/RESIZE0_inferred__11/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.153    fir_filter_i4/RESIZE0_inferred__11/i___22_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.476 r  fir_filter_i4/RESIZE0_inferred__11/i___23/O[1]
                         net (fo=2, routed)           0.752    11.228    fir_filter_i4/RESIZE0_inferred__11/i___23_n_6
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.306    11.534 r  fir_filter_i4/i___24_i_3__4/O
                         net (fo=1, routed)           0.000    11.534    fir_filter_i4/i___24_i_3__4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.177 r  fir_filter_i4/RESIZE0_inferred__12/i___24/O[3]
                         net (fo=2, routed)           0.851    13.029    fir_filter_i4/RESIZE0_inferred__12/i___24_n_4
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.307    13.336 r  fir_filter_i4/r_add_st2__25_i_1/O
                         net (fo=1, routed)           0.000    13.336    fir_filter_i4/r_add_st2__25_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.737 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.737    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.976 r  fir_filter_i4/r_add_st2__26/O[2]
                         net (fo=1, routed)           0.000    13.976    fir_filter_i4/p_0_in[9]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[9]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -13.976    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 5.594ns (59.984%)  route 3.732ns (40.016%))
  Logic Levels:           14  (CARRY4=9 LUT2=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.628     4.634    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y15          FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.518     5.152 f  fir_filter_i4/r_coeff_reg[4][3]/Q
                         net (fo=70, routed)          0.742     5.894    fir_filter_i4/r_coeff_reg[3][3]
    SLICE_X6Y16          LUT2 (Prop_lut2_I1_O)        0.124     6.018 r  fir_filter_i4/i___17_i_5/O
                         net (fo=1, routed)           0.000     6.018    fir_filter_i4/i___17_i_5_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.551 r  fir_filter_i4/RESIZE0_inferred__10/i___17/CO[3]
                         net (fo=1, routed)           0.000     6.551    fir_filter_i4/RESIZE0_inferred__10/i___17_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.770 r  fir_filter_i4/RESIZE0_inferred__10/i___18/O[0]
                         net (fo=2, routed)           0.779     7.549    fir_filter_i4/RESIZE0_inferred__10/i___18_n_7
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.295     7.844 r  fir_filter_i4/i___30_i_4__5/O
                         net (fo=1, routed)           0.000     7.844    fir_filter_i4/i___30_i_4__5_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.376 r  fir_filter_i4/RESIZE0_inferred__10/i___30/CO[3]
                         net (fo=1, routed)           0.000     8.376    fir_filter_i4/RESIZE0_inferred__10/i___30_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 r  fir_filter_i4/RESIZE0_inferred__10/i___31/O[1]
                         net (fo=2, routed)           0.607     9.317    fir_filter_i4/RESIZE0_inferred__10/i___31_n_6
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.303     9.620 r  fir_filter_i4/i___22_i_3__3/O
                         net (fo=1, routed)           0.000     9.620    fir_filter_i4/i___22_i_3__3_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.153 r  fir_filter_i4/RESIZE0_inferred__11/i___22/CO[3]
                         net (fo=1, routed)           0.000    10.153    fir_filter_i4/RESIZE0_inferred__11/i___22_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.476 r  fir_filter_i4/RESIZE0_inferred__11/i___23/O[1]
                         net (fo=2, routed)           0.752    11.228    fir_filter_i4/RESIZE0_inferred__11/i___23_n_6
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.306    11.534 r  fir_filter_i4/i___24_i_3__4/O
                         net (fo=1, routed)           0.000    11.534    fir_filter_i4/i___24_i_3__4_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.177 r  fir_filter_i4/RESIZE0_inferred__12/i___24/O[3]
                         net (fo=2, routed)           0.851    13.029    fir_filter_i4/RESIZE0_inferred__12/i___24_n_4
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.307    13.336 r  fir_filter_i4/r_add_st2__25_i_1/O
                         net (fo=1, routed)           0.000    13.336    fir_filter_i4/r_add_st2__25_i_1_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.737 r  fir_filter_i4/r_add_st2__25/CO[3]
                         net (fo=1, routed)           0.000    13.737    fir_filter_i4/r_add_st2__25_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.960 r  fir_filter_i4/r_add_st2__26/O[0]
                         net (fo=1, routed)           0.000    13.960    fir_filter_i4/p_0_in[7]
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y14         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -13.960    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 5.234ns (57.128%)  route 3.928ns (42.872%))
  Logic Levels:           13  (CARRY4=8 LUT2=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.637     4.643    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDCE (Prop_fdce_C_Q)         0.518     5.161 r  fir_filter_i4/r_coeff_reg[4][3]_rep__1/Q
                         net (fo=70, routed)          1.105     6.266    fir_filter_i4/r_coeff_reg[4][3]_rep__1_n_0
    SLICE_X2Y3           LUT2 (Prop_lut2_I0_O)        0.124     6.390 r  fir_filter_i4/RESIZE0__17_i_6/O
                         net (fo=1, routed)           0.000     6.390    fir_filter_i4/RESIZE0__17_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.998 r  fir_filter_i4/RESIZE0__17/O[3]
                         net (fo=2, routed)           0.705     7.702    fir_filter_i4/RESIZE0__17_n_4
    SLICE_X3Y6           LUT2 (Prop_lut2_I0_O)        0.307     8.009 r  fir_filter_i4/RESIZE0__29_i_1/O
                         net (fo=1, routed)           0.000     8.009    fir_filter_i4/RESIZE0__29_i_1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.410 r  fir_filter_i4/RESIZE0__29/CO[3]
                         net (fo=1, routed)           0.000     8.410    fir_filter_i4/RESIZE0__29_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.744 r  fir_filter_i4/RESIZE0__30/O[1]
                         net (fo=1, routed)           0.594     9.338    fir_filter_i4/RESIZE0__30_n_6
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.303     9.641 r  fir_filter_i4/i___21_i_3/O
                         net (fo=1, routed)           0.000     9.641    fir_filter_i4/i___21_i_3_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.219 r  fir_filter_i4/RESIZE0_inferred__1/i___21/O[2]
                         net (fo=1, routed)           0.734    10.953    fir_filter_i4/RESIZE0_inferred__1/i___21_n_5
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.301    11.254 r  fir_filter_i4/i___22_i_2__1/O
                         net (fo=1, routed)           0.000    11.254    fir_filter_i4/i___22_i_2__1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.634 r  fir_filter_i4/RESIZE0_inferred__5/i___22/CO[3]
                         net (fo=1, routed)           0.000    11.634    fir_filter_i4/RESIZE0_inferred__5/i___22_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.853 r  fir_filter_i4/RESIZE0_inferred__5/i___23/O[0]
                         net (fo=1, routed)           0.791    12.644    fir_filter_i4/RESIZE0_inferred__5/i___23_n_7
    SLICE_X11Y12         LUT2 (Prop_lut2_I1_O)        0.295    12.939 r  fir_filter_i4/r_add_st2__24_i_4/O
                         net (fo=1, routed)           0.000    12.939    fir_filter_i4/r_add_st2__24_i_4_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.471 r  fir_filter_i4/r_add_st2__24/CO[3]
                         net (fo=1, routed)           0.000    13.471    fir_filter_i4/r_add_st2__24_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.805 r  fir_filter_i4/r_add_st2__25/O[1]
                         net (fo=1, routed)           0.000    13.805    fir_filter_i4/p_0_in[4]
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.446    14.210    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
                         clock pessimism              0.322    14.532    
                         clock uncertainty           -0.035    14.497    
    SLICE_X11Y13         FDCE (Setup_fdce_C_D)        0.062    14.559    fir_filter_i4/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                  0.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.303%)  route 0.237ns (62.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.534 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.237     1.771    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.695%)  route 0.229ns (58.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__2/Q
                         net (fo=10, routed)          0.229     1.786    dds_sine_i3/r_nco_reg[31]_rep__2_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.632%)  route 0.230ns (58.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__3/Q
                         net (fo=10, routed)          0.230     1.787    dds_sine_i3/r_nco_reg[31]_rep__3_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sync_reset
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.164ns (7.291%)  route 2.087ns (92.709%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    U16                                               0.000     0.000 r  sync_reset (IN)
                         net (fo=0)                   0.000     0.000    sync_reset
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  sync_reset_IBUF_inst/O
                         net (fo=1, routed)           2.087     2.251    dds_sine_i3/sync_reset_IBUF
    SLICE_X2Y3           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y3           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X2Y3           FDPE (Hold_fdpe_C_D)         0.090     2.064    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.587     1.414    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X7Y17          FDCE                                         r  dds_sine_i3/o_sine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.555 r  dds_sine_i3/o_sine_reg[6]/Q
                         net (fo=1, routed)           0.116     1.671    fir_filter_i4/D[6]
    SLICE_X6Y17          FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.856     1.929    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  fir_filter_i4/p_data_reg[0][6]/C
                         clock pessimism             -0.502     1.427    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.052     1.479    fir_filter_i4/p_data_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.272%)  route 0.296ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.534 r  dds_sine_i3/r_nco_reg[31]_rep/Q
                         net (fo=10, routed)          0.296     1.830    dds_sine_i3/r_nco_reg[31]_rep_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.202%)  route 0.277ns (62.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__4/Q
                         net (fo=2, routed)           0.277     1.834    dds_sine_i3/r_nco_reg[31]_rep__4_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.980%)  route 0.279ns (63.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.279     1.836    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fir_filter_i4/p_data_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.726%)  route 0.141ns (46.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.587     1.414    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X6Y17          FDCE                                         r  fir_filter_i4/p_data_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.164     1.578 r  fir_filter_i4/p_data_reg[0][7]/Q
                         net (fo=5, routed)           0.141     1.719    fir_filter_i4/p_data_reg[0][7]
    SLICE_X7Y18          FDCE                                         r  fir_filter_i4/p_data_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.855     1.928    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X7Y18          FDCE                                         r  fir_filter_i4/p_data_reg[1][7]/C
                         clock pessimism             -0.501     1.427    
    SLICE_X7Y18          FDCE (Hold_fdce_C_D)         0.070     1.497    fir_filter_i4/p_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dds_sine_i3/r_nco_reg[31]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.214%)  route 0.302ns (64.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.393    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.557 r  dds_sine_i3/r_nco_reg[31]_rep__1/Q
                         net (fo=10, routed)          0.302     1.859    dds_sine_i3/r_nco_reg[31]_rep__1_n_0
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.877     1.951    dds_sine_i3/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dds_sine_i3/lut_addr_reg_3/CLKARDCLK
                         clock pessimism             -0.500     1.450    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.633    dds_sine_i3/lut_addr_reg_3
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    dds_sine_i3/lut_addr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    dds_sine_i3/lut_addr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    dds_sine_i3/lut_addr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    dds_sine_i3/lut_addr_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y12   fir_filter_i4/o_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y14   fir_filter_i4/o_data_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   fir_filter_i4/o_data_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   fir_filter_i4/o_data_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y15   fir_filter_i4/o_data_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y15    fir_filter_i4/r_coeff_reg[4][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    dds_sine_i3/o_sine_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    dds_sine_i3/o_sine_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    dds_sine_i3/o_sine_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    dds_sine_i3/o_sine_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y16    dds_sine_i3/o_sine_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    dds_sine_i3/o_sine_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y16    fir_filter_i4/p_data_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    fir_filter_i4/p_data_reg[0][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y15    fir_filter_i4/r_coeff_reg[4][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    dds_sine_i3/o_sine_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    dds_sine_i3/o_sine_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y16    dds_sine_i3/o_sine_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    dds_sine_i3/o_sine_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y16    fir_filter_i4/p_data_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y16    fir_filter_i4/p_data_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y16    fir_filter_i4/p_data_reg[0][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y15    fir_filter_i4/p_data_reg[2][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y16    fir_filter_i4/p_data_reg[2][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 addr_phase[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        6.459ns  (logic 1.055ns (16.333%)  route 5.404ns (83.667%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V14                                               0.000     0.000 r  addr_phase[1] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  addr_phase_IBUF[1]_inst/O
                         net (fo=1, routed)           5.404     6.335    dds_sine_i3/addr_phase_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     6.459 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     6.459    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.520    14.284    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000    14.284    
                         clock uncertainty           -0.025    14.259    
    SLICE_X0Y2           FDCE (Setup_fdce_C_D)        0.029    14.288    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -6.459    
  -------------------------------------------------------------------
                         slack                                  7.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 addr_phase[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.210ns (9.011%)  route 2.125ns (90.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U14                                               0.000     0.000 r  addr_phase[0] (IN)
                         net (fo=0)                   0.000     0.000    addr_phase[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  addr_phase_IBUF[0]_inst/O
                         net (fo=1, routed)           2.125     2.291    dds_sine_i3/addr_phase_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     2.336 r  dds_sine_i3/r_start_phase[31]_i_1/O
                         net (fo=1, routed)           0.000     2.336    dds_sine_i3/start_phase[31]
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.025     1.965    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     2.056    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.919ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 3.063ns (58.722%)  route 2.153ns (41.278%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/o_data_reg[0]/Q
                         net (fo=1, routed)           2.153     7.180    sine_out_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.607     9.788 r  sine_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.788    sine_out[0]
    U15                                                               r  sine_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 3.063ns (58.780%)  route 2.148ns (41.220%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/o_data_reg[2]/Q
                         net (fo=1, routed)           2.148     7.175    sine_out_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.781 r  sine_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.781    sine_out[2]
    W13                                                               r  sine_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 3.054ns (58.677%)  route 2.150ns (41.323%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.571ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.565     4.571    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y12         FDCE                                         r  fir_filter_i4/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDCE (Prop_fdce_C_Q)         0.456     5.027 r  fir_filter_i4/o_data_reg[1]/Q
                         net (fo=1, routed)           2.150     7.177    sine_out_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     9.775 r  sine_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.775    sine_out[1]
    W14                                                               r  sine_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 3.055ns (58.726%)  route 2.147ns (41.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[3]/Q
                         net (fo=1, routed)           2.147     7.173    sine_out_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.771 r  sine_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.771    sine_out[3]
    W15                                                               r  sine_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 3.070ns (59.119%)  route 2.123ns (40.881%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[4]/Q
                         net (fo=1, routed)           2.123     7.149    sine_out_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     9.763 r  sine_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.763    sine_out[4]
    V15                                                               r  sine_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 3.068ns (59.168%)  route 2.117ns (40.832%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y13         FDCE                                         r  fir_filter_i4/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[6]/Q
                         net (fo=1, routed)           2.117     7.143    sine_out_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.754 r  sine_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.754    sine_out[6]
    W16                                                               r  sine_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 3.058ns (59.037%)  route 2.122ns (40.963%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     4.568    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.456     5.024 r  fir_filter_i4/o_data_reg[14]/Q
                         net (fo=1, routed)           2.122     7.145    sine_out_OBUF[14]
    W18                  OBUF (Prop_obuf_I_O)         2.602     9.747 r  sine_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.747    sine_out[14]
    W18                                                               r  sine_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 3.058ns (59.122%)  route 2.114ns (40.878%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.561     4.567    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y16         FDCE                                         r  fir_filter_i4/o_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.456     5.023 r  fir_filter_i4/o_data_reg[15]/Q
                         net (fo=1, routed)           2.114     7.137    sine_out_OBUF[15]
    V19                  OBUF (Prop_obuf_I_O)         2.602     9.739 r  sine_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.739    sine_out[15]
    V19                                                               r  sine_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 3.065ns (59.467%)  route 2.089ns (40.533%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[8]/Q
                         net (fo=1, routed)           2.089     7.115    sine_out_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.724 r  sine_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.724    sine_out[8]
    V16                                                               r  sine_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 fir_filter_i4/o_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_out[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 3.057ns (59.400%)  route 2.089ns (40.600%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.564     4.570    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y14         FDCE                                         r  fir_filter_i4/o_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456     5.026 r  fir_filter_i4/o_data_reg[7]/Q
                         net (fo=1, routed)           2.089     7.115    sine_out_OBUF[7]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.716 r  sine_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.716    sine_out[7]
    V17                                                               r  sine_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.919ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.248ns (81.348%)  route 0.286ns (18.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.837    lopt_7
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.944 r  sine_in_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.944    sine_in[3]
    P17                                                               r  sine_in[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.252ns (81.584%)  route 0.283ns (18.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y21          FDCE                                         r  dds_sine_i3/o_sine_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.835    lopt_5
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.946 r  sine_in_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.946    sine_in[1]
    R18                                                               r  sine_in[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.928ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.254ns (81.428%)  route 0.286ns (18.572%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.840    lopt_12
    R19                  OBUF (Prop_obuf_I_O)         1.113     2.953 r  sine_in_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.953    sine_in[8]
    R19                                                               r  sine_in[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.930ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[10]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 1.254ns (81.418%)  route 0.286ns (18.582%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.588     1.415    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.556 r  dds_sine_i3/o_sine_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.842    lopt_1
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.955 r  sine_in_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.955    sine_in[10]
    N19                                                               r  sine_in[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.955    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.943ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.613%)  route 0.286ns (18.387%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.585     1.412    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.553 r  dds_sine_i3/o_sine_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.839    lopt_11
    M19                  OBUF (Prop_obuf_I_O)         1.129     2.968 r  sine_in_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.968    sine_in[7]
    M19                                                               r  sine_in[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.948ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.270ns (81.611%)  route 0.286ns (18.389%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.590     1.417    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141     1.558 r  dds_sine_i3/o_sine_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.286     1.844    lopt_3
    K18                  OBUF (Prop_obuf_I_O)         1.129     2.973 r  sine_in_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.973    sine_in[12]
    K18                                                               r  sine_in[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.949ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 1.282ns (81.938%)  route 0.283ns (18.062%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  dds_sine_i3/o_sine_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.833    lopt_10
    L17                  OBUF (Prop_obuf_I_O)         1.141     2.974 r  sine_in_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.974    sine_in[6]
    L17                                                               r  sine_in[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.954ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.288ns (82.006%)  route 0.283ns (17.994%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.582     1.409    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  dds_sine_i3/o_sine_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.550 r  dds_sine_i3/o_sine_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.832    lopt_9
    K17                  OBUF (Prop_obuf_I_O)         1.147     2.979 r  sine_in_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.979    sine_in[5]
    K17                                                               r  sine_in[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.955ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.244ns (79.190%)  route 0.327ns (20.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.583     1.410    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  dds_sine_i3/o_sine_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.551 r  dds_sine_i3/o_sine_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.878    lopt_8
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.980 r  sine_in_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.980    sine_in[4]
    N17                                                               r  sine_in[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.962ns  (arrival time - required time)
  Source:                 dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sine_in[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.248ns (79.244%)  route 0.327ns (20.756%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.586     1.413    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.554 r  dds_sine_i3/o_sine_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.881    lopt_13
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.987 r  sine_in_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.987    sine_in[9]
    P19                                                               r  sine_in[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  2.962    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 1.058ns (10.352%)  route 9.164ns (89.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.493    10.222    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[12]_lopt_replica/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.836    dds_sine_i3/o_sine_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 1.058ns (10.352%)  route 9.164ns (89.648%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.493    10.222    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y33          FDCE                                         f  dds_sine_i3/o_sine_reg[13]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.276    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y33          FDCE                                         r  dds_sine_i3/o_sine_reg[13]_lopt_replica/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X0Y33          FDCE (Recov_fdce_C_CLR)     -0.405    13.836    dds_sine_i3/o_sine_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 1.058ns (10.643%)  route 8.885ns (89.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.214     9.943    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.509    14.273    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[10]_lopt_replica/C
                         clock pessimism              0.000    14.273    
                         clock uncertainty           -0.035    14.238    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    13.833    dds_sine_i3/o_sine_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 1.058ns (10.643%)  route 8.885ns (89.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         5.214     9.943    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y31          FDCE                                         f  dds_sine_i3/o_sine_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.509    14.273    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  dds_sine_i3/o_sine_reg[11]_lopt_replica/C
                         clock pessimism              0.000    14.273    
                         clock uncertainty           -0.035    14.238    
    SLICE_X0Y31          FDCE (Recov_fdce_C_CLR)     -0.405    13.833    dds_sine_i3/o_sine_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 1.058ns (10.962%)  route 8.596ns (89.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         4.924     9.654    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.508    14.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[8]_lopt_replica/C
                         clock pessimism              0.000    14.272    
                         clock uncertainty           -0.035    14.237    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.405    13.832    dds_sine_i3/o_sine_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 1.058ns (10.962%)  route 8.596ns (89.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         4.924     9.654    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y29          FDCE                                         f  dds_sine_i3/o_sine_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.508    14.272    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  dds_sine_i3/o_sine_reg[9]_lopt_replica/C
                         clock pessimism              0.000    14.272    
                         clock uncertainty           -0.035    14.237    
    SLICE_X0Y29          FDCE (Recov_fdce_C_CLR)     -0.405    13.832    dds_sine_i3/o_sine_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.832    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 1.058ns (11.146%)  route 8.436ns (88.854%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         4.765     9.494    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y27          FDCE                                         f  dds_sine_i3/o_sine_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.505    14.269    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  dds_sine_i3/o_sine_reg[7]_lopt_replica/C
                         clock pessimism              0.000    14.269    
                         clock uncertainty           -0.035    14.234    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    13.829    dds_sine_i3/o_sine_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.058ns (11.247%)  route 8.351ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         4.680     9.409    fir_filter_i4/rstb
    SLICE_X11Y15         FDCE                                         f  fir_filter_i4/o_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[11]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X11Y15         FDCE (Recov_fdce_C_CLR)     -0.405    13.769    fir_filter_i4/o_data_reg[11]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.058ns (11.247%)  route 8.351ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         4.680     9.409    fir_filter_i4/rstb
    SLICE_X11Y15         FDCE                                         f  fir_filter_i4/o_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[12]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X11Y15         FDCE (Recov_fdce_C_CLR)     -0.405    13.769    fir_filter_i4/o_data_reg[12]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/o_data_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 1.058ns (11.247%)  route 8.351ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           3.671     4.605    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     4.729 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         4.680     9.409    fir_filter_i4/rstb
    SLICE_X11Y15         FDCE                                         f  fir_filter_i4/o_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.445    14.209    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X11Y15         FDCE                                         r  fir_filter_i4/o_data_reg[13]/C
                         clock pessimism              0.000    14.209    
                         clock uncertainty           -0.035    14.174    
    SLICE_X11Y15         FDCE (Recov_fdce_C_CLR)     -0.405    13.769    fir_filter_i4/o_data_reg[13]
  -------------------------------------------------------------------
                         required time                         13.769    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  4.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_sync_reset_reg/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.208ns (7.898%)  route 2.430ns (92.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.007     2.639    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X2Y3           FDPE                                         f  dds_sine_i3/r_sync_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X2Y3           FDPE                                         r  dds_sine_i3/r_sync_reset_reg/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X2Y3           FDPE (Remov_fdpe_C_PRE)     -0.071     1.903    dds_sine_i3/r_sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.208ns (7.898%)  route 2.430ns (92.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.007     2.639    fir_filter_i4/rstb
    SLICE_X3Y3           FDCE                                         f  fir_filter_i4/p_data_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  fir_filter_i4/p_data_reg[7][2]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X3Y3           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.208ns (7.760%)  route 2.477ns (92.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.054     2.686    fir_filter_i4/rstb
    SLICE_X3Y4           FDCE                                         f  fir_filter_i4/p_data_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  fir_filter_i4/p_data_reg[7][0]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X3Y4           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_start_phase_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.208ns (7.502%)  route 2.570ns (92.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.146     2.778    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X0Y2           FDCE                                         f  dds_sine_i3/r_start_phase_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     1.940    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  dds_sine_i3/r_start_phase_reg[31]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.035     1.975    
    SLICE_X0Y2           FDCE (Remov_fdce_C_CLR)     -0.092     1.883    dds_sine_i3/r_start_phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.208ns (7.369%)  route 2.620ns (92.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.197     2.828    fir_filter_i4/rstb
    SLICE_X3Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][3]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.208ns (7.369%)  route 2.620ns (92.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.197     2.828    fir_filter_i4/rstb
    SLICE_X3Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][4]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_filter_i4/p_data_reg[7][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 0.208ns (7.369%)  route 2.620ns (92.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.197     2.828    fir_filter_i4/rstb
    SLICE_X3Y6           FDCE                                         f  fir_filter_i4/p_data_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.939    fir_filter_i4/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  fir_filter_i4/p_data_reg[7][5]/C
                         clock pessimism              0.000     1.939    
                         clock uncertainty            0.035     1.974    
    SLICE_X3Y6           FDCE (Remov_fdce_C_CLR)     -0.092     1.882    fir_filter_i4/p_data_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__1/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.208ns (7.289%)  route 2.651ns (92.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.228     2.859    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y4           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__1/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__2/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.208ns (7.289%)  route 2.651ns (92.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.228     2.859    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y4           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__2/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 rstb
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dds_sine_i3/r_nco_reg[31]_rep__3/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.208ns (7.289%)  route 2.651ns (92.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  rstb (IN)
                         net (fo=0)                   0.000     0.000    rstb
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  rstb_IBUF_inst/O
                         net (fo=1, routed)           1.423     1.587    fir_filter_i4/rstb_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.632 f  fir_filter_i4/r_start_phase[31]_i_2/O
                         net (fo=168, routed)         1.228     2.859    dds_sine_i3/o_sine_reg[0]_0
    SLICE_X8Y4           FDCE                                         f  dds_sine_i3/r_nco_reg[31]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.836     1.909    dds_sine_i3/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  dds_sine_i3/r_nco_reg[31]_rep__3/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.035     1.944    
    SLICE_X8Y4           FDCE (Remov_fdce_C_CLR)     -0.067     1.877    dds_sine_i3/r_nco_reg[31]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.982    





