#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 15 22:05:42 2021
# Process ID: 127536
# Current directory: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent126032 D:\Vivado\ECE221_FinalProject\Final_Project_VGA_Test\Final_Project_VGA_Test.xpr
# Log file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/vivado.log
# Journal file: D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.xpr
file mkdir D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new
close [ open D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/VGA_Controller.vhd w ]
add_files D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/VGA_Controller.vhd
close [ open D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Clock_Divider.vhd w ]
add_files D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Clock_Divider.vhd
close [ open D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Top_Design.vhd w ]
add_files D:/Vivado/ECE221_FinalProject/Final_Project_VGA_Test/Final_Project_VGA_Test.srcs/sources_1/new/Top_Design.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
