#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Wed Dec  4 23:13:37 2024
# Process ID: 120956
# Current directory: C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent113164 C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.xpr
# Log file: C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/vivado.log
# Journal file: C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject\vivado.jou
# Running On        :SlabPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency     :4500 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :33485 MB
# Swap memory       :5100 MB
# Total Virtual     :38585 MB
# Available Virtual :1508 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.7/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/ELEC 4200/FinalProject/finalproject' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1591.020 ; gain = 406.691
update_compile_order -fileset sources_1
close [ open C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v w ]
add_files C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'DISPLAY_OUT' is not permitted [C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First instruction: 0010000000000010
Second instruction: 0010001000000010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.723 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
ERROR: [VRFC 10-4982] syntax error near '#' [C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v:54]
ERROR: [VRFC 10-8530] module 'cpu_sim' is ignored due to previous errors [C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First instruction: 0010000000000010
Second instruction: 0010001000000010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
First instruction: 0010000000000010
Second instruction: 0010001000000010
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First instruction: 0010000000000010
Second instruction: 0010001000000010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
First instruction: 0010000000000010
Second instruction: 0010001000000010
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../program.mem referenced from process on C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v at line 80 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
First instruction: xxxxxxxxxxxxxxxx
Second instruction: xxxxxxxxxxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
First instruction: 1000000000000000
Second instruction: 0010000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.723 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010000000000000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010000000000000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010000000000000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Fetching pc=         1 instruction: 0010000000000000
Fetching pc=         2 instruction: 0101101111000000
Fetching pc=         3 instruction: 0110000000000000
Fetching pc=         4 instruction: 0000000111100000
Fetching pc=         5 instruction: 1010010000000000
Fetching pc=         6 instruction: 1111111111111111
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.723 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INITIAL - instruction[1] = 0010000000000000
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.723 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INITIAL - instruction[1] = 0010000000000000
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
INITIAL - instruction[1] = 0010000000000000
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: program.mem, while loading at index: 0
WARNING: Data truncated while reading Datafile: program.mem, while loading at index: 1
WARNING: Data truncated while reading Datafile: program.mem, while loading at index: 2
WARNING: Data truncated while reading Datafile: program.mem, while loading at index: 3
WARNING: Data truncated while reading Datafile: program.mem, while loading at index: 4
WARNING: Data truncated while reading Datafile: program.mem, while loading at index: 5
WARNING: Data truncated while reading Datafile: program.mem, while loading at index: 6
INITIAL - instruction[1] = 0000000000000000
First instruction: 0000000000000000
Second instruction: 0000000000000000
Fetching pc=         0 instruction: 0000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0000000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0000000000000000
Source reg: 0000
Fetching pc=         3 instruction: 0000000000000000
Source reg: 0000
Fetching pc=         4 instruction: 0000000000000000
Source reg: 0000
Fetching pc=         5 instruction: 0000000000000000
Source reg: 0000
Fetching pc=         6 instruction: 0001000100010001
Source reg: 0000
Fetching pc=         7 instruction: xxxxxxxxxxxxxxxx
Source reg: 1000
Fetching pc=         8 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         9 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        10 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        11 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        12 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        13 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        14 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        15 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        16 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        17 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        18 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        19 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        20 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        21 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        22 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        23 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        24 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        25 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        26 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        27 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        28 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        29 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        30 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        31 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        32 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        33 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        34 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        35 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        36 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        37 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        38 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        39 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        40 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        41 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        42 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        43 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        44 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        45 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        46 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        47 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        48 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        49 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        50 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        51 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        52 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        53 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        54 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        55 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        56 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        57 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        58 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        59 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        60 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        61 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        62 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        63 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        64 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        65 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        66 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        67 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        68 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        69 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        70 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        71 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        72 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        73 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        74 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        75 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        76 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        77 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        78 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        79 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        80 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        81 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
export_ip_user_files -of_objects  [get_files C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/program.mem] -no_script -reset -force -quiet
remove_files  C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/program.mem
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse C:/Users/walke/Documents/VivadoProjects/FinalProject/machine_code.mem
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim/machine_code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_sim_behav -key {Behavioral:sim_1:Functional:cpu_sim} -tclbatch {cpu_sim.tcl} -view {C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg
source cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INITIAL - instruction[1] = 0010000000000000
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
INITIAL - instruction[1] = 0010000000000000
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INITIAL - instruction[1] = 0010000000000000
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INITIAL - instruction[1] = 0010000000000000
First instruction: 1000000000000000
Second instruction: 0010000000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010000000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0000
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         6 instruction: 1111111111111111
Source reg: 0010
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File C:/Users/walke/Documents/VivadoProjects/FinalProject/program.mem referenced from process on C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v at line 80 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INITIAL - instruction[1] = xxxxxxxxxxxxxxxx
First instruction: xxxxxxxxxxxxxxxx
Second instruction: xxxxxxxxxxxxxxxx
Fetching pc=         0 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         1 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         2 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         3 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         4 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         5 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         6 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         7 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         8 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=         9 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        10 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        11 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        12 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        13 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        14 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        15 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        16 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        17 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        18 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        19 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        20 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        21 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        22 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        23 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        24 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        25 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        26 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        27 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        28 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        29 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        30 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        31 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        32 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        33 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        34 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        35 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        36 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        37 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        38 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        39 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        40 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        41 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        42 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        43 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        44 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        45 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        46 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        47 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        48 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        49 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        50 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        51 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        52 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        53 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        54 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        55 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        56 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        57 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        58 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        59 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        60 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        61 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        62 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        63 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        64 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        65 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        66 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        67 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        68 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        69 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        70 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        71 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        72 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        73 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        74 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        75 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        76 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        77 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        78 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        79 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        80 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
Fetching pc=        81 instruction: xxxxxxxxxxxxxxxx
Source reg: xxxx
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
INITIAL - instruction[1] = 0010010000000000
First instruction: 1000000000000000
Second instruction: 0010010000000000
Fetching pc=         0 instruction: 1000000000000000
Source reg: xxxx
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
Fetching pc=         4 instruction: 0000000111100000
Source reg: 0000
Fetching pc=         5 instruction: 1010010000000000
Source reg: 0000
Fetching pc=         0 instruction: 1000000000000000
Source reg: 0010
Fetching pc=         1 instruction: 0010010000000000
Source reg: 0000
Fetching pc=         2 instruction: 0101101111000000
Source reg: 0010
Fetching pc=         3 instruction: 0110000000000000
Source reg: 1101
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010010000000000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1943.723 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010010000000000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010010000000000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sim_1\new\cpu_sim.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\walke\Documents\VivadoProjects\FinalProject\finalproject\finalproject.srcs\sources_1\new\7seg_decoder.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'cpu_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_7seg_decoder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
First instruction: 1000000000000000
Second instruction: 0010010000000000
save_wave_config {C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/cpu_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 00:09:56 2024...
