Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d2a66a624dd846f99e70494aaa728f18 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fpga_top_tb_behav xil_defaultlib.fpga_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'addr' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'addr' [C:/Users/kccistc/Desktop/FPGA/fft_project/fft_project.srcs/sources_1/imports/source/mul_fac8_2_mod12.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=4.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.cnt_6b
Compiling module xil_defaultlib.cos_cu
Compiling module xil_defaultlib.cos_rom
Compiling module xil_defaultlib.cos_in_gen
Compiling module xil_defaultlib.cnt_5b
Compiling module xil_defaultlib.ctrl_mod0_fac8_0
Compiling module xil_defaultlib.cu_mod0_0
Compiling module xil_defaultlib.shift_reg_default
Compiling module xil_defaultlib.BF2I
Compiling module xil_defaultlib.mul_fac8_0
Compiling module xil_defaultlib.mod0_0
Compiling module xil_defaultlib.cnt_4b_fsm
Compiling module xil_defaultlib.ctrl_mux_shift_reg
Compiling module xil_defaultlib.ctrl_mod0_fac8_1
Compiling module xil_defaultlib.cu_mod0_1
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=10)
Compiling module xil_defaultlib.mux_32_to_16
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=10,REG_DEPT...
Compiling module xil_defaultlib.BF2I(WIDTH=10)
Compiling module xil_defaultlib.mul_fac8_1(MUL_WIDTH=21,DOUT_WID...
Compiling module xil_defaultlib.mod0_1
Compiling module xil_defaultlib.cnt_3b_fsm
Compiling module xil_defaultlib.mux_sel_ctrl_02
Compiling module xil_defaultlib.mul_twf_ctrl
Compiling module xil_defaultlib.cu_mod0_2
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=13,REG_DEPT...
Compiling module xil_defaultlib.mux_32_to_16(DATA_WIDTH=13)
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=13,REG_DEPT...
Compiling module xil_defaultlib.BF2I(WIDTH=13)
Compiling module xil_defaultlib.rom_twf_gen
Compiling module xil_defaultlib.mul_fac8_2(WIDTH=14,DOUT_WIDTH=2...
Compiling module xil_defaultlib.mod0_2
Compiling module xil_defaultlib.mux_sel_cbfp0
Compiling module xil_defaultlib.mag_ctrl_cbfp0
Compiling module xil_defaultlib.min_4s_ctrl_cbfp0
Compiling module xil_defaultlib.min_fin_ctrl_cbfp0
Compiling module xil_defaultlib.bit_shift_ctrl
Compiling module xil_defaultlib.cu_cbfp0
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=23,REG_DEPT...
Compiling module xil_defaultlib.mux_32_to_16(DATA_WIDTH=23)
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=23,REG_DEPT...
Compiling module xil_defaultlib.mag_detect
Compiling module xil_defaultlib.min_2in
Compiling module xil_defaultlib.min_detect_16in_default
Compiling module xil_defaultlib.shift_reg_cbfp_default
Compiling module xil_defaultlib.min_detect_4in
Compiling module xil_defaultlib.bit_shift
Compiling module xil_defaultlib.top_bit_shift_default
Compiling module xil_defaultlib.cbfp0
Compiling module xil_defaultlib.module0
Compiling module xil_defaultlib.cnt_2b
Compiling module xil_defaultlib.ctrl_mod1_fac8_0
Compiling module xil_defaultlib.cu_mod1_0
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=11,REG_DEPT...
Compiling module xil_defaultlib.BF2I(WIDTH=11)
Compiling module xil_defaultlib.mul_fac8_0(WIDTH=12)
Compiling module xil_defaultlib.mod1_0
Compiling module xil_defaultlib.cnt_1b_fsm
Compiling module xil_defaultlib.ctrl_mod1_fac8_1
Compiling module xil_defaultlib.cu_mod1_1
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=12,REG_DEPT...
Compiling module xil_defaultlib.mux_32_to_16(DATA_WIDTH=12)
Compiling module xil_defaultlib.shift_reg16_mod11(DATA_WIDTH=12)
Compiling module xil_defaultlib.BF2I(WIDTH=12)
Compiling module xil_defaultlib.mul_fac8_1_mod11(MUL_WIDTH=23,DO...
Compiling module xil_defaultlib.mod1_1
Compiling module xil_defaultlib.addr_gen
Compiling module xil_defaultlib.cu_mod1_2
Compiling module xil_defaultlib.BF2I_8bundle
Compiling module xil_defaultlib.twf_rom_mod12
Compiling module xil_defaultlib.mul_fac8_2_mod12_default
Compiling module xil_defaultlib.mod1_2
Compiling module xil_defaultlib.cu_cbfp1
Compiling module xil_defaultlib.shift_reg(DATA_WIDTH=25,NUM_IN_O...
Compiling module xil_defaultlib.mag_detect_cbfp1
Compiling module xil_defaultlib.min_8in_cbfp1_default
Compiling module xil_defaultlib.min_detect_cbfp1
Compiling module xil_defaultlib.bit_shift_cbfp1
Compiling module xil_defaultlib.top_bit_shift_cbfp1_default
Compiling module xil_defaultlib.cbfp1
Compiling module xil_defaultlib.module1
Compiling module xil_defaultlib.fac8_0_mod20
Compiling module xil_defaultlib.BF2I_4bundle(WIDTH=12)
Compiling module xil_defaultlib.mod2_0
Compiling module xil_defaultlib.BF2I_2bundle
Compiling module xil_defaultlib.fac8_1_mj
Compiling module xil_defaultlib.fac8_1_181j
Compiling module xil_defaultlib.fac8_1_m181j
Compiling module xil_defaultlib.mod2_1
Compiling module xil_defaultlib.BF2I_1bundle
Compiling module xil_defaultlib.saturation
Compiling module xil_defaultlib.mod2_2
Compiling module xil_defaultlib.module2
Compiling module xil_defaultlib.mem_cbfp0
Compiling module xil_defaultlib.mem_cbfp1
Compiling module xil_defaultlib.index_sum
Compiling module xil_defaultlib.bit_shift_cbfp2
Compiling module xil_defaultlib.cbfp2
Compiling module xil_defaultlib.full_512_mem_ctrl
Compiling module xil_defaultlib.shift_reg_reorder
Compiling module xil_defaultlib.index_reorder
Compiling module xil_defaultlib.reorder
Compiling module xil_defaultlib.top_cbfp2
Compiling module xil_defaultlib.FFT_TOP
Compiling module xil_defaultlib.reg_out
Compiling module xil_defaultlib.vio_1
Compiling module xil_defaultlib.fpga_top
Compiling module xil_defaultlib.fpga_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fpga_top_tb_behav
