
*** Running vivado
    with args -log tb_FSM_Mealy.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_FSM_Mealy.tcl

awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source tb_FSM_Mealy.tcl -notrace
Command: synth_design -top tb_FSM_Mealy -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8061 
awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.523 ; gain = 56.992 ; free physical = 1921 ; free virtual = 5984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tb_FSM_Mealy' [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:7]
INFO: [Synth 8-3491] module 'FSM_Mealy' declared at '/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/FSM_Mealy.vhd:4' bound to instance 'UUT' of component 'FSM_Mealy' [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:22]
INFO: [Synth 8-638] synthesizing module 'FSM_Mealy' [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/FSM_Mealy.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FSM_Mealy' (1#1) [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/FSM_Mealy.vhd:13]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:29]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:38]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:40]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:43]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'tb_FSM_Mealy' (2#1) [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.srcs/sources_1/new/tb_FSM_Mealy.vhd:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.031 ; gain = 98.500 ; free physical = 1931 ; free virtual = 5994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.031 ; gain = 98.500 ; free physical = 1931 ; free virtual = 5994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.031 ; gain = 106.500 ; free physical = 1931 ; free virtual = 5994
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.039 ; gain = 114.508 ; free physical = 1924 ; free virtual = 5987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_Mealy 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (UUT/current_state_reg[1]) is unused and will be removed from module tb_FSM_Mealy.
WARNING: [Synth 8-3332] Sequential element (UUT/current_state_reg[0]) is unused and will be removed from module tb_FSM_Mealy.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.109 ; gain = 197.578 ; free physical = 1795 ; free virtual = 5858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1295.109 ; gain = 197.578 ; free physical = 1794 ; free virtual = 5857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1793 ; free virtual = 5856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.113 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1303.121 ; gain = 205.582 ; free physical = 1791 ; free virtual = 5855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1411.984 ; gain = 327.039 ; free physical = 1791 ; free virtual = 5843
INFO: [Common 17-1381] The checkpoint '/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Mealy/Teste_2_Mealy.runs/synth_1/tb_FSM_Mealy.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1436.000 ; gain = 0.000 ; free physical = 1792 ; free virtual = 5844
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 22:59:35 2017...
