

================================================================
== Vitis HLS Report for 'ConvertShiftAbs'
================================================================
* Date:           Tue Jun 24 19:15:09 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   483001|   483001|  4.830 ms|  4.830 ms|  483001|  483001|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   483000|   483000|       805|          -|          -|   600|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_07 = alloca i32 1"   --->   Operation 4 'alloca' 'i_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_disp16u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln9 = store i10 0, i10 %i_07" [xf_stereolbm_accel.cpp:9]   --->   Operation 7 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln9 = br void %loop_width" [xf_stereolbm_accel.cpp:9]   --->   Operation 8 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i10 %i_07" [xf_stereolbm_accel.cpp:9]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.73ns)   --->   "%icmp_ln9 = icmp_eq  i10 %i, i10 600" [xf_stereolbm_accel.cpp:9]   --->   Operation 10 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.73ns)   --->   "%i_15 = add i10 %i, i10 1" [xf_stereolbm_accel.cpp:9]   --->   Operation 11 'add' 'i_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %loop_width.split, void %for.cond.cleanup" [xf_stereolbm_accel.cpp:9]   --->   Operation 12 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ConvertShiftAbs_Pipeline_loop_width, i16 %img_disp16u_data, i8 %img_disp8u_data"   --->   Operation 14 'call' 'call_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln9 = store i10 %i_15, i10 %i_07" [xf_stereolbm_accel.cpp:9]   --->   Operation 15 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.58>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [xf_stereolbm_accel.cpp:19]   --->   Operation 16 'ret' 'ret_ln19' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600" [xf_stereolbm_accel.cpp:9]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [xf_stereolbm_accel.cpp:9]   --->   Operation 18 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ConvertShiftAbs_Pipeline_loop_width, i16 %img_disp16u_data, i8 %img_disp8u_data"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln9 = br void %loop_width" [xf_stereolbm_accel.cpp:9]   --->   Operation 20 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'store' operation ('store_ln9', xf_stereolbm_accel.cpp:9) of constant 0 on local variable 'i' [6]  (1.588 ns)

 <State 2>: 3.319ns
The critical path consists of the following:
	'load' operation ('i', xf_stereolbm_accel.cpp:9) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('i', xf_stereolbm_accel.cpp:9) [11]  (1.731 ns)
	'store' operation ('store_ln9', xf_stereolbm_accel.cpp:9) of variable 'i', xf_stereolbm_accel.cpp:9 on local variable 'i' [18]  (1.588 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
