
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003733    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150060    0.000029    6.510029 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011251    0.137606    0.256432    6.766460 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.137606    0.000371    6.766832 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.089887    0.211593    0.451934    7.218766 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.212651    0.011471    7.230237 v SRAM_0/EN (EF_SRAM_1024x32)
                                              7.230237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.371503    6.992200   library hold time
                                              6.992200   data required time
---------------------------------------------------------------------------------------------
                                              6.992200   data required time
                                             -7.230237   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238037   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 ^ input external delay
     1    0.003862    0.150000    0.000000    6.510000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150063    0.000030    6.510030 ^ input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011570    0.229609    0.283506    6.793535 ^ input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.229609    0.000279    6.793814 ^ _5_/C (sky130_fd_sc_hd__and3b_1)
     1    0.003181    0.092186    0.351182    7.144996 ^ _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.092186    0.000040    7.145036 ^ _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.145036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.007154    6.121563 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.307461    6.429024 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000715    6.429739 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.529739   clock uncertainty
                                  0.000000    6.529739   clock reconvergence pessimism
                                 -0.075247    6.454492   library hold time
                                              6.454492   data required time
---------------------------------------------------------------------------------------------
                                              6.454492   data required time
                                             -7.145036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.690544   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 ^ input external delay
     1    0.003440    0.090000    0.000000    6.300000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090050    0.000024    6.300024 ^ hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003075    0.094953    1.000661    7.300685 ^ hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.094953    0.000038    7.300723 ^ input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019172    0.316251    0.333070    7.633792 ^ input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.316254    0.000824    7.634617 ^ _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.085693    0.311142    0.358857    7.993474 v _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.311342    0.004893    7.998367 v SRAM_0/R_WB (EF_SRAM_1024x32)
                                              7.998367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311154    6.931850   library hold time
                                              6.931850   data required time
---------------------------------------------------------------------------------------------
                                              6.931850   data required time
                                             -7.998367   data arrival time
---------------------------------------------------------------------------------------------
                                              1.066516   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.344425    0.014701    8.506989 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              8.506989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545205    7.165901   library hold time
                                              7.165901   data required time
---------------------------------------------------------------------------------------------
                                              7.165901   data required time
                                             -8.506989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.341088   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.344756    0.016834    8.509122 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              8.509122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545155    7.165852   library hold time
                                              7.165852   data required time
---------------------------------------------------------------------------------------------
                                              7.165852   data required time
                                             -8.509122   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343270   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345123    0.018885    8.511173 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              8.511173   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545100    7.165797   library hold time
                                              7.165797   data required time
---------------------------------------------------------------------------------------------
                                              7.165797   data required time
                                             -8.511173   data arrival time
---------------------------------------------------------------------------------------------
                                              1.345377   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345280    0.019692    8.511980 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              8.511980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545077    7.165773   library hold time
                                              7.165773   data required time
---------------------------------------------------------------------------------------------
                                              7.165773   data required time
                                             -8.511980   data arrival time
---------------------------------------------------------------------------------------------
                                              1.346207   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345427    0.020418    8.512707 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              8.512707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545054    7.165751   library hold time
                                              7.165751   data required time
---------------------------------------------------------------------------------------------
                                              7.165751   data required time
                                             -8.512707   data arrival time
---------------------------------------------------------------------------------------------
                                              1.346955   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345535    0.020934    8.513223 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              8.513223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545038    7.165735   library hold time
                                              7.165735   data required time
---------------------------------------------------------------------------------------------
                                              7.165735   data required time
                                             -8.513223   data arrival time
---------------------------------------------------------------------------------------------
                                              1.347487   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345604    0.021255    8.513543 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              8.513543   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545028    7.165725   library hold time
                                              7.165725   data required time
---------------------------------------------------------------------------------------------
                                              7.165725   data required time
                                             -8.513543   data arrival time
---------------------------------------------------------------------------------------------
                                              1.347818   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003816    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090077    0.000037    5.840037 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987974    6.828011 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828031 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914410 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914535 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024226    0.068385    0.223244    8.137778 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.068437    0.001508    8.139287 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.343410    0.353001    8.492288 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345642    0.021431    8.513719 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              8.513719   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.545022    7.165719   library hold time
                                              7.165719   data required time
---------------------------------------------------------------------------------------------
                                              7.165719   data required time
                                             -8.513719   data arrival time
---------------------------------------------------------------------------------------------
                                              1.348000   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.387047    0.035389    8.539846 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              8.539846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538817    7.159513   library hold time
                                              7.159513   data required time
---------------------------------------------------------------------------------------------
                                              7.159513   data required time
                                             -8.539846   data arrival time
---------------------------------------------------------------------------------------------
                                              1.380333   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.387460    0.036596    8.541053 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              8.541053   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538755    7.159451   library hold time
                                              7.159451   data required time
---------------------------------------------------------------------------------------------
                                              7.159451   data required time
                                             -8.541053   data arrival time
---------------------------------------------------------------------------------------------
                                              1.381601   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.387852    0.037704    8.542161 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              8.542161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538696    7.159392   library hold time
                                              7.159392   data required time
---------------------------------------------------------------------------------------------
                                              7.159392   data required time
                                             -8.542161   data arrival time
---------------------------------------------------------------------------------------------
                                              1.382769   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.388155    0.038537    8.542994 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              8.542994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538651    7.159347   library hold time
                                              7.159347   data required time
---------------------------------------------------------------------------------------------
                                              7.159347   data required time
                                             -8.542994   data arrival time
---------------------------------------------------------------------------------------------
                                              1.383647   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.388379    0.039138    8.543595 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              8.543595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538617    7.159314   library hold time
                                              7.159314   data required time
---------------------------------------------------------------------------------------------
                                              7.159314   data required time
                                             -8.543595   data arrival time
---------------------------------------------------------------------------------------------
                                              1.384282   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.388566    0.039635    8.544092 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              8.544092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538589    7.159286   library hold time
                                              7.159286   data required time
---------------------------------------------------------------------------------------------
                                              7.159286   data required time
                                             -8.544092   data arrival time
---------------------------------------------------------------------------------------------
                                              1.384806   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.388704    0.039997    8.544455 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              8.544455   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538568    7.159265   library hold time
                                              7.159265   data required time
---------------------------------------------------------------------------------------------
                                              7.159265   data required time
                                             -8.544455   data arrival time
---------------------------------------------------------------------------------------------
                                              1.385189   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022167    0.065243    0.220037    8.140420 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.065314    0.001478    8.141898 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.381478    0.362559    8.504457 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.388765    0.040158    8.544615 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              8.544615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.538559    7.159256   library hold time
                                              7.159256   data required time
---------------------------------------------------------------------------------------------
                                              7.159256   data required time
                                             -8.544615   data arrival time
---------------------------------------------------------------------------------------------
                                              1.385359   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.350493    0.024191    8.599775 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              8.599775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544295    7.164992   library hold time
                                              7.164992   data required time
---------------------------------------------------------------------------------------------
                                              7.164992   data required time
                                             -8.599775   data arrival time
---------------------------------------------------------------------------------------------
                                              1.434783   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.350853    0.025616    8.601200 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              8.601200   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544241    7.164938   library hold time
                                              7.164938   data required time
---------------------------------------------------------------------------------------------
                                              7.164938   data required time
                                             -8.601200   data arrival time
---------------------------------------------------------------------------------------------
                                              1.436262   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.351106    0.026566    8.602150 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              8.602150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544203    7.164900   library hold time
                                              7.164900   data required time
---------------------------------------------------------------------------------------------
                                              7.164900   data required time
                                             -8.602150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.437250   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.351314    0.027321    8.602905 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              8.602905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544172    7.164869   library hold time
                                              7.164869   data required time
---------------------------------------------------------------------------------------------
                                              7.164869   data required time
                                             -8.602905   data arrival time
---------------------------------------------------------------------------------------------
                                              1.438036   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.351519    0.028046    8.603630 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              8.603630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544141    7.164838   library hold time
                                              7.164838   data required time
---------------------------------------------------------------------------------------------
                                              7.164838   data required time
                                             -8.603630   data arrival time
---------------------------------------------------------------------------------------------
                                              1.438792   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.351660    0.028532    8.604115 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              8.604115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544120    7.164817   library hold time
                                              7.164817   data required time
---------------------------------------------------------------------------------------------
                                              7.164817   data required time
                                             -8.604115   data arrival time
---------------------------------------------------------------------------------------------
                                              1.439299   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.351750    0.028836    8.604421 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              8.604421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544107    7.164804   library hold time
                                              7.164804   data required time
---------------------------------------------------------------------------------------------
                                              7.164804   data required time
                                             -8.604421   data arrival time
---------------------------------------------------------------------------------------------
                                              1.439617   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003108    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090047    0.000022    5.840023 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982082    6.822104 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822118 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011097    0.204735    1.093205    7.915323 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204735    0.000175    7.915498 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.130819    0.273356    8.188853 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132455    0.010967    8.199821 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.347701    0.375763    8.575584 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.351798    0.028996    8.604581 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              8.604581   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544100    7.164796   library hold time
                                              7.164796   data required time
---------------------------------------------------------------------------------------------
                                              7.164796   data required time
                                             -8.604581   data arrival time
---------------------------------------------------------------------------------------------
                                              1.439784   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.346339    0.018430    8.608586 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              8.608586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544918    7.165615   library hold time
                                              7.165615   data required time
---------------------------------------------------------------------------------------------
                                              7.165615   data required time
                                             -8.608586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442972   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.346611    0.019850    8.610006 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              8.610006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544877    7.165574   library hold time
                                              7.165574   data required time
---------------------------------------------------------------------------------------------
                                              7.165574   data required time
                                             -8.610006   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444433   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.346804    0.020791    8.610948 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              8.610948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544848    7.165545   library hold time
                                              7.165545   data required time
---------------------------------------------------------------------------------------------
                                              7.165545   data required time
                                             -8.610948   data arrival time
---------------------------------------------------------------------------------------------
                                              1.445403   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.346999    0.021700    8.611856 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              8.611856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544819    7.165515   library hold time
                                              7.165515   data required time
---------------------------------------------------------------------------------------------
                                              7.165515   data required time
                                             -8.611856   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446341   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.347149    0.022374    8.612531 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              8.612531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544796    7.165493   library hold time
                                              7.165493   data required time
---------------------------------------------------------------------------------------------
                                              7.165493   data required time
                                             -8.612531   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447038   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.347250    0.022812    8.612968 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              8.612968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544781    7.165478   library hold time
                                              7.165478   data required time
---------------------------------------------------------------------------------------------
                                              7.165478   data required time
                                             -8.612968   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447491   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.347327    0.023140    8.613297 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              8.613297   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544770    7.165467   library hold time
                                              7.165467   data required time
---------------------------------------------------------------------------------------------
                                              7.165467   data required time
                                             -8.613297   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447829   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002912    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090040    0.000019    5.840019 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002142    0.086605    0.987093    6.827112 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086605    0.000020    6.827132 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011388    0.208822    1.098332    7.925464 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208822    0.000175    7.925639 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063487    0.130465    0.274364    8.200003 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.132275    0.011513    8.211515 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.344729    0.378641    8.590157 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.347365    0.023302    8.613459 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              8.613459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.544764    7.165461   library hold time
                                              7.165461   data required time
---------------------------------------------------------------------------------------------
                                              7.165461   data required time
                                             -8.613459   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447998   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003286    0.070000    0.000000    5.690000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070051    0.000024    5.690024 ^ hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001984    0.084383    0.976921    6.666945 ^ hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.084383    0.000016    6.666962 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001865    0.082728    0.980927    7.647889 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.082728    0.000006    7.647895 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010299    0.097633    0.208751    7.856646 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.097633    0.000364    7.857010 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031838    0.496405    1.308993    9.166003 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.496405    0.001726    9.167729 ^ SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              9.167729   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.522624    7.143321   library hold time
                                              7.143321   data required time
---------------------------------------------------------------------------------------------
                                              7.143321   data required time
                                             -9.167729   data arrival time
---------------------------------------------------------------------------------------------
                                              2.024408   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002949    0.070000    0.000000    5.690000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070041    0.000019    5.690019 ^ hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002010    0.084750    0.977301    6.667320 ^ hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.084750    0.000016    6.667336 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086394    0.984891    7.652227 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.086394    0.000010    7.652237 ^ input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010521    0.099231    0.211532    7.863770 ^ input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.099231    0.000415    7.864184 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.035092    0.543100    1.341989    9.206173 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.543103    0.002236    9.208408 ^ SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              9.208408   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.517541    7.138237   library hold time
                                              7.138237   data required time
---------------------------------------------------------------------------------------------
                                              7.138237   data required time
                                             -9.208408   data arrival time
---------------------------------------------------------------------------------------------
                                              2.070171   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002840    0.070000    0.000000    5.690000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070037    0.000018    5.690018 ^ hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002221    0.087685    0.980370    6.670388 ^ hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.087685    0.000019    6.670407 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002715    0.090700    0.994541    7.664948 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.090700    0.000026    7.664974 ^ input16/A (sky130_fd_sc_hd__buf_2)
     1    0.011825    0.108574    0.220383    7.885356 ^ input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.108574    0.000496    7.885852 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039604    0.604986    1.389883    9.275735 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.604997    0.003285    9.279020 ^ SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              9.279020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.511299    7.131996   library hold time
                                              7.131996   data required time
---------------------------------------------------------------------------------------------
                                              7.131996   data required time
                                             -9.279020   data arrival time
---------------------------------------------------------------------------------------------
                                              2.147025   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002774    0.070000    0.000000    5.690000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070034    0.000016    5.690016 ^ hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003376    0.098680    0.997193    6.687210 ^ hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.098680    0.000046    6.687256 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003976    0.106908    1.017020    7.704276 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.106908    0.000054    7.704330 ^ input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010668    0.100318    0.221414    7.925744 ^ input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.100319    0.000441    7.926185 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039499    0.603431    1.385894    9.312079 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.603439    0.003118    9.315197 ^ SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              9.315197   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.511456    7.132153   library hold time
                                              7.132153   data required time
---------------------------------------------------------------------------------------------
                                              7.132153   data required time
                                             -9.315197   data arrival time
---------------------------------------------------------------------------------------------
                                              2.183044   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003402    0.070000    0.000000    5.440000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070058    0.000028    5.440028 ^ hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001850    0.082509    0.974964    6.414991 ^ hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.082509    0.000015    6.415006 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.096073    0.994153    7.409159 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.096073    0.000023    7.409183 ^ input11/A (sky130_fd_sc_hd__buf_4)
     1    0.037319    0.177391    0.284510    7.693692 ^ input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.177676    0.004619    7.698311 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041430    0.631537    1.433422    9.131734 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.631548    0.003422    9.135156 ^ SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              9.135156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311591    6.932288   library hold time
                                              6.932288   data required time
---------------------------------------------------------------------------------------------
                                              6.932288   data required time
                                             -9.135156   data arrival time
---------------------------------------------------------------------------------------------
                                              2.202868   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002294    0.070000    0.000000    5.690000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070022    0.000011    5.690011 ^ hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002882    0.092600    0.989989    6.680000 ^ hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.092600    0.000032    6.680032 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003015    0.094233    1.000753    7.680785 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.094233    0.000028    7.680813 ^ input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011660    0.085334    0.245797    7.926610 ^ input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.085335    0.000423    7.927033 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041814    0.637079    1.402629    9.329662 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.637091    0.003552    9.333215 ^ SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              9.333215   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.508062    7.128759   library hold time
                                              7.128759   data required time
---------------------------------------------------------------------------------------------
                                              7.128759   data required time
                                             -9.333215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204456   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002952    0.070000    0.000000    5.440000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070041    0.000020    5.440020 ^ hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001924    0.083548    0.976043    6.416063 ^ hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.083548    0.000016    6.416079 ^ hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002848    0.096454    0.994941    7.411019 ^ hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.096454    0.000024    7.411044 ^ input9/A (sky130_fd_sc_hd__buf_4)
     1    0.039366    0.185843    0.290925    7.701968 ^ input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.186109    0.004472    7.706440 ^ hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041783    0.636692    1.439971    9.146411 ^ hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.636704    0.003537    9.149948 ^ SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              9.149948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311597    6.932293   library hold time
                                              6.932293   data required time
---------------------------------------------------------------------------------------------
                                              6.932293   data required time
                                             -9.149948   data arrival time
---------------------------------------------------------------------------------------------
                                              2.217654   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003565    0.070000    0.000000    5.690000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070057    0.000027    5.690027 ^ hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002122    0.086299    0.978929    6.668956 ^ hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.086299    0.000019    6.668974 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003000    0.098575    0.998185    7.667160 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.098575    0.000028    7.667187 ^ input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031430    0.153140    0.269027    7.936213 ^ input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.153369    0.003700    7.939914 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042428    0.646069    1.433853    9.373767 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.646091    0.004355    9.378121 ^ SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              9.378121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.507154    7.127851   library hold time
                                              7.127851   data required time
---------------------------------------------------------------------------------------------
                                              7.127851   data required time
                                             -9.378121   data arrival time
---------------------------------------------------------------------------------------------
                                              2.250271   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002814    0.070000    0.000000    5.440000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070033    0.000016    5.440016 ^ hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002644    0.089858    0.986533    6.426548 ^ hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.089858    0.000031    6.426579 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003087    0.099785    1.000782    7.427361 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.099785    0.000028    7.427389 ^ input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042122    0.197214    0.299420    7.726809 ^ input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.197549    0.005412    7.732221 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042212    0.642910    1.448454    9.180675 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.642922    0.003475    9.184149 ^ SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              9.184149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311603    6.932299   library hold time
                                              6.932299   data required time
---------------------------------------------------------------------------------------------
                                              6.932299   data required time
                                             -9.184149   data arrival time
---------------------------------------------------------------------------------------------
                                              2.251849   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003376    0.070000    0.000000    5.440000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070050    0.000024    5.440024 ^ hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001820    0.082091    0.974522    6.414546 ^ hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.082091    0.000014    6.414561 ^ hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003401    0.099043    1.002430    7.416991 ^ hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099043    0.000037    7.417028 ^ input6/A (sky130_fd_sc_hd__buf_4)
     1    0.043371    0.202375    0.302887    7.719915 ^ input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.202656    0.004851    7.724766 ^ hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043087    0.655625    1.458826    9.183592 ^ hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.655640    0.003850    9.187442 ^ SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              9.187442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311616    6.932312   library hold time
                                              6.932312   data required time
---------------------------------------------------------------------------------------------
                                              6.932312   data required time
                                             -9.187442   data arrival time
---------------------------------------------------------------------------------------------
                                              2.255130   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002727    0.070000    0.000000    5.690000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070033    0.000016    5.690016 ^ hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002144    0.086611    0.979245    6.669261 ^ hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.086611    0.000013    6.669274 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003318    0.097985    1.002916    7.672189 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.097985    0.000036    7.672226 ^ input37/A (sky130_fd_sc_hd__buf_4)
     1    0.033512    0.162348    0.274302    7.946528 ^ input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.162649    0.004508    7.951035 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041845    0.637770    1.430987    9.382023 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.637812    0.005442    9.387465 ^ SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              9.387465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.507990    7.128686   library hold time
                                              7.128686   data required time
---------------------------------------------------------------------------------------------
                                              7.128686   data required time
                                             -9.387465   data arrival time
---------------------------------------------------------------------------------------------
                                              2.258778   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003254    0.070000    0.000000    5.690000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070051    0.000024    5.690024 ^ hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002067    0.085541    0.978133    6.668157 ^ hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.085541    0.000017    6.668175 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002581    0.092728    0.991799    7.659973 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.092728    0.000009    7.659982 ^ input32/A (sky130_fd_sc_hd__buf_4)
     1    0.029237    0.144125    0.260266    7.920248 ^ input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.144337    0.003414    7.923662 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045387    0.689276    1.458338    9.382000 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.689321    0.005788    9.387789 ^ SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              9.387789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.502795    7.123491   library hold time
                                              7.123491   data required time
---------------------------------------------------------------------------------------------
                                              7.123491   data required time
                                             -9.387789   data arrival time
---------------------------------------------------------------------------------------------
                                              2.264297   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003373    0.070000    0.000000    5.440000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070056    0.000027    5.440027 ^ hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001858    0.082619    0.975078    6.415105 ^ hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.082619    0.000015    6.415119 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003224    0.096811    1.000057    7.415177 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.096811    0.000033    7.415210 ^ input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044610    0.207492    0.305482    7.720692 ^ input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.207820    0.005418    7.726110 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043726    0.664865    1.467139    9.193249 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.664877    0.003637    9.196886 ^ SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              9.196886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311625    6.932322   library hold time
                                              6.932322   data required time
---------------------------------------------------------------------------------------------
                                              6.932322   data required time
                                             -9.196886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.264565   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003261    0.070000    0.000000    5.690000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070053    0.000025    5.690025 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001719    0.080688    0.973055    6.663081 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.080688    0.000006    6.663086 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002388    0.090027    0.987161    7.650247 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.090027    0.000009    7.650256 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014307    0.096355    0.253597    7.903853 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.096358    0.000690    7.904543 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049815    0.753391    1.484112    9.388656 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.753420    0.005244    9.393899 ^ SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              9.393899   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.496330    7.117027   library hold time
                                              7.117027   data required time
---------------------------------------------------------------------------------------------
                                              7.117027   data required time
                                             -9.393899   data arrival time
---------------------------------------------------------------------------------------------
                                              2.276872   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004087    0.070000    0.000000    5.690000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070077    0.000036    5.690037 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001737    0.080932    0.973321    6.663358 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.080932    0.000006    6.663364 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003044    0.094580    0.996798    7.660162 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.094580    0.000030    7.660192 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012005    0.086740    0.247161    7.907353 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.086742    0.000523    7.907876 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050019    0.756394    1.482410    9.390286 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.756424    0.005246    9.395532 ^ SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              9.395532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.496027    7.116724   library hold time
                                              7.116724   data required time
---------------------------------------------------------------------------------------------
                                              7.116724   data required time
                                             -9.395532   data arrival time
---------------------------------------------------------------------------------------------
                                              2.278807   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003492    0.070000    0.000000    5.690000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070056    0.000027    5.690027 ^ hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002070    0.085586    0.978181    6.668208 ^ hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.085586    0.000018    6.668226 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002708    0.094499    0.993663    7.661889 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.094499    0.000011    7.661900 ^ input36/A (sky130_fd_sc_hd__buf_4)
     1    0.027690    0.137769    0.256677    7.918577 ^ input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.137997    0.003476    7.922053 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047437    0.719215    1.475283    9.397337 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.719272    0.006490    9.403827 ^ SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              9.403827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.499774    7.120471   library hold time
                                              7.120471   data required time
---------------------------------------------------------------------------------------------
                                              7.120471   data required time
                                             -9.403827   data arrival time
---------------------------------------------------------------------------------------------
                                              2.283355   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003092    0.070000    0.000000    5.690000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070041    0.000020    5.690020 ^ hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002165    0.086904    0.979555    6.669575 ^ hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.086904    0.000020    6.669594 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002552    0.092317    0.991880    7.661474 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.092317    0.000020    7.661495 ^ input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032430    0.171326    0.314906    7.976401 ^ input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.171417    0.003514    7.979915 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041236    0.628863    1.428658    9.408573 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.628889    0.004460    9.413033 ^ SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              9.413033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.508889    7.129586   library hold time
                                              7.129586   data required time
---------------------------------------------------------------------------------------------
                                              7.129586   data required time
                                             -9.413033   data arrival time
---------------------------------------------------------------------------------------------
                                              2.283447   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002335    0.070000    0.000000    5.690000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070025    0.000012    5.690012 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002124    0.086330    0.978948    6.668960 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.086330    0.000020    6.668979 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003054    0.099328    0.998983    7.667963 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.099328    0.000028    7.667990 ^ input33/A (sky130_fd_sc_hd__buf_4)
     1    0.030856    0.150778    0.267677    7.935667 ^ input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.151014    0.003748    7.939415 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045592    0.692308    1.462631    9.402045 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.692354    0.005862    9.407907 ^ SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              9.407907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.502489    7.123185   library hold time
                                              7.123185   data required time
---------------------------------------------------------------------------------------------
                                              7.123185   data required time
                                             -9.407907   data arrival time
---------------------------------------------------------------------------------------------
                                              2.284722   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003160    0.070000    0.000000    5.440000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070050    0.000024    5.440024 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002740    0.090953    0.987941    6.427965 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.090953    0.000030    6.427995 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003118    0.095484    1.001632    7.429627 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.095484    0.000031    7.429658 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.054916    0.250237    0.333559    7.763218 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.250509    0.006454    7.769671 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040498    0.618042    1.449656    9.219328 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.618054    0.003466    9.222794 ^ SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              9.222794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311578    6.932274   library hold time
                                              6.932274   data required time
---------------------------------------------------------------------------------------------
                                              6.932274   data required time
                                             -9.222794   data arrival time
---------------------------------------------------------------------------------------------
                                              2.290519   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002921    0.070000    0.000000    5.690000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070040    0.000019    5.690019 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002511    0.088375    0.984594    6.674613 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.088375    0.000026    6.674639 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002358    0.089610    0.989605    7.664245 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.089610    0.000009    7.664253 ^ input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033669    0.176699    0.317511    7.981765 ^ input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.176789    0.003555    7.985320 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041343    0.630432    1.431672    9.416992 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.630455    0.004274    9.421266 ^ SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              9.421266   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.508731    7.129428   library hold time
                                              7.129428   data required time
---------------------------------------------------------------------------------------------
                                              7.129428   data required time
                                             -9.421266   data arrival time
---------------------------------------------------------------------------------------------
                                              2.291838   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003010    0.070000    0.000000    5.690000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070042    0.000020    5.690020 ^ hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001833    0.082272    0.974709    6.664729 ^ hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.082272    0.000014    6.664743 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002630    0.093411    0.991287    7.656030 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.093411    0.000023    7.656053 ^ input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016071    0.103821    0.261563    7.917616 ^ input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.103825    0.000760    7.918376 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049859    0.754113    1.487092    9.405469 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.754144    0.005338    9.410807 ^ SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              9.410807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.496257    7.116954   library hold time
                                              7.116954   data required time
---------------------------------------------------------------------------------------------
                                              7.116954   data required time
                                             -9.410807   data arrival time
---------------------------------------------------------------------------------------------
                                              2.293853   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.006473    5.149034 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.278179    5.427213 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000647    5.427859 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014048    0.213239    0.738946    6.166805 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.213239    0.000248    6.167053 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.341901    0.428388    6.595441 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.341903    0.001401    6.596841 ^ wbs_ack_o (out)
                                              6.596841   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -6.596841   data arrival time
---------------------------------------------------------------------------------------------
                                              2.296841   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004161    0.070000    0.000000    5.440000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070069    0.000033    5.440033 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003275    0.097404    0.995736    6.435769 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.097404    0.000044    6.435813 ^ hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003031    0.099006    1.002796    7.438609 ^ hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.099006    0.000027    7.438636 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.049021    0.225828    0.318845    7.757480 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.226094    0.006033    7.763514 ^ hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043077    0.655486    1.467326    9.230840 ^ hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.655499    0.003596    9.234436 ^ SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              9.234436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311615    6.932312   library hold time
                                              6.932312   data required time
---------------------------------------------------------------------------------------------
                                              6.932312   data required time
                                             -9.234436   data arrival time
---------------------------------------------------------------------------------------------
                                              2.302124   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002968    0.070000    0.000000    5.690000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070042    0.000020    5.690020 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001813    0.082002    0.974426    6.664446 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.082002    0.000014    6.664460 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002628    0.093382    0.991155    7.655615 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.093382    0.000023    7.655638 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014855    0.098704    0.256988    7.912626 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.098709    0.000801    7.913427 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051165    0.773313    1.497006    9.410434 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.773370    0.006753    9.417187 ^ SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              9.417187   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.494319    7.115015   library hold time
                                              7.115015   data required time
---------------------------------------------------------------------------------------------
                                              7.115015   data required time
                                             -9.417187   data arrival time
---------------------------------------------------------------------------------------------
                                              2.302171   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003886    0.070000    0.000000    5.690000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070070    0.000033    5.690033 ^ hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002845    0.092170    0.989475    6.679508 ^ hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.092170    0.000030    6.679538 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002417    0.090433    0.991887    7.671425 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.090433    0.000009    7.671434 ^ input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031248    0.166221    0.310656    7.982090 ^ input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.166294    0.003125    7.985215 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042681    0.649838    1.440868    9.426084 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.649860    0.004334    9.430418 ^ SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              9.430418   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.506774    7.127471   library hold time
                                              7.127471   data required time
---------------------------------------------------------------------------------------------
                                              7.127471   data required time
                                             -9.430418   data arrival time
---------------------------------------------------------------------------------------------
                                              2.302947   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002759    0.070000    0.000000    5.690000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070035    0.000017    5.690017 ^ hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001713    0.080609    0.972966    6.662983 ^ hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.080609    0.000006    6.662989 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.091931    0.993438    7.656427 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.091931    0.000028    7.656455 ^ input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032683    0.172448    0.315921    7.972375 ^ input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.172503    0.002841    7.975216 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044373    0.674520    1.459179    9.434395 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.674550    0.004934    9.439329 ^ SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              9.439329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.504284    7.124981   library hold time
                                              7.124981   data required time
---------------------------------------------------------------------------------------------
                                              7.124981   data required time
                                             -9.439329   data arrival time
---------------------------------------------------------------------------------------------
                                              2.314348   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002422    0.070000    0.000000    5.690000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070026    0.000012    5.690012 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002380    0.086961    0.982684    6.672697 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.086961    0.000023    6.672719 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002629    0.093389    0.993020    7.665740 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.093389    0.000021    7.665761 ^ input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.030831    0.164402    0.310497    7.976258 ^ input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.164487    0.003323    7.979581 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044746    0.679979    1.459674    9.439255 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.680015    0.005260    9.444515 ^ SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              9.444515   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.503733    7.124430   library hold time
                                              7.124430   data required time
---------------------------------------------------------------------------------------------
                                              7.124430   data required time
                                             -9.444515   data arrival time
---------------------------------------------------------------------------------------------
                                              2.320085   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002778    0.070000    0.000000    5.690000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070037    0.000018    5.690018 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002024    0.084942    0.977500    6.667518 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.084942    0.000017    6.667535 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003247    0.097089    1.001253    7.668788 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.097089    0.000037    7.668826 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014184    0.095858    0.256192    7.925018 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.095863    0.000769    7.925787 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052289    0.789450    1.507575    9.433362 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.789488    0.005918    9.439280 ^ SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              9.439280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.492693    7.113389   library hold time
                                              7.113389   data required time
---------------------------------------------------------------------------------------------
                                              7.113389   data required time
                                             -9.439280   data arrival time
---------------------------------------------------------------------------------------------
                                              2.325890   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003092    0.070000    0.000000    5.690000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070044    0.000021    5.690021 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002778    0.091391    0.988492    6.678513 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.091391    0.000031    6.678543 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002406    0.090281    0.991436    7.669980 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.090281    0.000009    7.669989 ^ input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034693    0.181158    0.321060    7.991048 ^ input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.181234    0.003321    7.994369 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043510    0.661874    1.454522    9.448891 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.661899    0.004570    9.453461 ^ SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              9.453461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.505560    7.126257   library hold time
                                              7.126257   data required time
---------------------------------------------------------------------------------------------
                                              7.126257   data required time
                                             -9.453461   data arrival time
---------------------------------------------------------------------------------------------
                                              2.327203   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003212    0.070000    0.000000    5.690000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070049    0.000023    5.690023 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002787    0.091492    0.988619    6.678643 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.091492    0.000032    6.678675 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003962    0.106703    1.014114    7.692789 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.106703    0.000044    7.692833 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.027147    0.135575    0.260830    7.953663 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.135782    0.003186    7.956849 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048322    0.732030    1.483203    9.440052 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.732084    0.006419    9.446470 ^ SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              9.446470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.498482    7.119179   library hold time
                                              7.119179   data required time
---------------------------------------------------------------------------------------------
                                              7.119179   data required time
                                             -9.446470   data arrival time
---------------------------------------------------------------------------------------------
                                              2.327292   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003472    0.070000    0.000000    5.690000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070058    0.000028    5.690028 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.086707    0.979355    6.669383 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.086707    0.000019    6.669402 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002570    0.092568    0.992068    7.661470 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.092568    0.000021    7.661491 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014465    0.097048    0.255215    7.916707 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.097054    0.000783    7.917490 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053248    0.803288    1.517648    9.435139 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.803322    0.005747    9.440885 ^ SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              9.440885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.491298    7.111994   library hold time
                                              7.111994   data required time
---------------------------------------------------------------------------------------------
                                              7.111994   data required time
                                             -9.440885   data arrival time
---------------------------------------------------------------------------------------------
                                              2.328891   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003853    0.070000    0.000000    5.440000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070078    0.000037    5.440037 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002388    0.087039    0.982810    6.422847 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.087039    0.000024    6.422871 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003401    0.099041    1.004281    7.427151 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099041    0.000038    7.427189 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.059670    0.270480    0.351282    7.778471 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.270494    0.002136    7.780607 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043613    0.663283    1.485931    9.266538 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.663296    0.003727    9.270265 ^ SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              9.270265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311623    6.932320   library hold time
                                              6.932320   data required time
---------------------------------------------------------------------------------------------
                                              6.932320   data required time
                                             -9.270265   data arrival time
---------------------------------------------------------------------------------------------
                                              2.337945   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002536    0.070000    0.000000    5.690000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070029    0.000014    5.690014 ^ hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003542    0.102281    0.999616    6.689631 ^ hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.102281    0.000044    6.689674 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003518    0.100619    1.011695    7.701370 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.100619    0.000043    7.701412 ^ input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035115    0.182979    0.326780    8.028193 ^ input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.183070    0.003630    8.031822 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042036    0.640422    1.441056    9.472878 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.640438    0.003862    9.476741 ^ SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              9.476741   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.507725    7.128421   library hold time
                                              7.128421   data required time
---------------------------------------------------------------------------------------------
                                              7.128421   data required time
                                             -9.476741   data arrival time
---------------------------------------------------------------------------------------------
                                              2.348319   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002833    0.070000    0.000000    5.690000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070037    0.000017    5.690018 ^ hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003245    0.097032    0.995294    6.685312 ^ hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.097032    0.000037    6.685349 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003757    0.103871    1.013207    7.698556 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.103871    0.000045    7.698601 ^ input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034156    0.178807    0.325156    8.023757 ^ input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.178904    0.003700    8.027457 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043295    0.658831    1.451272    9.478729 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.658858    0.004644    9.483374 ^ SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              9.483374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.505867    7.126564   library hold time
                                              7.126564   data required time
---------------------------------------------------------------------------------------------
                                              7.126564   data required time
                                             -9.483374   data arrival time
---------------------------------------------------------------------------------------------
                                              2.356810   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004103    0.070000    0.000000    5.690000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070069    0.000032    5.690032 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002920    0.093051    0.990564    6.680596 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.093051    0.000032    6.680629 ^ hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005618    0.129730    1.034956    7.715585 ^ hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.129730    0.000097    7.715682 ^ input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028691    0.155154    0.319829    8.035510 ^ input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.155240    0.003238    8.038749 ^ hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043248    0.658158    1.441864    9.480613 ^ hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.658191    0.005039    9.485652 ^ SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              9.485652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.505934    7.126631   library hold time
                                              7.126631   data required time
---------------------------------------------------------------------------------------------
                                              7.126631   data required time
                                             -9.485652   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359021   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002834    0.070000    0.000000    5.690000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070037    0.000017    5.690018 ^ hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002967    0.093617    0.991242    6.681260 ^ hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.093617    0.000033    6.681293 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003747    0.103738    1.011787    7.693079 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.103738    0.000044    7.693124 ^ input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033391    0.175485    0.322805    8.015928 ^ input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.175703    0.003647    8.019575 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045414    0.689671    1.470404    9.489980 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.689705    0.005173    9.495152 ^ SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              9.495152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.502756    7.123453   library hold time
                                              7.123453   data required time
---------------------------------------------------------------------------------------------
                                              7.123453   data required time
                                             -9.495152   data arrival time
---------------------------------------------------------------------------------------------
                                              2.371700   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003072    0.070000    0.000000    5.690000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070044    0.000021    5.690021 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001822    0.082127    0.974558    6.664579 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.082127    0.000014    6.664593 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002641    0.093568    0.991396    7.655989 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.093568    0.000022    7.656011 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017047    0.108057    0.265096    7.921107 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.108065    0.000973    7.922080 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056282    0.847617    1.550371    9.472451 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.847677    0.007293    9.479744 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              9.479744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.486825    7.107522   library hold time
                                              7.107522   data required time
---------------------------------------------------------------------------------------------
                                              7.107522   data required time
                                             -9.479744   data arrival time
---------------------------------------------------------------------------------------------
                                              2.372223   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002689    0.070000    0.000000    5.440000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070035    0.000016    5.440017 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001811    0.081965    0.974384    6.414401 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.081965    0.000014    6.414415 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003416    0.099238    1.002594    7.417009 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.099238    0.000038    7.417047 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.016575    0.094850    0.225292    7.642339 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.094857    0.000838    7.643176 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069000    1.032926    1.667018    9.310194 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      1.033066    0.011519    9.321712 ^ SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              9.321712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.311986    6.932683   library hold time
                                              6.932683   data required time
---------------------------------------------------------------------------------------------
                                              6.932683   data required time
                                             -9.321712   data arrival time
---------------------------------------------------------------------------------------------
                                              2.389030   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003371    0.070000    0.000000    5.690000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070047    0.000023    5.690023 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003026    0.094319    0.992099    6.682122 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.094319    0.000036    6.682158 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002814    0.095980    0.998482    7.680639 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.095980    0.000025    7.680665 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017231    0.108842    0.266851    7.947515 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.108849    0.000957    7.948472 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059382    0.892713    1.580522    9.528995 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.892792    0.008416    9.537411 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              9.537411   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.482275    7.102971   library hold time
                                              7.102971   data required time
---------------------------------------------------------------------------------------------
                                              7.102971   data required time
                                             -9.537411   data arrival time
---------------------------------------------------------------------------------------------
                                              2.434440   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003662    0.070000    0.000000    5.690000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070070    0.000033    5.690033 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002370    0.086855    0.982557    6.672591 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.086855    0.000022    6.672613 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002807    0.095880    0.995581    7.668193 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.095880    0.000023    7.668217 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017589    0.098911    0.227065    7.895282 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.098919    0.000925    7.896207 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069255    1.036535    1.671380    9.567587 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      1.036676    0.011614    9.579201 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              9.579201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.470370    7.091067   library hold time
                                              7.091067   data required time
---------------------------------------------------------------------------------------------
                                              7.091067   data required time
                                             -9.579201   data arrival time
---------------------------------------------------------------------------------------------
                                              2.488134   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003197    0.070000    0.000000    5.690000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070050    0.000024    5.690024 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002322    0.086337    0.981835    6.671859 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.086337    0.000022    6.671881 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002579    0.092695    0.992062    7.663943 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.092695    0.000009    7.663951 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018124    0.101120    0.227224    7.891175 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.101133    0.001150    7.892325 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072466    1.083376    1.702730    9.595056 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      1.083546    0.012847    9.607903 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              9.607903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.468973    7.089670   library hold time
                                              7.089670   data required time
---------------------------------------------------------------------------------------------
                                              7.089670   data required time
                                             -9.607903   data arrival time
---------------------------------------------------------------------------------------------
                                              2.518232   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003039    0.070000    0.000000    5.690000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070045    0.000021    5.690022 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.087619    0.980303    6.670325 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.087619    0.000012    6.670336 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004788    0.119087    1.023464    7.693800 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.119087    0.000081    7.693882 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014241    0.085599    0.226653    7.920535 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.085603    0.000692    7.921227 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    1.080669    1.695380    9.616607 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      1.080831    0.012589    9.629195 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              9.629195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.469054    7.089751   library hold time
                                              7.089751   data required time
---------------------------------------------------------------------------------------------
                                              7.089751   data required time
                                             -9.629195   data arrival time
---------------------------------------------------------------------------------------------
                                              2.539445   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003943    0.070000    0.000000    5.440000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070078    0.000037    5.440037 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005164    0.123816    1.020837    6.460875 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.123816    0.000096    6.460970 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004100    0.108668    1.028244    7.489215 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.108668    0.000058    7.489273 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016458    0.094443    0.228987    7.718259 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.094455    0.001060    7.719319 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076688    1.145001    1.740229    9.459548 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      1.145200    0.014120    9.473668 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              9.473668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000587    6.114996 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.393673    6.508669 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.012028    6.520697 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.620697   clock uncertainty
                                  0.000000    6.620697   clock reconvergence pessimism
                                  0.312076    6.932773   library hold time
                                              6.932773   data required time
---------------------------------------------------------------------------------------------
                                              6.932773   data required time
                                             -9.473668   data arrival time
---------------------------------------------------------------------------------------------
                                              2.540895   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.025484    0.036349    1.850676    7.360830 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.036349    0.001942    7.362772 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190969    0.173570    0.310597    7.673370 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.173588    0.001712    7.675081 v wbs_dat_o[15] (out)
                                              7.675081   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.675081   data arrival time
---------------------------------------------------------------------------------------------
                                              3.135081   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.027046    0.036428    1.851316    7.361470 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.036428    0.002313    7.363783 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190846    0.173444    0.310623    7.674405 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.173460    0.001627    7.676033 v wbs_dat_o[14] (out)
                                              7.676033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.676033   data arrival time
---------------------------------------------------------------------------------------------
                                              3.136032   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.035814    0.037568    1.854582    7.364737 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.037568    0.003573    7.368309 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.173814    0.311192    7.679502 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.173835    0.001839    7.681341 v wbs_dat_o[13] (out)
                                              7.681341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.681341   data arrival time
---------------------------------------------------------------------------------------------
                                              3.141341   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.042630    0.039341    1.856972    7.367126 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.039341    0.004711    7.371838 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190447    0.172970    0.311976    7.683814 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.172977    0.001211    7.685024 v wbs_dat_o[12] (out)
                                              7.685024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.685024   data arrival time
---------------------------------------------------------------------------------------------
                                              3.145024   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.044752    0.039889    1.857719    7.367874 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.039889    0.005190    7.373064 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191089    0.173666    0.312185    7.685249 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.173685    0.001754    7.687003 v wbs_dat_o[11] (out)
                                              7.687003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.687003   data arrival time
---------------------------------------------------------------------------------------------
                                              3.147003   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.046246    0.040036    1.857903    7.368057 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.040241    0.006050    7.374107 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191563    0.174242    0.312171    7.686278 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.174280    0.002350    7.688629 v wbs_dat_o[9] (out)
                                              7.688629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.688629   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148628   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.048895    0.040886    1.858916    7.369070 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.041158    0.006463    7.375533 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190955    0.173514    0.312756    7.688289 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.173530    0.001629    7.689918 v wbs_dat_o[10] (out)
                                              7.689918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.689918   data arrival time
---------------------------------------------------------------------------------------------
                                              3.149918   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049633    0.039588    1.858182    7.368336 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.041288    0.007882    7.376218 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190842    0.173425    0.312746    7.688964 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.173441    0.001627    7.690591 v wbs_dat_o[20] (out)
                                              7.690591   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.690591   data arrival time
---------------------------------------------------------------------------------------------
                                              3.150591   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050572    0.041569    1.859170    7.369325 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.042098    0.007127    7.376451 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190631    0.173575    0.313787    7.690239 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.173584    0.001337    7.691576 v wbs_dat_o[8] (out)
                                              7.691576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.691576   data arrival time
---------------------------------------------------------------------------------------------
                                              3.151576   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052826    0.040507    1.859270    7.369424 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.042518    0.007422    7.376846 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.190939    0.173566    0.313200    7.690046 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.173587    0.001815    7.691861 v wbs_dat_o[25] (out)
                                              7.691861   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.691861   data arrival time
---------------------------------------------------------------------------------------------
                                              3.151861   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051340    0.041960    1.859362    7.369516 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.042648    0.007465    7.376981 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191106    0.173695    0.313354    7.690335 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.173716    0.001817    7.692152 v wbs_dat_o[6] (out)
                                              7.692152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.692152   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152152   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050323    0.044283    1.858870    7.369025 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.046074    0.006590    7.375615 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.190981    0.173587    0.314779    7.690394 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.173608    0.001815    7.692210 v wbs_dat_o[29] (out)
                                              7.692210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.692210   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152210   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052906    0.041555    1.859194    7.369348 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.043715    0.007925    7.377273 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191068    0.173674    0.313777    7.691050 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.173696    0.001847    7.692897 v wbs_dat_o[17] (out)
                                              7.692897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.692897   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152897   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.055738    0.043976    1.860861    7.371015 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.044740    0.007850    7.378865 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.173309    0.314913    7.693778 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.173315    0.001149    7.694927 v wbs_dat_o[7] (out)
                                              7.694927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.694927   data arrival time
---------------------------------------------------------------------------------------------
                                              3.154927   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057065    0.043655    1.860672    7.370826 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.045938    0.007849    7.378675 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.173350    0.315416    7.694091 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.173358    0.001211    7.695302 v wbs_dat_o[5] (out)
                                              7.695302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.695302   data arrival time
---------------------------------------------------------------------------------------------
                                              3.155302   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056100    0.043104    1.860243    7.370398 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.045680    0.007957    7.378354 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191941    0.174577    0.314636    7.692990 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.174623    0.002533    7.695524 v wbs_dat_o[24] (out)
                                              7.695524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.695524   data arrival time
---------------------------------------------------------------------------------------------
                                              3.155524   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061853    0.046951    1.865499    7.375653 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.046951    0.002697    7.378350 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191203    0.173874    0.315050    7.693400 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.173905    0.002139    7.695539 v wbs_dat_o[26] (out)
                                              7.695539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.695539   data arrival time
---------------------------------------------------------------------------------------------
                                              3.155539   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063703    0.047850    1.866157    7.376311 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.047850    0.002622    7.378933 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.173092    0.315682    7.694615 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.173101    0.001336    7.695951 v wbs_dat_o[21] (out)
                                              7.695951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.695951   data arrival time
---------------------------------------------------------------------------------------------
                                              3.155951   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057834    0.044273    1.861547    7.371701 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.045664    0.008078    7.379779 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190960    0.173501    0.314730    7.694509 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.173518    0.001628    7.696137 v wbs_dat_o[4] (out)
                                              7.696137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.696137   data arrival time
---------------------------------------------------------------------------------------------
                                              3.156137   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059871    0.045380    1.861136    7.371291 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.048245    0.007657    7.378947 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190840    0.173402    0.315788    7.694735 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.173418    0.001627    7.696362 v wbs_dat_o[18] (out)
                                              7.696362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.696362   data arrival time
---------------------------------------------------------------------------------------------
                                              3.156362   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058887    0.046722    1.860763    7.370917 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.052333    0.006743    7.377660 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.173230    0.317627    7.695287 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.173242    0.001461    7.696748 v wbs_dat_o[19] (out)
                                              7.696748   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.696748   data arrival time
---------------------------------------------------------------------------------------------
                                              3.156748   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061786    0.046692    1.862122    7.372276 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.048724    0.007557    7.379833 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.173436    0.316025    7.695858 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.173452    0.001627    7.697484 v wbs_dat_o[16] (out)
                                              7.697484   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.697484   data arrival time
---------------------------------------------------------------------------------------------
                                              3.157485   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068060    0.049705    1.867805    7.377959 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.049705    0.002987    7.380945 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.172958    0.316526    7.697471 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.172965    0.001211    7.698682 v wbs_dat_o[23] (out)
                                              7.698682   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.698682   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158682   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063983    0.047166    1.862862    7.373017 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.050069    0.007945    7.380961 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190988    0.173509    0.316675    7.697637 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.173526    0.001628    7.699265 v wbs_dat_o[3] (out)
                                              7.699265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.699265   data arrival time
---------------------------------------------------------------------------------------------
                                              3.159265   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069950    0.050292    1.868401    7.378555 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.050292    0.003409    7.381964 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190917    0.173488    0.316665    7.698629 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.173506    0.001712    7.700341 v wbs_dat_o[27] (out)
                                              7.700341   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.700341   data arrival time
---------------------------------------------------------------------------------------------
                                              3.160341   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068860    0.048837    1.864326    7.374480 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.052868    0.008011    7.382491 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.173307    0.317745    7.700236 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.173323    0.001626    7.701862 v wbs_dat_o[2] (out)
                                              7.701862   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.701862   data arrival time
---------------------------------------------------------------------------------------------
                                              3.161862   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061917    0.048406    1.861107    7.371262 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.054668    0.011453    7.382714 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.173391    0.318602    7.701316 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.173407    0.001627    7.702943 v wbs_dat_o[22] (out)
                                              7.702943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.702943   data arrival time
---------------------------------------------------------------------------------------------
                                              3.162943   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.075353    0.052435    1.870987    7.381141 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.052435    0.003205    7.384346 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.173774    0.317529    7.701874 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.173800    0.001998    7.703872 v wbs_dat_o[0] (out)
                                              7.703872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.703872   data arrival time
---------------------------------------------------------------------------------------------
                                              3.163872   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061317    0.047298    1.860684    7.370838 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.054663    0.012844    7.383682 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191113    0.173751    0.318433    7.702116 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.173779    0.002054    7.704170 v wbs_dat_o[28] (out)
                                              7.704170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.704170   data arrival time
---------------------------------------------------------------------------------------------
                                              3.164170   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.078890    0.053834    1.872417    7.382571 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.053834    0.002915    7.385487 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.173230    0.318851    7.704338 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.173237    0.001148    7.705486 v wbs_dat_o[1] (out)
                                              7.705486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.705486   data arrival time
---------------------------------------------------------------------------------------------
                                              3.165486   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067413    0.048712    1.861477    7.371631 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.060232    0.016782    7.388413 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.173469    0.320913    7.709326 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.173490    0.001814    7.711140 v wbs_dat_o[31] (out)
                                              7.711140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.711140   data arrival time
---------------------------------------------------------------------------------------------
                                              3.171139   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.065177    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077    4.658077 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.484484    5.142560 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130929    0.000531    5.143091 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.227358    0.356180    5.499272 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228228    0.010882    5.510154 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069734    0.049240    1.861812    7.371966 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.062218    0.017453    7.389420 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.173644    0.321802    7.711221 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.173668    0.001929    7.713151 v wbs_dat_o[30] (out)
                                              7.713151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.713151   data arrival time
---------------------------------------------------------------------------------------------
                                              3.173150   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002531    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000011   17.150009 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007887    0.102737    0.164313   17.314323 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.102737    0.000211   17.314535 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004226    0.048995    0.082769   17.397305 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.048995    0.000025   17.397329 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.397329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.130929    0.535482    6.114408 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.131409    0.007154    6.121563 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052963    0.111155    0.307461    6.429024 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.111158    0.000715    6.429739 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.529739   clock uncertainty
                                  0.000000    6.529739   clock reconvergence pessimism
                                  0.663426    7.193165   library removal time
                                              7.193165   data required time
---------------------------------------------------------------------------------------------
                                              7.193165   data required time
                                            -17.397329   data arrival time
---------------------------------------------------------------------------------------------
                                             10.204164   slack (MET)



