AArch64 WW+FR+WF+cachesyncisb+dmb.sy+po
"CacheSyncIsbdWW Iffe DMB.SYdRR Fre PodWR Fife"
Cycle=Fre PodWR Fife CacheSyncIsbdWW Iffe DMB.SYdRR
Relax=Iffe Fife
Safe=Fre PodWR DMB.SYdRR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr Fif
Orig=CacheSyncIsbdWW Iffe DMB.SYdRR Fre PodWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself04; 0:X2=P1:Lself05;
1:X2=x;
2:X0=0x1; 2:X1=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | Lself05:    | STR W0,[X1] ;
 DC CVAU,X1  | B L00       | Lself04:    ;
 DSB ISH     | MOV W0,#2   | B L02       ;
 IC IVAU,X1  | B L01       | MOV W2,#2   ;
 DSB ISH     | L00:        | B L03       ;
 ISB         | MOV W0,#1   | L02:        ;
 STR W0,[X2] | L01:        | MOV W2,#1   ;
             | DMB SY      | L03:        ;
             | LDR W1,[X2] |             ;
exists
(1:X0=0x2 /\ 1:X1=0x0 /\ 2:X2=0x1)
