Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 29 16:57:51 2021
| Host         : DESKTOP-PFE3LVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: reg_config_inst1/clock_20k_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: reg_config_inst2/clock_20k_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: reg_config_inst3/clock_20k_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: reg_config_inst4/clock_20k_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 528 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.699        0.000                      0                47317        0.011        0.000                      0                47317        0.529        0.000                       0                 21381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_fpga_0                             {0.000 5.000}        10.000          100.000         
  I                                    {0.000 1.000}        2.000           500.000         
    axi_dynclk_0_PXL_CLK_O             {0.000 4.000}        10.000          100.000         
      system_i/rgb2dvi_0/U0/SerialClk  {0.000 0.800}        2.000           500.000         
  mmcm_fbclk_out                       {0.000 5.000}        10.000          100.000         
clk_fpga_1                             {0.000 4.167}        8.333           120.005         
clk_fpga_2                             {0.000 20.000}       40.000          25.000          
cmos1_pclk                             {0.000 5.208}        10.417          95.997          
cmos2_pclk                             {0.000 5.208}        10.417          95.997          
cmos3_pclk                             {0.000 5.208}        10.417          95.997          
cmos4_pclk                             {0.000 5.208}        10.417          95.997          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                   0.992        0.000                      0                12291        0.042        0.000                      0                12291        2.500        0.000                       0                  6368  
  I                                                                                                                                                                                      0.530        0.000                       0                     3  
    axi_dynclk_0_PXL_CLK_O                   1.735        0.000                      0                 4821        0.105        0.000                      0                 4821        3.146        0.000                       0                  2649  
      system_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    0.529        0.000                       0                     8  
  mmcm_fbclk_out                                                                                                                                                                         8.751        0.000                       0                     2  
clk_fpga_1                                   0.699        0.000                      0                28772        0.011        0.000                      0                28772        3.036        0.000                       0                 11760  
clk_fpga_2                                  36.064        0.000                      0                  101        0.134        0.000                      0                  101       19.500        0.000                       0                    71  
cmos1_pclk                                   6.773        0.000                      0                  189        0.114        0.000                      0                  189        4.708        0.000                       0                   130  
cmos2_pclk                                   6.642        0.000                      0                  189        0.121        0.000                      0                  189        4.708        0.000                       0                   130  
cmos3_pclk                                   6.811        0.000                      0                  189        0.121        0.000                      0                  189        4.708        0.000                       0                   130  
cmos4_pclk                                   7.138        0.000                      0                  189        0.086        0.000                      0                  189        4.708        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               3.304        0.000                      0                  328        0.341        0.000                      0                  328  
**async_default**  clk_fpga_2         clk_fpga_2              34.032        0.000                      0                   48        1.503        0.000                      0                   48  
**async_default**  cmos1_pclk         cmos1_pclk               8.249        0.000                      0                   50        0.428        0.000                      0                   50  
**async_default**  cmos2_pclk         cmos2_pclk               8.606        0.000                      0                   50        0.444        0.000                      0                   50  
**async_default**  cmos3_pclk         cmos3_pclk               8.145        0.000                      0                   50        0.381        0.000                      0                   50  
**async_default**  cmos4_pclk         cmos4_pclk               8.357        0.000                      0                   50        0.435        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.858ns (22.229%)  route 6.500ns (77.771%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.501    10.901    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X39Y71         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X39Y71         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.352    11.893    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 1.858ns (22.229%)  route 6.500ns (77.771%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.501    10.901    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X39Y71         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X39Y71         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.352    11.893    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.858ns (22.558%)  route 6.378ns (77.442%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.379    10.779    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X37Y72         FDRE (Setup_fdre_C_R)       -0.352    11.893    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.858ns (22.558%)  route 6.378ns (77.442%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.379    10.779    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X37Y72         FDRE (Setup_fdre_C_R)       -0.352    11.893    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.858ns (22.558%)  route 6.378ns (77.442%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.379    10.779    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X37Y72         FDRE (Setup_fdre_C_R)       -0.352    11.893    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.858ns (22.558%)  route 6.378ns (77.442%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.379    10.779    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X37Y72         FDRE (Setup_fdre_C_R)       -0.352    11.893    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 1.858ns (22.558%)  route 6.378ns (77.442%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT3 (Prop_lut3_I1_O)        0.105    10.400 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1__0/O
                         net (fo=7, routed)           0.379    10.779    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X37Y72         FDRE (Setup_fdre_C_R)       -0.352    11.893    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 1.861ns (22.564%)  route 6.387ns (77.436%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 12.212 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.051    10.311    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_valid_i
    SLICE_X37Y68         LUT5 (Prop_lut5_I4_O)        0.108    10.419 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.371    10.790    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_i_1__0_n_0
    SLICE_X37Y67         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.229    12.212    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X37Y67         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.192    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X37Y67         FDRE (Setup_fdre_C_D)       -0.209    12.041    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.041    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.118ns  (logic 1.863ns (22.950%)  route 6.255ns (77.050%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.209ns = ( 12.209 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           1.035    10.295    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.110    10.405 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1__0/O
                         net (fo=1, routed)           0.255    10.660    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]_1
    SLICE_X39Y70         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.226    12.209    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X39Y70         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]/C
                         clock pessimism              0.192    12.401    
                         clock uncertainty           -0.154    12.247    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)       -0.210    12.037    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 1.858ns (22.871%)  route 6.266ns (77.129%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[28])
                                                      1.123     3.665 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[28]
                         net (fo=1, routed)           0.832     4.497    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[73]_0[40]
    SLICE_X26Y97         LUT6 (Prop_lut6_I5_O)        0.105     4.602 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=12, routed)          0.858     5.460    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_4
    SLICE_X30Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.565 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.active_target[58]_i_1/O
                         net (fo=19, routed)          0.638     6.203    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[19]
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.105     6.308 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_4/O
                         net (fo=29, routed)          1.210     7.517    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/match
    SLICE_X37Y72         LUT5 (Prop_lut5_I4_O)        0.105     7.622 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_10/O
                         net (fo=1, routed)           0.421     8.044    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I2_O)        0.105     8.149 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=1, routed)           1.006     9.155    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X37Y95         LUT6 (Prop_lut6_I0_O)        0.105     9.260 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=5, routed)           0.917    10.177    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.105    10.282 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_2__0/O
                         net (fo=7, routed)           0.384    10.666    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_1
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.224    12.207    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X37Y72         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.192    12.399    
                         clock uncertainty           -0.154    12.245    
    SLICE_X37Y72         FDRE (Setup_fdre_C_CE)      -0.168    12.077    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                  1.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.396%)  route 0.100ns (41.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.557     0.893    system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X52Y42         FDRE                                         r  system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]/Q
                         net (fo=1, routed)           0.100     1.134    system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X50Y41         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.824     1.190    system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y41         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X50Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.155%)  route 0.101ns (41.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.563     0.899    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y49         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/Q
                         net (fo=1, routed)           0.101     1.141    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X46Y48         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.830     1.196    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y48         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.915    
    SLICE_X46Y48         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.098    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.584     0.920    system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X84Y52         FDRE                                         r  system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]/Q
                         net (fo=1, routed)           0.102     1.163    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X82Y52         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.853     1.219    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X82Y52         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.283     0.936    
    SLICE_X82Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.584     0.920    system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X84Y50         FDRE                                         r  system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]/Q
                         net (fo=1, routed)           0.102     1.163    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X82Y50         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.853     1.219    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X82Y50         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.283     0.936    
    SLICE_X82Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.119    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.551     0.887    system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X52Y59         FDRE                                         r  system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.102     1.130    system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X50Y59         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.819     1.185    system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X50Y59         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X50Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.155%)  route 0.101ns (41.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.564     0.900    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y73         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.101     1.142    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y72         SRL16E                                       r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.831     1.197    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y72         SRL16E                                       r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.915    
    SLICE_X30Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.098    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.544     0.880    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X41Y76         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.121    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X42Y76         SRL16E                                       r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.809     1.175    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y76         SRL16E                                       r  system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.893    
    SLICE_X42Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.076    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.554     0.890    system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X43Y61         FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.111     1.142    system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X42Y60         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.822     1.188    system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y60         SRLC32E                                      r  system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X42Y60         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.884%)  route 0.210ns (62.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.562     0.898    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X48Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[26]/Q
                         net (fo=2, routed)           0.210     1.235    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[26]
    SLICE_X52Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.826     1.192    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.022     1.179    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.744%)  route 0.238ns (53.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.550     0.886    system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X50Y61         FDRE                                         r  system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/Q
                         net (fo=2, routed)           0.238     1.288    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_axi_rlast[0]
    SLICE_X46Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.333 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i[34]_i_1__6/O
                         net (fo=1, routed)           0.000     1.333    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/skid_buffer[34]
    SLICE_X46Y66         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.817     1.183    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X46Y66         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.120     1.268    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y18     system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y18     system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y18     system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y18     system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y18     system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X87Y54     system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y55     system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y78     system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y78     system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y78     system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X38Y78     system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X42Y78     system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X42Y78     system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK    n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X32Y82     system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X32Y82     system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X32Y82     system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         5.000       4.146      SLICE_X32Y82     system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.854         5.000       4.146      SLICE_X62Y43     system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.854         5.000       4.146      SLICE_X62Y42     system_i/processing_system7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFIO/I             n/a            1.470         2.000       0.530      BUFIO_X1Y5       system_i/axi_dynclk_0/U0/BUFIO_inst/I
Min Period  n/a     BUFR/I              n/a            1.470         2.000       0.530      BUFR_X1Y5        system_i/axi_dynclk_0/U0/BUFR_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  axi_dynclk_0_PXL_CLK_O
  To Clock:  axi_dynclk_0_PXL_CLK_O

Setup :            0  Failing Endpoints,  Worst Slack        1.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 0.484ns (6.179%)  route 7.349ns (93.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.744    13.052    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X53Y70         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.782    14.757    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[14]/C
                         clock pessimism              0.448    15.205    
                         clock uncertainty           -0.066    15.139    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.352    14.787    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[14]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 0.484ns (6.179%)  route 7.349ns (93.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.744    13.052    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X53Y70         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.782    14.757    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y70         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[14]/C
                         clock pessimism              0.448    15.205    
                         clock uncertainty           -0.066    15.139    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.352    14.787    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[14]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -13.052    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 0.484ns (6.202%)  route 7.320ns (93.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.715    13.023    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.783    14.758    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y69         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]/C
                         clock pessimism              0.448    15.206    
                         clock uncertainty           -0.066    15.140    
    SLICE_X52Y69         FDRE (Setup_fdre_C_R)       -0.352    14.788    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[14]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 0.484ns (6.264%)  route 7.242ns (93.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.637    12.945    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X52Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.780    14.755    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]/C
                         clock pessimism              0.448    15.203    
                         clock uncertainty           -0.066    15.137    
    SLICE_X52Y72         FDRE (Setup_fdre_C_R)       -0.352    14.785    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][12]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 0.484ns (6.267%)  route 7.239ns (93.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.634    12.942    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X53Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.780    14.755    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]/C
                         clock pessimism              0.448    15.203    
                         clock uncertainty           -0.066    15.137    
    SLICE_X53Y72         FDRE (Setup_fdre_C_R)       -0.352    14.785    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][12]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 0.484ns (6.292%)  route 7.209ns (93.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 14.753 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.603    12.912    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X52Y73         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.778    14.753    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y73         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]/C
                         clock pessimism              0.448    15.201    
                         clock uncertainty           -0.066    15.135    
    SLICE_X52Y73         FDRE (Setup_fdre_C_R)       -0.352    14.783    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][12]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 0.484ns (6.295%)  route 7.205ns (93.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns = ( 14.753 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.600    12.908    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.778    14.753    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y73         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]/C
                         clock pessimism              0.448    15.201    
                         clock uncertainty           -0.066    15.135    
    SLICE_X53Y73         FDRE (Setup_fdre_C_R)       -0.352    14.783    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][12]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.484ns (6.329%)  route 7.163ns (93.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 14.752 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.558    12.866    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.777    14.752    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y74         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]/C
                         clock pessimism              0.448    15.200    
                         clock uncertainty           -0.066    15.134    
    SLICE_X51Y74         FDRE (Setup_fdre_C_R)       -0.352    14.782    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][12]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 0.484ns (6.334%)  route 7.158ns (93.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.553    12.861    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y70         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.782    14.757    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y70         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][14]/C
                         clock pessimism              0.448    15.205    
                         clock uncertainty           -0.066    15.139    
    SLICE_X51Y70         FDRE (Setup_fdre_C_R)       -0.352    14.787    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][14]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_dynclk_0_PXL_CLK_O rise@10.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 0.484ns (6.361%)  route 7.125ns (93.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.534     2.613    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.690 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.916     3.606    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.794     4.400 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.819     5.219    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     5.598 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=67, routed)          2.605     8.203    system_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X82Y92         LUT1 (Prop_lut1_I0_O)        0.105     8.308 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=1032, routed)        4.520    12.828    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X51Y79         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.367    12.350    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.423 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.827    13.250    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.975 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.782    14.757    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y79         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[11]/C
                         clock pessimism              0.448    15.205    
                         clock uncertainty           -0.066    15.139    
    SLICE_X51Y79         FDRE (Setup_fdre_C_R)       -0.352    14.787    system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[11]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -12.828    
  -------------------------------------------------------------------
                         slack                                  1.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.311     1.920    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X67Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141     2.061 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][17]/Q
                         net (fo=1, routed)           0.053     2.114    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_control_regs[0][13]
    SLICE_X66Y72         LUT3 (Prop_lut3_I2_O)        0.045     2.159 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg[31][17]_i_1/O
                         net (fo=1, routed)           0.000     2.159    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]_0
    SLICE_X66Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.346     2.457    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X66Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]/C
                         clock pessimism             -0.524     1.933    
    SLICE_X66Y72         FDRE (Hold_fdre_C_D)         0.121     2.054    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][17]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.318     1.927    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141     2.068 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[22]/Q
                         net (fo=2, routed)           0.064     2.131    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/intr_err[22]
    SLICE_X82Y93         LUT3 (Prop_lut3_I2_O)        0.045     2.176 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg[32][22]_i_1/O
                         net (fo=1, routed)           0.000     2.176    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]_0
    SLICE_X82Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.355     2.466    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X82Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]/C
                         clock pessimism             -0.526     1.940    
    SLICE_X82Y93         FDRE (Hold_fdre_C_D)         0.121     2.061    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][22]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]/C
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]/D
                            (rising edge-triggered cell FDSE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.409%)  route 0.065ns (31.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.310     1.919    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X87Y83         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDSE (Prop_fdse_C_Q)         0.141     2.060 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][6]/Q
                         net (fo=2, routed)           0.065     2.125    system_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[934]
    SLICE_X86Y83         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.347     2.458    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X86Y83         FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]/C
                         clock pessimism             -0.526     1.932    
    SLICE_X86Y83         FDSE (Hold_fdse_C_D)         0.076     2.008    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[21][6]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.340     1.949    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y50         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     2.090 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     2.145    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X53Y50         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.380     2.491    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y50         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.542     1.949    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.076     2.025    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.322     1.931    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     2.072 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/Q
                         net (fo=1, routed)           0.055     2.127    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[25]
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.361     2.472    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X55Y93         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][25]/C
                         clock pessimism             -0.541     1.931    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.076     2.007    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.339     1.948    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y55         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     2.089 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.144    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X53Y55         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.379     2.490    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y55         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.542     1.948    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.076     2.024    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.338     1.947    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X53Y59         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     2.088 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     2.143    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X53Y59         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.378     2.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X53Y59         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.542     1.947    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.075     2.022    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.338     1.947    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y57         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     2.088 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.143    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X51Y57         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.378     2.489    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y57         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.542     1.947    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.075     2.022    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.320     1.929    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X67Y92         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDRE (Prop_fdre_C_Q)         0.141     2.070 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][21]/Q
                         net (fo=1, routed)           0.055     2.125    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[21]
    SLICE_X67Y92         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.358     2.469    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X67Y92         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][21]/C
                         clock pessimism             -0.540     1.929    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.075     2.004    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by axi_dynclk_0_PXL_CLK_O  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             axi_dynclk_0_PXL_CLK_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_dynclk_0_PXL_CLK_O rise@0.000ns - axi_dynclk_0_PXL_CLK_O rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.590     0.926    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.976 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.339    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.609 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.318     1.927    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     2.068 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/Q
                         net (fo=1, routed)           0.055     2.123    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[0]_0[23]
    SLICE_X59Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_dynclk_0_PXL_CLK_O rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.859     1.225    system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/REF_CLK_I
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.278 r  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     1.680    system_i/axi_dynclk_0/U0/I
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     2.111 r  system_i/axi_dynclk_0/U0/BUFR_inst/O
                         net (fo=2649, routed)        0.356     2.467    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X59Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][23]/C
                         clock pessimism             -0.540     1.927    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.075     2.002    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_dynclk_0_PXL_CLK_O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { system_i/axi_dynclk_0/U0/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y11  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y12  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y10  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y76  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y75  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y68  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y67  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y70  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y69  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y72  system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.000       5.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X54Y88  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X66Y75  system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/rgb2dvi_0/U0/SerialClk
  To Clock:  system_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 0.800 }
Period(ns):         2.000
Sources:            { system_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y76  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y75  system_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y68  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y67  system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y70  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y69  system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y72  system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.000       0.529      OLOGIC_X1Y71  system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fbclk_out
  To Clock:  mmcm_fbclk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fbclk_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 1.849ns (25.055%)  route 5.531ns (74.945%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.625 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.870     9.853    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.310    10.625    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism              0.193    10.818    
                         clock uncertainty           -0.130    10.688    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.136    10.552    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 1.849ns (25.055%)  route 5.531ns (74.945%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.625 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.870     9.853    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.310    10.625    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism              0.193    10.818    
                         clock uncertainty           -0.130    10.688    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.136    10.552    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 1.849ns (25.055%)  route 5.531ns (74.945%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.625 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.870     9.853    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.310    10.625    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[58]/C
                         clock pessimism              0.193    10.818    
                         clock uncertainty           -0.130    10.688    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.136    10.552    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[58]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 1.849ns (25.055%)  route 5.531ns (74.945%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 10.625 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.870     9.853    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.310    10.625    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X30Y18         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[63]/C
                         clock pessimism              0.193    10.818    
                         clock uncertainty           -0.130    10.688    
    SLICE_X30Y18         FDRE (Setup_fdre_C_CE)      -0.136    10.552    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[63]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.849ns (25.234%)  route 5.479ns (74.766%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.626 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.818     9.801    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.311    10.626    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/C
                         clock pessimism              0.193    10.819    
                         clock uncertainty           -0.130    10.689    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.168    10.521    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.849ns (25.234%)  route 5.479ns (74.766%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.626 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.818     9.801    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.311    10.626    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]/C
                         clock pessimism              0.193    10.819    
                         clock uncertainty           -0.130    10.689    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.168    10.521    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[40]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.849ns (25.234%)  route 5.479ns (74.766%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.626 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.818     9.801    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.311    10.626    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]/C
                         clock pessimism              0.193    10.819    
                         clock uncertainty           -0.130    10.689    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.168    10.521    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.849ns (25.234%)  route 5.479ns (74.766%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 10.626 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.818     9.801    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.311    10.626    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X31Y17         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[60]/C
                         clock pessimism              0.193    10.819    
                         clock uncertainty           -0.130    10.689    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.168    10.521    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[60]
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.849ns (25.312%)  route 5.456ns (74.688%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 10.624 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.795     9.778    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y19         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.309    10.624    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y19         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/C
                         clock pessimism              0.193    10.817    
                         clock uncertainty           -0.130    10.687    
    SLICE_X28Y19         FDRE (Setup_fdre_C_CE)      -0.168    10.519    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 1.849ns (25.312%)  route 5.456ns (74.688%))
  Logic Levels:           9  (LUT2=5 LUT3=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 10.624 - 8.333 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.394     2.473    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X37Y28         FDRE                                         r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.379     2.852 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           0.663     3.515    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.123     3.638 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.509     4.147    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_gen_axi.write_cs[2]_i_5
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.274     4.421 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.229     4.650    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_2
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.105     4.755 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.430     5.185    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i
    SLICE_X32Y34         LUT2 (Prop_lut2_I0_O)        0.105     5.290 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.526     5.816    system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.105     5.921 r  system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.866     6.787    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X32Y34         LUT2 (Prop_lut2_I1_O)        0.284     7.071 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.372     7.443    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready_3_sn_1
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.264     7.707 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.458     8.165    system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0
    SLICE_X35Y29         LUT2 (Prop_lut2_I0_O)        0.105     8.270 r  system_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           0.607     8.877    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.982 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=73, routed)          0.795     9.778    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y19         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.309    10.624    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y19         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]/C
                         clock pessimism              0.193    10.817    
                         clock uncertainty           -0.130    10.687    
    SLICE_X28Y19         FDRE (Setup_fdre_C_CE)      -0.168    10.519    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[50]
  -------------------------------------------------------------------
                         required time                         10.519    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  0.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.259%)  route 0.170ns (47.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.591     0.927    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X31Y49         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.170     1.237    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.282 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[39]_i_1/O
                         net (fo=1, routed)           0.000     1.282    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[24]
    SLICE_X31Y50         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.845     1.211    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X31Y50         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[39]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.091     1.272    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.554     0.890    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y34         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.098     1.128    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[12]
    SLICE_X50Y34         SRL16E                                       r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.819     1.185    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y34         SRL16E                                       r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/CLK
                         clock pessimism             -0.281     0.904    
    SLICE_X50Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.087    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.554     0.890    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y34         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[28]/Q
                         net (fo=1, routed)           0.098     1.128    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[28]
    SLICE_X50Y33         SRL16E                                       r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.818     1.184    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y33         SRL16E                                       r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism             -0.281     0.903    
    SLICE_X50Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.086    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.558     0.894    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X41Y35         FDRE                                         r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.100     1.135    system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[41]
    SLICE_X42Y35         SRL16E                                       r  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.824     1.190    system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y35         SRL16E                                       r  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X42Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.092    system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.350ns (79.701%)  route 0.089ns (20.299%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.565     0.901    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X33Y49         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]/Q
                         net (fo=1, routed)           0.088     1.130    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/crnt_start_address[6]
    SLICE_X32Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.175 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[7]_i_7/O
                         net (fo=1, routed)           0.000     1.175    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[7]_i_7_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.286 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.287    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.340 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.340    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[15]_1[8]
    SLICE_X32Y50         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.826     1.192    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X32Y50         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[8]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.134     1.296    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.554     0.890    system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y35         FDRE                                         r  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.101     1.132    system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[12]
    SLICE_X50Y35         SRL16E                                       r  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.820     1.186    system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y35         SRL16E                                       r  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X50Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.088    system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.572     0.908    system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X67Y24         FDRE                                         r  system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y24         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[0]/Q
                         net (fo=2, routed)           0.066     1.114    system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X66Y24         RAMD32                                       r  system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.837     1.203    system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X66Y24         RAMD32                                       r  system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.921    
    SLICE_X66Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.148ns (42.581%)  route 0.200ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.557     0.893    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X38Y50         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19]/Q
                         net (fo=4, routed)           0.200     1.240    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/D[12]
    SLICE_X38Y49         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.830     1.196    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X38Y49         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.023     1.189    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.931%)  route 0.111ns (44.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.545     0.881    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y25         FDRE                                         r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[0]/Q
                         net (fo=2, routed)           0.111     1.133    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg_1[3]
    SLICE_X50Y25         SRL16E                                       r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.809     1.175    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y25         SRL16E                                       r  system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4/CLK
                         clock pessimism             -0.281     0.894    
    SLICE_X50Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.077    system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.363ns (80.285%)  route 0.089ns (19.715%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.565     0.901    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X33Y49         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]/Q
                         net (fo=1, routed)           0.088     1.130    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/crnt_start_address[6]
    SLICE_X32Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.175 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[7]_i_7/O
                         net (fo=1, routed)           0.000     1.175    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address[7]_i_7_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.286 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.287    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.353 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/VFLIP_DISABLE.dm_address_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.353    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[15]_1[10]
    SLICE_X32Y50         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.826     1.192    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X32Y50         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[10]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.134     1.296    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y5   system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X2Y5   system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X4Y1   system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB18_X2Y12  system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB18_X2Y12  system_i/axi_vdma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y2   system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y2   system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y4   system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.333       6.163      RAMB36_X1Y4   system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.333       6.163      RAMB18_X1Y10  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y21  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y22  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y22  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.166       3.036      SLICE_X46Y20  system_i/axi_vdma_4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y27  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.166       3.036      SLICE_X22Y27  system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       36.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.064ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.748ns (23.386%)  route 2.451ns (76.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.606     5.789    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[12]/C
                         clock pessimism              0.253    42.590    
                         clock uncertainty           -0.601    41.989    
    SLICE_X104Y22        FDRE (Setup_fdre_C_CE)      -0.136    41.853    power_on_delay_inst/cnt2_reg[12]
  -------------------------------------------------------------------
                         required time                         41.853    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 36.064    

Slack (MET) :             36.064ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.748ns (23.386%)  route 2.451ns (76.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.606     5.789    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[13]/C
                         clock pessimism              0.253    42.590    
                         clock uncertainty           -0.601    41.989    
    SLICE_X104Y22        FDRE (Setup_fdre_C_CE)      -0.136    41.853    power_on_delay_inst/cnt2_reg[13]
  -------------------------------------------------------------------
                         required time                         41.853    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 36.064    

Slack (MET) :             36.064ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.748ns (23.386%)  route 2.451ns (76.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.606     5.789    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[14]/C
                         clock pessimism              0.253    42.590    
                         clock uncertainty           -0.601    41.989    
    SLICE_X104Y22        FDRE (Setup_fdre_C_CE)      -0.136    41.853    power_on_delay_inst/cnt2_reg[14]
  -------------------------------------------------------------------
                         required time                         41.853    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 36.064    

Slack (MET) :             36.064ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.748ns (23.386%)  route 2.451ns (76.614%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.606     5.789    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
                         clock pessimism              0.253    42.590    
                         clock uncertainty           -0.601    41.989    
    SLICE_X104Y22        FDRE (Setup_fdre_C_CE)      -0.136    41.853    power_on_delay_inst/cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                         41.853    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 36.064    

Slack (MET) :             36.113ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 0.815ns (24.868%)  route 2.462ns (75.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 42.401 - 40.000 ) 
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.512     2.591    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y21        FDRE (Prop_fdre_C_Q)         0.433     3.024 r  power_on_delay_inst/cnt2_reg[10]/Q
                         net (fo=3, routed)           0.693     3.717    power_on_delay_inst/cnt2_reg[10]
    SLICE_X105Y21        LUT4 (Prop_lut4_I3_O)        0.115     3.832 f  power_on_delay_inst/camera_rstn_reg_i_4/O
                         net (fo=1, routed)           0.669     4.501    power_on_delay_inst/camera_rstn_reg_i_4_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I5_O)        0.267     4.768 r  power_on_delay_inst/camera_rstn_reg_i_1/O
                         net (fo=5, routed)           1.100     5.868    power_on_delay_inst/camera_rstn_reg_i_1_n_0
    SLICE_X112Y24        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.419    42.401    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X112Y24        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_4/C
                         clock pessimism              0.193    42.594    
                         clock uncertainty           -0.601    41.993    
    SLICE_X112Y24        FDRE (Setup_fdre_C_D)       -0.012    41.981    power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         41.981    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                 36.113    

Slack (MET) :             36.150ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.748ns (24.217%)  route 2.341ns (75.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.496     5.679    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[10]/C
                         clock pessimism              0.229    42.566    
                         clock uncertainty           -0.601    41.965    
    SLICE_X104Y21        FDRE (Setup_fdre_C_CE)      -0.136    41.829    power_on_delay_inst/cnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         41.829    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 36.150    

Slack (MET) :             36.150ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.748ns (24.217%)  route 2.341ns (75.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.496     5.679    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[11]/C
                         clock pessimism              0.229    42.566    
                         clock uncertainty           -0.601    41.965    
    SLICE_X104Y21        FDRE (Setup_fdre_C_CE)      -0.136    41.829    power_on_delay_inst/cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                         41.829    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 36.150    

Slack (MET) :             36.150ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.748ns (24.217%)  route 2.341ns (75.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.496     5.679    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[8]/C
                         clock pessimism              0.229    42.566    
                         clock uncertainty           -0.601    41.965    
    SLICE_X104Y21        FDRE (Setup_fdre_C_CE)      -0.136    41.829    power_on_delay_inst/cnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         41.829    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 36.150    

Slack (MET) :             36.150ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.748ns (24.217%)  route 2.341ns (75.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 42.337 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.496     5.679    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.355    42.337    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y21        FDRE                                         r  power_on_delay_inst/cnt2_reg[9]/C
                         clock pessimism              0.229    42.566    
                         clock uncertainty           -0.601    41.965    
    SLICE_X104Y21        FDRE (Setup_fdre_C_CE)      -0.136    41.829    power_on_delay_inst/cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         41.829    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 36.150    

Slack (MET) :             36.237ns  (required time - arrival time)
  Source:                 power_on_delay_inst/cnt2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/cnt2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.748ns (24.902%)  route 2.256ns (75.098%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 42.339 - 40.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.511     2.590    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y22        FDRE                                         r  power_on_delay_inst/cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y22        FDRE (Prop_fdre_C_Q)         0.433     3.023 f  power_on_delay_inst/cnt2_reg[15]/Q
                         net (fo=2, routed)           0.559     3.582    power_on_delay_inst/cnt2_reg[15]
    SLICE_X105Y22        LUT4 (Prop_lut4_I2_O)        0.105     3.687 r  power_on_delay_inst/camera_rstn_reg_i_3/O
                         net (fo=2, routed)           0.512     4.199    power_on_delay_inst/camera_rstn_reg_i_3_n_0
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.105     4.304 r  power_on_delay_inst/cnt2[0]_i_3/O
                         net (fo=1, routed)           0.774     5.078    power_on_delay_inst/cnt2[0]_i_3_n_0
    SLICE_X105Y19        LUT6 (Prop_lut6_I0_O)        0.105     5.183 r  power_on_delay_inst/cnt2[0]_i_1/O
                         net (fo=16, routed)          0.411     5.594    power_on_delay_inst/cnt2[0]_i_1_n_0
    SLICE_X104Y20        FDRE                                         r  power_on_delay_inst/cnt2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.357    42.339    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y20        FDRE                                         r  power_on_delay_inst/cnt2_reg[4]/C
                         clock pessimism              0.229    42.568    
                         clock uncertainty           -0.601    41.967    
    SLICE_X104Y20        FDRE (Setup_fdre_C_CE)      -0.136    41.831    power_on_delay_inst/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         41.831    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 36.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 reg_config_inst4/clock_20k_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst4/clock_20k_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.288%)  route 0.082ns (30.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.604     0.940    reg_config_inst4/FCLK_CLK2_0
    SLICE_X95Y20         FDCE                                         r  reg_config_inst4/clock_20k_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y20         FDCE (Prop_fdce_C_Q)         0.141     1.081 r  reg_config_inst4/clock_20k_cnt_reg[1]/Q
                         net (fo=6, routed)           0.082     1.163    reg_config_inst4/clock_20k_cnt_reg_n_0_[1]
    SLICE_X94Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  reg_config_inst4/clock_20k_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.208    reg_config_inst4/clock_20k_cnt[4]_i_1__2_n_0
    SLICE_X94Y20         FDCE                                         r  reg_config_inst4/clock_20k_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.872     1.238    reg_config_inst4/FCLK_CLK2_0
    SLICE_X94Y20         FDCE                                         r  reg_config_inst4/clock_20k_cnt_reg[4]/C
                         clock pessimism             -0.285     0.953    
    SLICE_X94Y20         FDCE (Hold_fdce_C_D)         0.121     1.074    reg_config_inst4/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 reg_config_inst1/clock_20k_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.839%)  route 0.073ns (28.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.585     0.921    reg_config_inst1/FCLK_CLK2_0
    SLICE_X80Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y14         FDCE (Prop_fdce_C_Q)         0.141     1.062 f  reg_config_inst1/clock_20k_cnt_reg[9]/Q
                         net (fo=6, routed)           0.073     1.134    reg_config_inst1/clock_20k_cnt_reg_n_0_[9]
    SLICE_X81Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.179 r  reg_config_inst1/clock_20k_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.179    reg_config_inst1/clock_20k_cnt[0]_i_1__0_n_0
    SLICE_X81Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.852     1.218    reg_config_inst1/FCLK_CLK2_0
    SLICE_X81Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[0]/C
                         clock pessimism             -0.284     0.934    
    SLICE_X81Y14         FDCE (Hold_fdce_C_D)         0.092     1.026    reg_config_inst1/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reg_config_inst1/clock_20k_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.613%)  route 0.133ns (41.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.585     0.921    reg_config_inst1/FCLK_CLK2_0
    SLICE_X83Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y14         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  reg_config_inst1/clock_20k_cnt_reg[1]/Q
                         net (fo=7, routed)           0.133     1.195    reg_config_inst1/clock_20k_cnt_reg_n_0_[1]
    SLICE_X82Y14         LUT5 (Prop_lut5_I2_O)        0.048     1.243 r  reg_config_inst1/clock_20k_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.243    reg_config_inst1/clock_20k_cnt[3]_i_1__0_n_0
    SLICE_X82Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.853     1.219    reg_config_inst1/FCLK_CLK2_0
    SLICE_X82Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[3]/C
                         clock pessimism             -0.285     0.934    
    SLICE_X82Y14         FDCE (Hold_fdce_C_D)         0.131     1.065    reg_config_inst1/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 reg_config_inst1/clock_20k_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.224%)  route 0.133ns (41.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.585     0.921    reg_config_inst1/FCLK_CLK2_0
    SLICE_X83Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y14         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  reg_config_inst1/clock_20k_cnt_reg[1]/Q
                         net (fo=7, routed)           0.133     1.195    reg_config_inst1/clock_20k_cnt_reg_n_0_[1]
    SLICE_X82Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.240 r  reg_config_inst1/clock_20k_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.240    reg_config_inst1/clock_20k_cnt[2]_i_1__0_n_0
    SLICE_X82Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.853     1.219    reg_config_inst1/FCLK_CLK2_0
    SLICE_X82Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[2]/C
                         clock pessimism             -0.285     0.934    
    SLICE_X82Y14         FDCE (Hold_fdce_C_D)         0.121     1.055    reg_config_inst1/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reg_config_inst2/clock_20k_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.885%)  route 0.090ns (30.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.602     0.938    reg_config_inst2/FCLK_CLK2_0
    SLICE_X92Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y21         FDCE (Prop_fdce_C_Q)         0.164     1.102 r  reg_config_inst2/clock_20k_cnt_reg[1]/Q
                         net (fo=7, routed)           0.090     1.192    reg_config_inst2/clock_20k_cnt[1]
    SLICE_X93Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.237 r  reg_config_inst2/clock_20k_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.237    reg_config_inst2/clock_20k_cnt[4]_i_1_n_0
    SLICE_X93Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.870     1.236    reg_config_inst2/FCLK_CLK2_0
    SLICE_X93Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[4]/C
                         clock pessimism             -0.286     0.951    
    SLICE_X93Y21         FDCE (Hold_fdce_C_D)         0.092     1.043    reg_config_inst2/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reg_config_inst3/clock_20k_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst3/clock_20k_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.845%)  route 0.090ns (30.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.600     0.936    reg_config_inst3/FCLK_CLK2_0
    SLICE_X96Y25         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDCE (Prop_fdce_C_Q)         0.164     1.100 r  reg_config_inst3/clock_20k_cnt_reg[1]/Q
                         net (fo=7, routed)           0.090     1.190    reg_config_inst3/clock_20k_cnt_reg_n_0_[1]
    SLICE_X97Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.235 r  reg_config_inst3/clock_20k_cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.235    reg_config_inst3/clock_20k_cnt[4]_i_1__1_n_0
    SLICE_X97Y25         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.867     1.233    reg_config_inst3/FCLK_CLK2_0
    SLICE_X97Y25         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[4]/C
                         clock pessimism             -0.284     0.949    
    SLICE_X97Y25         FDCE (Hold_fdce_C_D)         0.092     1.041    reg_config_inst3/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reg_config_inst3/clock_20k_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst3/clock_20k_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.515%)  route 0.143ns (43.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.601     0.937    reg_config_inst3/FCLK_CLK2_0
    SLICE_X95Y26         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDCE (Prop_fdce_C_Q)         0.141     1.077 r  reg_config_inst3/clock_20k_cnt_reg[9]/Q
                         net (fo=6, routed)           0.143     1.221    reg_config_inst3/clock_20k_cnt_reg_n_0_[9]
    SLICE_X96Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.266 r  reg_config_inst3/clock_20k_cnt[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.266    reg_config_inst3/clock_20k_cnt[10]_i_1__1_n_0
    SLICE_X96Y26         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.868     1.234    reg_config_inst3/FCLK_CLK2_0
    SLICE_X96Y26         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[10]/C
                         clock pessimism             -0.284     0.950    
    SLICE_X96Y26         FDCE (Hold_fdce_C_D)         0.120     1.070    reg_config_inst3/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reg_config_inst4/clock_20k_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst4/clock_20k_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.113%)  route 0.122ns (36.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.603     0.939    reg_config_inst4/FCLK_CLK2_0
    SLICE_X94Y21         FDCE                                         r  reg_config_inst4/clock_20k_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y21         FDCE (Prop_fdce_C_Q)         0.164     1.103 f  reg_config_inst4/clock_20k_cnt_reg[10]/Q
                         net (fo=4, routed)           0.122     1.225    reg_config_inst4/clock_20k_cnt_reg_n_0_[10]
    SLICE_X94Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.270 r  reg_config_inst4/clock_20k_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.270    reg_config_inst4/clock_20k_cnt[0]_i_1__2_n_0
    SLICE_X94Y20         FDCE                                         r  reg_config_inst4/clock_20k_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.872     1.238    reg_config_inst4/FCLK_CLK2_0
    SLICE_X94Y20         FDCE                                         r  reg_config_inst4/clock_20k_cnt_reg[0]/C
                         clock pessimism             -0.284     0.954    
    SLICE_X94Y20         FDCE (Hold_fdce_C_D)         0.120     1.074    reg_config_inst4/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 power_on_delay_inst/cnt2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            power_on_delay_inst/camera_rstn_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.209ns (67.129%)  route 0.102ns (32.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X104Y19        FDRE                                         r  power_on_delay_inst/cnt2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y19        FDRE (Prop_fdre_C_Q)         0.164     1.105 r  power_on_delay_inst/cnt2_reg[0]/Q
                         net (fo=3, routed)           0.102     1.208    power_on_delay_inst/cnt2_reg[0]
    SLICE_X105Y19        LUT6 (Prop_lut6_I1_O)        0.045     1.253 r  power_on_delay_inst/camera_rstn_reg_i_1/O
                         net (fo=5, routed)           0.000     1.253    power_on_delay_inst/camera_rstn_reg_i_1_n_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.874     1.240    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
                         clock pessimism             -0.285     0.955    
    SLICE_X105Y19        FDRE (Hold_fdre_C_D)         0.091     1.046    power_on_delay_inst/camera_rstn_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reg_config_inst3/clock_20k_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst3/clock_20k_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.375%)  route 0.162ns (46.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.601     0.937    reg_config_inst3/FCLK_CLK2_0
    SLICE_X95Y26         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y26         FDCE (Prop_fdce_C_Q)         0.141     1.077 f  reg_config_inst3/clock_20k_cnt_reg[9]/Q
                         net (fo=6, routed)           0.162     1.240    reg_config_inst3/clock_20k_cnt_reg_n_0_[9]
    SLICE_X96Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.285 r  reg_config_inst3/clock_20k_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.285    reg_config_inst3/clock_20k_cnt[0]_i_1__1_n_0
    SLICE_X96Y25         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.867     1.233    reg_config_inst3/FCLK_CLK2_0
    SLICE_X96Y25         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[0]/C
                         clock pessimism             -0.284     0.949    
    SLICE_X96Y25         FDCE (Hold_fdce_C_D)         0.120     1.069    reg_config_inst3/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X102Y23   power_on_delay_inst/camera_pwnd_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X105Y19   power_on_delay_inst/camera_rstn_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X104Y19   power_on_delay_inst/cnt2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X104Y21   power_on_delay_inst/cnt2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X104Y21   power_on_delay_inst/cnt2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y21   power_on_delay_inst/cnt2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y21   power_on_delay_inst/cnt2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y22   power_on_delay_inst/cnt2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y22   power_on_delay_inst/cnt2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y22   power_on_delay_inst/cnt2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y22   power_on_delay_inst/cnt2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y20   power_on_delay_inst/cnt2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y20   power_on_delay_inst/cnt2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y20   power_on_delay_inst/cnt2_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X104Y20   power_on_delay_inst/cnt2_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X90Y21    reg_config_inst2/clock_20k_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X90Y21    reg_config_inst2/clock_20k_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X90Y21    reg_config_inst2/clock_20k_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X102Y23   power_on_delay_inst/camera_pwnd_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X105Y19   power_on_delay_inst/camera_rstn_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X105Y19   power_on_delay_inst/camera_rstn_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X112Y24   power_on_delay_inst/camera_rstn_reg_reg_lopt_replica_2/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos1_pclk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.392ns (39.350%)  route 2.145ns (60.650%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 15.015 - 10.417 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.464     5.086    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y11         FDRE (Prop_fdre_C_Q)         0.379     5.465 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/Q
                         net (fo=2, routed)           0.786     6.251    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/RD_PNTR_WR[2]
    SLICE_X88Y12         LUT4 (Prop_lut4_I2_O)        0.105     6.356 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.356    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X88Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.813 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.813    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.003 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.964     7.966    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X91Y14         LUT5 (Prop_lut5_I0_O)        0.261     8.227 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.396     8.623    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.356    15.015    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.476    15.491    
                         clock uncertainty           -0.035    15.455    
    SLICE_X91Y14         FDPE (Setup_fdpe_C_D)       -0.059    15.396    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.392ns (44.305%)  route 1.750ns (55.695%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 15.015 - 10.417 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.464     5.086    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y11         FDRE (Prop_fdre_C_Q)         0.379     5.465 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/Q
                         net (fo=2, routed)           0.786     6.251    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/RD_PNTR_WR[2]
    SLICE_X88Y12         LUT4 (Prop_lut4_I2_O)        0.105     6.356 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.356    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X88Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.813 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.813    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X88Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.003 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.964     7.966    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X91Y14         LUT5 (Prop_lut5_I0_O)        0.261     8.227 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     8.227    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.356    15.015    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.476    15.491    
                         clock uncertainty           -0.035    15.455    
    SLICE_X91Y14         FDPE (Setup_fdpe_C_D)        0.030    15.485    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  7.258    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.484ns (22.305%)  route 1.686ns (77.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 15.054 - 10.417 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.511     5.133    system_i/ov5640_axis_0/inst/cmos_pclk_i
    SLICE_X91Y17         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.379     5.512 r  system_i/ov5640_axis_0/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           1.048     6.560    system_i/ov5640_axis_0/inst/cmos_href_d
    SLICE_X91Y17         LUT3 (Prop_lut3_I1_O)        0.105     6.665 r  system_i/ov5640_axis_0/inst/p_0_out/O
                         net (fo=2, routed)           0.638     7.302    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.395    15.054    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.512    15.566    
                         clock uncertainty           -0.035    15.531    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641    14.890    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.484ns (23.273%)  route 1.596ns (76.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 15.050 - 10.417 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.511     5.133    system_i/ov5640_axis_0/inst/cmos_pclk_i
    SLICE_X91Y17         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.379     5.512 r  system_i/ov5640_axis_0/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           1.048     6.560    system_i/ov5640_axis_0/inst/cmos_href_d
    SLICE_X91Y17         LUT3 (Prop_lut3_I1_O)        0.105     6.665 r  system_i/ov5640_axis_0/inst/p_0_out/O
                         net (fo=2, routed)           0.547     7.212    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y3          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.391    15.050    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y3          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.512    15.562    
                         clock uncertainty           -0.035    15.527    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641    14.886    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.797ns (30.065%)  route 1.854ns (69.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.968 - 10.417 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.460     5.082    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y15         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.348     5.430 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/Q
                         net (fo=4, routed)           0.799     6.228    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][9]
    SLICE_X85Y14         LUT6 (Prop_lut6_I4_O)        0.239     6.467 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.488     6.955    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X85Y11         LUT6 (Prop_lut6_I3_O)        0.105     7.060 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.568     7.628    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X86Y10         LUT2 (Prop_lut2_I1_O)        0.105     7.733 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     7.733    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X86Y10         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    14.968    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X86Y10         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.476    15.444    
                         clock uncertainty           -0.035    15.408    
    SLICE_X86Y10         FDRE (Setup_fdre_C_D)        0.074    15.482    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         15.482    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.484ns (21.603%)  route 1.756ns (78.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.966 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_fdpe_C_Q)         0.379     5.515 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.717     6.232    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.337 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.039     7.376    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.307    14.966    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                         clock pessimism              0.476    15.442    
                         clock uncertainty           -0.035    15.406    
    SLICE_X87Y13         FDCE (Setup_fdce_C_CE)      -0.168    15.238    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.484ns (21.603%)  route 1.756ns (78.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.966 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_fdpe_C_Q)         0.379     5.515 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.717     6.232    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.337 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.039     7.376    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.307    14.966    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                         clock pessimism              0.476    15.442    
                         clock uncertainty           -0.035    15.406    
    SLICE_X87Y13         FDCE (Setup_fdce_C_CE)      -0.168    15.238    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.484ns (21.603%)  route 1.756ns (78.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.966 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_fdpe_C_Q)         0.379     5.515 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.717     6.232    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.337 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.039     7.376    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.307    14.966    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.476    15.442    
                         clock uncertainty           -0.035    15.406    
    SLICE_X87Y13         FDCE (Setup_fdce_C_CE)      -0.168    15.238    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.862ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.484ns (21.603%)  route 1.756ns (78.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.966 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_fdpe_C_Q)         0.379     5.515 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.717     6.232    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.337 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.039     7.376    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.307    14.966    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y13         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.476    15.442    
                         clock uncertainty           -0.035    15.406    
    SLICE_X87Y13         FDCE (Setup_fdce_C_CE)      -0.168    15.238    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.862    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.484ns (21.716%)  route 1.745ns (78.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDPE (Prop_fdpe_C_Q)         0.379     5.515 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.717     6.232    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X91Y14         LUT2 (Prop_lut2_I1_O)        0.105     6.337 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.028     7.364    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X87Y11         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y11         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y11         FDCE (Setup_fdce_C_CE)      -0.168    15.239    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  7.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.359%)  route 0.208ns (59.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.607     1.921    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDCE (Prop_fdce_C_Q)         0.141     2.062 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.208     2.270    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.913     2.578    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.604     1.974    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.157    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.953%)  route 0.170ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.607     1.921    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDCE (Prop_fdce_C_Q)         0.128     2.049 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/Q
                         net (fo=4, routed)           0.170     2.219    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.913     2.578    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.604     1.974    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     2.103    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     1.899    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y11         FDRE (Prop_fdre_C_Q)         0.141     2.040 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.095    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X85Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.854     2.519    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.620     1.899    
    SLICE_X85Y11         FDRE (Hold_fdre_C_D)         0.075     1.974    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     1.899    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y11         FDRE (Prop_fdre_C_Q)         0.141     2.040 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     2.095    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X83Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.854     2.519    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X83Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.620     1.899    
    SLICE_X83Y11         FDRE (Hold_fdre_C_D)         0.075     1.974    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.583     1.897    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y14         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y14         FDRE (Prop_fdre_C_Q)         0.141     2.038 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.093    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X85Y14         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.851     2.516    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y14         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.619     1.897    
    SLICE_X85Y14         FDRE (Hold_fdre_C_D)         0.075     1.972    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X91Y13         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.141     2.061 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.116    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X91Y13         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.874     2.539    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X91Y13         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.619     1.920    
    SLICE_X91Y13         FDRE (Hold_fdre_C_D)         0.075     1.995    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.583     1.897    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y15         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDRE (Prop_fdre_C_Q)         0.141     2.038 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055     2.093    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X85Y15         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.850     2.515    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X85Y15         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.618     1.897    
    SLICE_X85Y15         FDRE (Hold_fdre_C_D)         0.075     1.972    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.905%)  route 0.221ns (61.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.607     1.921    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y12         FDCE (Prop_fdce_C_Q)         0.141     2.062 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=4, routed)           0.221     2.283    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.913     2.578    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y2          RAMB36E1                                     r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.604     1.974    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.157    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     1.899    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y11         FDRE (Prop_fdre_C_Q)         0.141     2.040 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.064     2.104    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X84Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.854     2.519    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y11         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.620     1.899    
    SLICE_X84Y11         FDRE (Hold_fdre_C_D)         0.075     1.974    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos1_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.583     1.897    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y15         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y15         FDRE (Prop_fdre_C_Q)         0.141     2.038 r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.064     2.102    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X84Y15         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.850     2.515    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y15         FDRE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.618     1.897    
    SLICE_X84Y15         FDRE (Hold_fdre_C_D)         0.075     1.972    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos1_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { cmos1_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X4Y2    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X4Y3    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.417      8.825      BUFGCTRL_X0Y1  cmos1_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.417      9.417      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.417      9.417      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.417      9.417      SLICE_X91Y15   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y16   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y16   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X91Y15   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X92Y14   system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X95Y15   system_i/ov5640_axis_0/inst/cmos_data_d_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos2_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.630ns (19.439%)  route 2.611ns (80.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.514 - 10.417 ) 
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.482     5.679    system_i/ov5640_axis_1/inst/cmos_pclk_i
    SLICE_X18Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.398     6.077 r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.962     7.039    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y3          LUT2 (Prop_lut2_I0_O)        0.232     7.271 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.649     8.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.363    15.514    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    16.074    
                         clock uncertainty           -0.035    16.038    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    15.562    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.562    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.630ns (22.455%)  route 2.176ns (77.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.515 - 10.417 ) 
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.482     5.679    system_i/ov5640_axis_1/inst/cmos_pclk_i
    SLICE_X18Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.398     6.077 r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.962     7.039    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y3          LUT2 (Prop_lut2_I0_O)        0.232     7.271 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.214     8.485    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X0Y0          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.364    15.515    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y0          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    16.075    
                         clock uncertainty           -0.035    16.039    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    15.563    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 1.495ns (46.965%)  route 1.688ns (53.035%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.472 - 10.417 ) 
    Source Clock Delay      (SCD):    5.677ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.480     5.677    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.348     6.025 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.685     6.710    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[2]
    SLICE_X21Y1          LUT4 (Prop_lut4_I1_O)        0.239     6.949 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.949    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.406 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.406    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.596 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.555     8.152    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X22Y3          LUT5 (Prop_lut5_I3_O)        0.261     8.413 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.448     8.860    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y3          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.322    15.472    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y3          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.594    16.066    
                         clock uncertainty           -0.035    16.031    
    SLICE_X22Y3          FDPE (Setup_fdpe_C_D)       -0.027    16.004    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         16.004    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.843ns (28.439%)  route 2.121ns (71.561%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.473 - 10.417 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.481     5.678    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X20Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.398     6.076 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/Q
                         net (fo=6, routed)           0.832     6.908    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][11]
    SLICE_X20Y5          LUT6 (Prop_lut6_I3_O)        0.235     7.143 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.771     7.915    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X20Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.020 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.517     8.537    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X21Y3          LUT2 (Prop_lut2_I1_O)        0.105     8.642 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     8.642    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X21Y3          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.323    15.473    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y3          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.594    16.067    
                         clock uncertainty           -0.035    16.032    
    SLICE_X21Y3          FDRE (Setup_fdre_C_D)        0.030    16.062    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.738ns (26.853%)  route 2.010ns (73.147%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.473 - 10.417 ) 
    Source Clock Delay      (SCD):    5.678ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.481     5.678    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X20Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.398     6.076 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/Q
                         net (fo=6, routed)           0.832     6.908    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][11]
    SLICE_X20Y5          LUT6 (Prop_lut6_I3_O)        0.235     7.143 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.771     7.915    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X20Y2          LUT6 (Prop_lut6_I3_O)        0.105     8.020 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.406     8.426    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X21Y2          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.323    15.473    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y2          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.594    16.067    
                         clock uncertainty           -0.035    16.032    
    SLICE_X21Y2          FDRE (Setup_fdre_C_D)       -0.079    15.953    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         15.953    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.630ns (25.234%)  route 1.867ns (74.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.482     5.679    system_i/ov5640_axis_1/inst/cmos_pclk_i
    SLICE_X18Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.398     6.077 r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.962     7.039    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y3          LUT2 (Prop_lut2_I0_O)        0.232     7.271 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          0.905     8.176    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.168    15.833    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.833    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.630ns (25.234%)  route 1.867ns (74.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.482     5.679    system_i/ov5640_axis_1/inst/cmos_pclk_i
    SLICE_X18Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.398     6.077 r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.962     7.039    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y3          LUT2 (Prop_lut2_I0_O)        0.232     7.271 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          0.905     8.176    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.168    15.833    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.833    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.630ns (25.234%)  route 1.867ns (74.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.482     5.679    system_i/ov5640_axis_1/inst/cmos_pclk_i
    SLICE_X18Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.398     6.077 r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.962     7.039    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y3          LUT2 (Prop_lut2_I0_O)        0.232     7.271 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          0.905     8.176    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.168    15.833    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.833    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.630ns (25.234%)  route 1.867ns (74.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.679ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.482     5.679    system_i/ov5640_axis_1/inst/cmos_pclk_i
    SLICE_X18Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y4          FDRE (Prop_fdre_C_Q)         0.398     6.077 r  system_i/ov5640_axis_1/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.962     7.039    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X22Y3          LUT2 (Prop_lut2_I0_O)        0.232     7.271 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          0.905     8.176    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Setup_fdce_C_CE)      -0.168    15.833    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.833    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 1.495ns (54.649%)  route 1.241ns (45.351%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.472 - 10.417 ) 
    Source Clock Delay      (SCD):    5.677ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.480     5.677    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.348     6.025 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.685     6.710    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[2]
    SLICE_X21Y1          LUT4 (Prop_lut4_I1_O)        0.239     6.949 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.949    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.406 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.406    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.596 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.555     8.152    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X22Y3          LUT5 (Prop_lut5_I3_O)        0.261     8.413 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     8.413    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X22Y3          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.322    15.472    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X22Y3          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.594    16.066    
                         clock uncertainty           -0.035    16.031    
    SLICE_X22Y3          FDPE (Setup_fdpe_C_D)        0.072    16.103    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.103    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  7.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.593     2.253    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDRE (Prop_fdre_C_Q)         0.141     2.394 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.449    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X19Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.863     2.926    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X19Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.673     2.253    
    SLICE_X19Y5          FDRE (Hold_fdre_C_D)         0.075     2.328    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDPE (Prop_fdpe_C_Q)         0.141     2.390 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     2.445    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X25Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.671     2.249    
    SLICE_X25Y4          FDPE (Hold_fdpe_C_D)         0.075     2.324    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.593     2.253    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X23Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDRE (Prop_fdre_C_Q)         0.141     2.394 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.449    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X23Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.861     2.924    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X23Y4          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.671     2.253    
    SLICE_X23Y4          FDRE (Hold_fdre_C_D)         0.075     2.328    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.768%)  route 0.091ns (39.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.594     2.254    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141     2.395 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.091     2.486    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[7]
    SLICE_X22Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.862     2.925    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.658     2.267    
    SLICE_X22Y1          FDCE (Hold_fdce_C_D)         0.083     2.350    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.902%)  route 0.064ns (31.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.141     2.390 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=2, routed)           0.064     2.453    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_busy
    SLICE_X25Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.658     2.262    
    SLICE_X25Y4          FDPE (Hold_fdpe_C_D)         0.046     2.308    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.777%)  route 0.107ns (43.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.594     2.254    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141     2.395 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.107     2.502    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[4]
    SLICE_X22Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.862     2.925    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.658     2.267    
    SLICE_X22Y1          FDCE (Hold_fdce_C_D)         0.085     2.352    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.724%)  route 0.249ns (60.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.595     2.255    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y2          FDCE (Prop_fdce_C_Q)         0.164     2.419 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=4, routed)           0.249     2.668    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X0Y0          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.902     2.964    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y0          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.636     2.328    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.511    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_data_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.078%)  route 0.328ns (68.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.593     2.253    system_i/ov5640_axis_1/inst/cmos_pclk_i
    SLICE_X12Y8          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_data_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.148     2.401 r  system_i/ov5640_axis_1/inst/cmos_data_d_reg[4]/Q
                         net (fo=2, routed)           0.328     2.729    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.901     2.963    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.636     2.327    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243     2.570    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.593     2.253    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X20Y3          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y3          FDRE (Prop_fdre_C_Q)         0.164     2.417 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.472    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X20Y3          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.862     2.925    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X20Y3          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.672     2.253    
    SLICE_X20Y3          FDRE (Hold_fdre_C_D)         0.060     2.313    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos2_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.593     2.253    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDRE (Prop_fdre_C_Q)         0.164     2.417 r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     2.472    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X18Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.863     2.926    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X18Y5          FDRE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.673     2.253    
    SLICE_X18Y5          FDRE (Hold_fdre_C_D)         0.060     2.313    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos2_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { cmos2_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X0Y0    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X0Y1    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.417      8.825      BUFGCTRL_X0Y0  BUFG_cmos2_pclk/I
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X12Y8    system_i/ov5640_axis_1/inst/cmos_data_d_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X18Y4    system_i/ov5640_axis_1/inst/cmos_href_d_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X20Y3    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X25Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X25Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X24Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X25Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X25Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X24Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X24Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X24Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X24Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X26Y4    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos3_pclk
  To Clock:  cmos3_pclk

Setup :            0  Failing Endpoints,  Worst Slack        6.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 1.373ns (39.029%)  route 2.145ns (60.971%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 15.311 - 10.417 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.518     5.258    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDCE (Prop_fdce_C_Q)         0.348     5.606 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           0.985     6.590    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X106Y32        LUT4 (Prop_lut4_I3_O)        0.242     6.832 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.832    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X106Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.164 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.354 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.894     8.248    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X107Y36        LUT5 (Prop_lut5_I3_O)        0.261     8.509 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.266     8.775    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X107Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.428    15.311    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X107Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.370    15.681    
                         clock uncertainty           -0.035    15.645    
    SLICE_X107Y37        FDPE (Setup_fdpe_C_D)       -0.059    15.586    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 1.373ns (39.074%)  route 2.141ns (60.926%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 15.311 - 10.417 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.518     5.258    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y33        FDCE (Prop_fdce_C_Q)         0.348     5.606 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           0.985     6.590    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/Q[7]
    SLICE_X106Y32        LUT4 (Prop_lut4_I3_O)        0.242     6.832 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     6.832    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[3]
    SLICE_X106Y32        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.164 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.164    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X106Y33        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.354 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.894     8.248    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1
    SLICE_X107Y36        LUT5 (Prop_lut5_I3_O)        0.261     8.509 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.262     8.771    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X107Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.428    15.311    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X107Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.370    15.681    
                         clock uncertainty           -0.035    15.645    
    SLICE_X107Y37        FDPE (Setup_fdpe_C_D)       -0.047    15.598    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.738ns (25.456%)  route 2.161ns (74.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.520     5.260    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y35        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.398     5.658 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/Q
                         net (fo=3, routed)           0.910     6.567    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][8]
    SLICE_X102Y35        LUT6 (Prop_lut6_I1_O)        0.235     6.802 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.832     7.635    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X102Y32        LUT6 (Prop_lut6_I3_O)        0.105     7.740 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.419     8.159    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X104Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
                         clock pessimism              0.406    15.649    
                         clock uncertainty           -0.035    15.613    
    SLICE_X104Y32        FDRE (Setup_fdre_C_D)       -0.004    15.609    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.843ns (29.646%)  route 2.001ns (70.354%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.520     5.260    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y35        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.398     5.658 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/Q
                         net (fo=3, routed)           0.910     6.567    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][8]
    SLICE_X102Y35        LUT6 (Prop_lut6_I1_O)        0.235     6.802 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.832     7.635    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X102Y32        LUT6 (Prop_lut6_I3_O)        0.105     7.740 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.259     7.998    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X104Y32        LUT2 (Prop_lut2_I1_O)        0.105     8.103 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     8.103    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X104Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.406    15.649    
                         clock uncertainty           -0.035    15.613    
    SLICE_X104Y32        FDRE (Setup_fdre_C_D)        0.072    15.685    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         15.685    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.484ns (21.957%)  route 1.720ns (78.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 15.282 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_pclk_i
    SLICE_X106Y37        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.379     5.706 r  system_i/ov5640_axis_2/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.572     6.278    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X106Y37        LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.148     7.531    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.399    15.282    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.370    15.652    
                         clock uncertainty           -0.035    15.617    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    15.141    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.738ns (29.927%)  route 1.728ns (70.073%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.520     5.260    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y35        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.398     5.658 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/Q
                         net (fo=3, routed)           0.910     6.567    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][8]
    SLICE_X102Y35        LUT6 (Prop_lut6_I1_O)        0.235     6.802 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.818     7.621    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X103Y32        LUT2 (Prop_lut2_I1_O)        0.105     7.726 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     7.726    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism              0.370    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X103Y32        FDRE (Setup_fdre_C_D)        0.033    15.610    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.907ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.752ns (30.323%)  route 1.728ns (69.677%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.520     5.260    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y35        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.398     5.658 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/Q
                         net (fo=3, routed)           0.910     6.567    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][8]
    SLICE_X102Y35        LUT6 (Prop_lut6_I1_O)        0.235     6.802 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.818     7.621    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X103Y32        LUT3 (Prop_lut3_I1_O)        0.119     7.740 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1/O
                         net (fo=1, routed)           0.000     7.740    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[4]
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]/C
                         clock pessimism              0.370    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X103Y32        FDRE (Setup_fdre_C_D)        0.069    15.646    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         15.646    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  7.907    

Slack (MET) :             7.926ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.738ns (29.927%)  route 1.728ns (70.073%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.520     5.260    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y35        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y35        FDRE (Prop_fdre_C_Q)         0.398     5.658 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][8]/Q
                         net (fo=3, routed)           0.910     6.567    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][8]
    SLICE_X102Y35        LUT6 (Prop_lut6_I1_O)        0.235     6.802 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.818     7.621    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X102Y32        LUT4 (Prop_lut4_I2_O)        0.105     7.726 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     7.726    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[3]
    SLICE_X102Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.370    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X102Y32        FDRE (Setup_fdre_C_D)        0.074    15.651    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         15.651    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  7.926    

Slack (MET) :             8.008ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.484ns (29.441%)  route 1.160ns (70.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 15.285 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_pclk_i
    SLICE_X106Y37        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.379     5.706 r  system_i/ov5640_axis_2/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.524     6.229    system_i/ov5640_axis_2/inst/cmos_href_d
    SLICE_X106Y37        LUT3 (Prop_lut3_I1_O)        0.105     6.334 r  system_i/ov5640_axis_2/inst/p_0_out/O
                         net (fo=2, routed)           0.636     6.971    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X5Y7          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.402    15.285    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y7          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.370    15.655    
                         clock uncertainty           -0.035    15.620    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641    14.979    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  8.008    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.484ns (23.428%)  route 1.582ns (76.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_pclk_i
    SLICE_X106Y37        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.379     5.706 r  system_i/ov5640_axis_2/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.572     6.278    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X106Y37        LUT2 (Prop_lut2_I0_O)        0.105     6.383 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.010     7.393    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X105Y32        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y32        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.370    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X105Y32        FDCE (Setup_fdce_C_CE)      -0.168    15.409    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.409    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  8.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.608     1.806    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y32        FDRE (Prop_fdre_C_Q)         0.141     1.947 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     2.002    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.876     2.331    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.525     1.806    
    SLICE_X103Y32        FDRE (Hold_fdre_C_D)         0.075     1.881    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.638     1.836    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y37        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y37        FDRE (Prop_fdre_C_Q)         0.141     1.977 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.032    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X109Y37        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y37        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.527     1.836    
    SLICE_X109Y37        FDRE (Hold_fdre_C_D)         0.075     1.911    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.689%)  route 0.085ns (31.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.608     1.806    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X103Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y32        FDRE (Prop_fdre_C_Q)         0.141     1.947 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/Q
                         net (fo=5, routed)           0.085     2.032    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][5]
    SLICE_X102Y32        LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     2.077    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X102Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.876     2.331    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y32        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.512     1.819    
    SLICE_X102Y32        FDRE (Hold_fdre_C_D)         0.121     1.940    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.239%)  route 0.069ns (32.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y34        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDCE (Prop_fdce_C_Q)         0.141     1.976 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/Q
                         net (fo=2, routed)           0.069     2.045    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X106Y34        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.906     2.361    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y34        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.526     1.835    
    SLICE_X106Y34        FDCE (Hold_fdce_C_D)         0.071     1.906    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_data_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.478%)  route 0.326ns (66.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.639     1.837    system_i/ov5640_axis_2/inst/cmos_pclk_i
    SLICE_X108Y38        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_data_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38        FDRE (Prop_fdre_C_Q)         0.164     2.001 r  system_i/ov5640_axis_2/inst/cmos_data_d_reg[0]/Q
                         net (fo=2, routed)           0.326     2.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X5Y7          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.921     2.376    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y7          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.886    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.182    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_data_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.737%)  route 0.350ns (71.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.638     1.836    system_i/ov5640_axis_2/inst/cmos_pclk_i
    SLICE_X106Y37        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_data_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y37        FDRE (Prop_fdre_C_Q)         0.141     1.977 r  system_i/ov5640_axis_2/inst/cmos_data_d_reg[4]/Q
                         net (fo=2, routed)           0.350     2.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.916     2.371    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.881    
    RAMB36_X5Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.177    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_data_d_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.955%)  route 0.334ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.639     1.837    system_i/ov5640_axis_2/inst/cmos_pclk_i
    SLICE_X108Y38        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_data_d_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y38        FDRE (Prop_fdre_C_Q)         0.164     2.001 r  system_i/ov5640_axis_2/inst/cmos_data_d_reg[5]/Q
                         net (fo=2, routed)           0.334     2.335    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.916     2.371    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y6          RAMB36E1                                     r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.490     1.881    
    RAMB36_X5Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.177    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.609     1.807    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y33        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.164     1.971 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     2.026    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X102Y33        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.877     2.332    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X102Y33        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.525     1.807    
    SLICE_X102Y33        FDRE (Hold_fdre_C_D)         0.060     1.867    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.164     1.999 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.054    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.907     2.362    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.527     1.835    
    SLICE_X108Y36        FDPE (Hold_fdpe_C_D)         0.060     1.895    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos3_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.607     1.805    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y31        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.164     1.969 r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     2.024    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X104Y31        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.875     2.330    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X104Y31        FDRE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.525     1.805    
    SLICE_X104Y31        FDRE (Hold_fdre_C_D)         0.060     1.865    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos3_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { cmos3_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X5Y7     system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X5Y6     system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.417      8.825      BUFGCTRL_X0Y18  BUFG_cmos3_pclk/I
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X108Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X109Y37   system_i/ov5640_axis_2/inst/cmos_data_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X106Y37   system_i/ov5640_axis_2/inst/cmos_data_d_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X107Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X106Y37   system_i/ov5640_axis_2/inst/cmos_data_d_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X108Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X106Y36   system_i/ov5640_axis_2/inst/cmos_data_d_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y30   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y30   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y30   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X108Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X109Y37   system_i/ov5640_axis_2/inst/cmos_data_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X106Y37   system_i/ov5640_axis_2/inst/cmos_data_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X107Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X106Y37   system_i/ov5640_axis_2/inst/cmos_data_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X108Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X108Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y31   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y31   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y30   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y31   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y31   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y30   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y31   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y31   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X102Y30   system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X108Y38   system_i/ov5640_axis_2/inst/cmos_data_d_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  cmos4_pclk
  To Clock:  cmos4_pclk

Setup :            0  Failing Endpoints,  Worst Slack        7.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.138ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.392ns (44.590%)  route 1.730ns (55.410%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 15.773 - 10.417 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.465     6.035    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y3          FDCE (Prop_fdce_C_Q)         0.379     6.414 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.712     7.126    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[3]
    SLICE_X75Y4          LUT4 (Prop_lut4_I3_O)        0.105     7.231 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.231    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X75Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.688 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X75Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.878 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.732     8.610    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X75Y8          LUT5 (Prop_lut5_I0_O)        0.261     8.871 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.286     9.157    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.306    15.773    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.616    16.389    
                         clock uncertainty           -0.035    16.354    
    SLICE_X74Y8          FDPE (Setup_fdpe_C_D)       -0.059    16.295    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         16.295    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  7.138    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 1.392ns (46.646%)  route 1.592ns (53.354%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 15.773 - 10.417 ) 
    Source Clock Delay      (SCD):    6.035ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.465     6.035    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y3          FDCE (Prop_fdce_C_Q)         0.379     6.414 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.712     7.126    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[3]
    SLICE_X75Y4          LUT4 (Prop_lut4_I3_O)        0.105     7.231 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     7.231    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X75Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.688 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.688    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X75Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.878 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[2]
                         net (fo=1, routed)           0.732     8.610    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X75Y8          LUT5 (Prop_lut5_I0_O)        0.261     8.871 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.148     9.019    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.306    15.773    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.616    16.389    
                         clock uncertainty           -0.035    16.354    
    SLICE_X74Y8          FDPE (Setup_fdpe_C_D)       -0.047    16.307    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.307    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.484ns (19.191%)  route 2.038ns (80.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 15.867 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y8          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.587     6.997    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X75Y8          LUT2 (Prop_lut2_I1_O)        0.105     7.102 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.451     8.553    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.399    15.867    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.616    16.483    
                         clock uncertainty           -0.035    16.447    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    15.971    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.971    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.484ns (20.420%)  route 1.886ns (79.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.866 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y8          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=4, routed)           0.587     6.997    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X75Y8          LUT2 (Prop_lut2_I1_O)        0.105     7.102 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=41, routed)          1.299     8.401    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/p_20_out
    RAMB36_X4Y1          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.398    15.866    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y1          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.616    16.482    
                         clock uncertainty           -0.035    16.446    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476    15.970    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.970    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.797ns (28.643%)  route 1.986ns (71.357%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 15.774 - 10.417 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.463     6.033    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y5          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y5          FDRE (Prop_fdre_C_Q)         0.348     6.381 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/Q
                         net (fo=6, routed)           0.942     7.323    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][11]
    SLICE_X71Y4          LUT6 (Prop_lut6_I3_O)        0.239     7.562 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.379     7.941    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X74Y3          LUT6 (Prop_lut6_I3_O)        0.105     8.046 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1/O
                         net (fo=2, routed)           0.664     8.711    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[1]
    SLICE_X74Y2          LUT2 (Prop_lut2_I1_O)        0.105     8.816 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     8.816    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[0]
    SLICE_X74Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.307    15.774    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.648    16.422    
                         clock uncertainty           -0.035    16.387    
    SLICE_X74Y2          FDRE (Setup_fdre_C_D)        0.032    16.419    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.590ns (26.269%)  route 1.656ns (73.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 15.867 - 10.417 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.463     6.033    system_i/ov5640_axis_3/inst/cmos_pclk_i
    SLICE_X77Y8          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y8          FDRE (Prop_fdre_C_Q)         0.348     6.381 r  system_i/ov5640_axis_3/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.720     7.101    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X75Y8          LUT3 (Prop_lut3_I1_O)        0.242     7.343 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_37_LOPT_REMAP/O
                         net (fo=1, routed)           0.936     8.279    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_19
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.399    15.867    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.616    16.483    
                         clock uncertainty           -0.035    16.447    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    16.060    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.060    
                         arrival time                          -8.279    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/sof_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.484ns (25.614%)  route 1.406ns (74.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 15.867 - 10.417 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.463     6.033    system_i/ov5640_axis_3/inst/cmos_pclk_i
    SLICE_X77Y8          FDRE                                         r  system_i/ov5640_axis_3/inst/sof_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y8          FDRE (Prop_fdre_C_Q)         0.379     6.412 r  system_i/ov5640_axis_3/inst/sof_reg/Q
                         net (fo=2, routed)           0.410     6.822    system_i/ov5640_axis_3/inst/sof
    SLICE_X77Y8          LUT3 (Prop_lut3_I2_O)        0.105     6.927 r  system_i/ov5640_axis_3/inst/p_0_out/O
                         net (fo=2, routed)           0.996     7.923    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.399    15.867    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.616    16.483    
                         clock uncertainty           -0.035    16.447    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.641    15.806    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.806    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.909ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_href_d_reg/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.590ns (27.864%)  route 1.527ns (72.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 15.866 - 10.417 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.463     6.033    system_i/ov5640_axis_3/inst/cmos_pclk_i
    SLICE_X77Y8          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_href_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y8          FDRE (Prop_fdre_C_Q)         0.348     6.381 r  system_i/ov5640_axis_3/inst/cmos_href_d_reg/Q
                         net (fo=6, routed)           0.722     7.103    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_2
    SLICE_X75Y8          LUT3 (Prop_lut3_I2_O)        0.242     7.345 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_39_LOPT_REMAP/O
                         net (fo=1, routed)           0.805     8.151    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_20
    RAMB36_X4Y1          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.398    15.866    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y1          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.616    16.482    
                         clock uncertainty           -0.035    16.446    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    16.059    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.059    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             7.922ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.692ns (28.089%)  route 1.772ns (71.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 15.774 - 10.417 ) 
    Source Clock Delay      (SCD):    6.033ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.463     6.033    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y5          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y5          FDRE (Prop_fdre_C_Q)         0.348     6.381 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/Q
                         net (fo=6, routed)           0.942     7.323    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[2][11]
    SLICE_X71Y4          LUT6 (Prop_lut6_I3_O)        0.239     7.562 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1/O
                         net (fo=6, routed)           0.830     8.392    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[6]
    SLICE_X74Y3          LUT4 (Prop_lut4_I2_O)        0.105     8.497 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     8.497    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[3]
    SLICE_X74Y3          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.307    15.774    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y3          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.648    16.422    
                         clock uncertainty           -0.035    16.387    
    SLICE_X74Y3          FDRE (Setup_fdre_C_D)        0.032    16.419    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         16.419    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  7.922    

Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_data_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.433ns (25.404%)  route 1.271ns (74.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 15.867 - 10.417 ) 
    Source Clock Delay      (SCD):    6.089ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519     6.089    system_i/ov5640_axis_3/inst/cmos_pclk_i
    SLICE_X92Y9          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_data_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y9          FDRE (Prop_fdre_C_Q)         0.433     6.522 r  system_i/ov5640_axis_3/inst/cmos_data_d_reg[4]/Q
                         net (fo=2, routed)           1.271     7.794    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.399    15.867    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.616    16.483    
                         clock uncertainty           -0.035    16.447    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.641    15.806    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.806    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                  8.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_data_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.300%)  route 0.296ns (67.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.610     2.466    system_i/ov5640_axis_3/inst/cmos_pclk_i
    SLICE_X91Y5          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_data_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDRE (Prop_fdre_C_Q)         0.141     2.607 r  system_i/ov5640_axis_3/inst/cmos_data_d_reg[0]/Q
                         net (fo=2, routed)           0.296     2.902    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.918     3.210    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y0          RAMB36E1                                     r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.690     2.520    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.816    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.584     2.440    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X71Y9          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDRE (Prop_fdre_C_Q)         0.141     2.581 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     2.636    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X71Y9          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.851     3.144    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X71Y9          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.704     2.440    
    SLICE_X71Y9          FDRE (Hold_fdre_C_D)         0.075     2.515    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.587     2.443    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y2          FDRE (Prop_fdre_C_Q)         0.141     2.584 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     2.639    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X73Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.854     3.147    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.704     2.443    
    SLICE_X73Y2          FDRE (Hold_fdre_C_D)         0.075     2.518    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.141     2.582 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     2.637    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.704     2.441    
    SLICE_X73Y9          FDPE (Hold_fdpe_C_D)         0.075     2.516    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.586     2.442    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y5          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y5          FDRE (Prop_fdre_C_Q)         0.141     2.583 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     2.638    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X73Y5          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.853     3.146    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y5          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.704     2.442    
    SLICE_X73Y5          FDRE (Hold_fdre_C_D)         0.075     2.517    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.586     2.442    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y4          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y4          FDRE (Prop_fdre_C_Q)         0.141     2.583 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     2.638    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X73Y4          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.853     3.146    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y4          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.704     2.442    
    SLICE_X73Y4          FDRE (Hold_fdre_C_D)         0.075     2.517    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDCE (Prop_fdce_C_Q)         0.141     2.582 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/Q
                         net (fo=2, routed)           0.066     2.647    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_wr_ext[2]
    SLICE_X73Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.704     2.441    
    SLICE_X73Y9          FDCE (Hold_fdce_C_D)         0.078     2.519    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.587     2.443    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y2          FDRE (Prop_fdre_C_Q)         0.141     2.584 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.064     2.647    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X74Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.854     3.147    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y2          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.704     2.443    
    SLICE_X74Y2          FDRE (Hold_fdre_C_D)         0.075     2.518    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.141     2.582 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     2.645    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.704     2.441    
    SLICE_X74Y9          FDPE (Hold_fdpe_C_D)         0.075     2.516    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             cmos4_pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.586     2.442    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y4          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y4          FDRE (Prop_fdre_C_Q)         0.141     2.583 r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.064     2.646    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X72Y4          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.853     3.146    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y4          FDRE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.704     2.442    
    SLICE_X72Y4          FDRE (Hold_fdre_C_D)         0.075     2.517    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cmos4_pclk
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { cmos4_pclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X4Y1    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.417      8.247      RAMB36_X4Y0    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.417      8.825      BUFGCTRL_X0Y2  cmos4_pclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.417      9.417      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.417      9.417      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.417      9.417      SLICE_X73Y8    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X73Y8    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X73Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X74Y9    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X77Y8    system_i/ov5640_axis_3/inst/sof_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.208       4.708      SLICE_X77Y8    system_i/ov5640_axis_3/inst/cmos_href_d_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.208       4.708      SLICE_X77Y3    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X77Y3    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X77Y3    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X77Y4    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X77Y5    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X77Y5    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X76Y3    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.208       4.708      SLICE_X77Y4    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.484ns (17.279%)  route 2.317ns (82.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.333ns = ( 10.666 - 8.333 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.477     2.556    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X25Y7          FDPE                                         r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDPE (Prop_fdpe_C_Q)         0.379     2.935 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.477     3.412    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X27Y7          LUT2 (Prop_lut2_I0_O)        0.105     3.517 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=5, routed)           1.840     5.357    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X0Y5          FIFO36E1                                     f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.351    10.666    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_s2mm_aclk
    RAMB36_X0Y5          FIFO36E1                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.193    10.859    
                         clock uncertainty           -0.130    10.729    
    RAMB36_X0Y5          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.661    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.484ns (17.805%)  route 2.234ns (82.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 10.661 - 8.333 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.477     2.556    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X25Y7          FDPE                                         r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDPE (Prop_fdpe_C_Q)         0.379     2.935 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.477     3.412    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X27Y7          LUT2 (Prop_lut2_I0_O)        0.105     3.517 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=5, routed)           1.757     5.274    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X0Y4          FIFO36E1                                     f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.346    10.661    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_s2mm_aclk
    RAMB36_X0Y4          FIFO36E1                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.193    10.854    
                         clock uncertainty           -0.130    10.724    
    RAMB36_X0Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.656    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.538ns (20.755%)  route 2.054ns (79.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 10.649 - 8.333 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.459     2.538    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X66Y12         FDPE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y12         FDPE (Prop_fdpe_C_Q)         0.433     2.971 f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.631     3.602    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.105     3.707 f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=5, routed)           1.424     5.130    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X3Y0          FIFO36E1                                     f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.334    10.649    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_s2mm_aclk
    RAMB36_X3Y0          FIFO36E1                                     r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.193    10.842    
                         clock uncertainty           -0.130    10.712    
    RAMB36_X3Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.644    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/subimage_axis_2/inst/col_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.433ns (10.195%)  route 3.814ns (89.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.678 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.476     2.555    system_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X16Y34         FDRE                                         r  system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.433     2.988 f  system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          3.814     6.802    system_i/subimage_axis_2/inst/reset_i
    SLICE_X98Y38         FDCE                                         f  system_i/subimage_axis_2/inst/col_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.363    10.678    system_i/subimage_axis_2/inst/clk_i
    SLICE_X98Y38         FDCE                                         r  system_i/subimage_axis_2/inst/col_valid_reg/C
                         clock pessimism              0.109    10.787    
                         clock uncertainty           -0.130    10.657    
    SLICE_X98Y38         FDCE (Recov_fdce_C_CLR)     -0.258    10.399    system_i/subimage_axis_2/inst/col_valid_reg
  -------------------------------------------------------------------
                         required time                         10.399    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/subimage_axis_2/inst/row_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.433ns (10.195%)  route 3.814ns (89.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.678 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.476     2.555    system_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X16Y34         FDRE                                         r  system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.433     2.988 f  system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          3.814     6.802    system_i/subimage_axis_2/inst/reset_i
    SLICE_X98Y38         FDCE                                         f  system_i/subimage_axis_2/inst/row_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.363    10.678    system_i/subimage_axis_2/inst/clk_i
    SLICE_X98Y38         FDCE                                         r  system_i/subimage_axis_2/inst/row_valid_reg/C
                         clock pessimism              0.109    10.787    
                         clock uncertainty           -0.130    10.657    
    SLICE_X98Y38         FDCE (Recov_fdce_C_CLR)     -0.258    10.399    system_i/subimage_axis_2/inst/row_valid_reg
  -------------------------------------------------------------------
                         required time                         10.399    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/subimage_axis_2/inst/tuser_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.433ns (10.195%)  route 3.814ns (89.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.678 - 8.333 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.476     2.555    system_i/rst_processing_system7_0_150M/U0/slowest_sync_clk
    SLICE_X16Y34         FDRE                                         r  system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y34         FDRE (Prop_fdre_C_Q)         0.433     2.988 f  system_i/rst_processing_system7_0_150M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=12, routed)          3.814     6.802    system_i/subimage_axis_2/inst/reset_i
    SLICE_X98Y38         FDCE                                         f  system_i/subimage_axis_2/inst/tuser_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.363    10.678    system_i/subimage_axis_2/inst/clk_i
    SLICE_X98Y38         FDCE                                         r  system_i/subimage_axis_2/inst/tuser_reg/C
                         clock pessimism              0.109    10.787    
                         clock uncertainty           -0.130    10.657    
    SLICE_X98Y38         FDCE (Recov_fdce_C_CLR)     -0.258    10.399    system_i/subimage_axis_2/inst/tuser_reg
  -------------------------------------------------------------------
                         required time                         10.399    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.484ns (19.511%)  route 1.997ns (80.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 10.667 - 8.333 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.477     2.556    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X25Y7          FDPE                                         r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDPE (Prop_fdpe_C_Q)         0.379     2.935 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.477     3.412    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X27Y7          LUT2 (Prop_lut2_I0_O)        0.105     3.517 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=5, routed)           1.519     5.037    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X0Y3          FIFO36E1                                     f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.352    10.667    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_s2mm_aclk
    RAMB36_X0Y3          FIFO36E1                                     r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.193    10.860    
                         clock uncertainty           -0.130    10.730    
    RAMB36_X0Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.662    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.538ns (21.949%)  route 1.913ns (78.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 10.639 - 8.333 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.459     2.538    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X66Y12         FDPE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y12         FDPE (Prop_fdpe_C_Q)         0.433     2.971 f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.631     3.602    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.105     3.707 f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=5, routed)           1.283     4.989    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X3Y5          FIFO36E1                                     f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.324    10.639    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_s2mm_aclk
    RAMB36_X3Y5          FIFO36E1                                     r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.193    10.832    
                         clock uncertainty           -0.130    10.702    
    RAMB36_X3Y5          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.634    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.538ns (22.620%)  route 1.840ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 10.706 - 8.333 ) 
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.520     2.599    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X96Y38         FDPE                                         r  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y38         FDPE (Prop_fdpe_C_Q)         0.433     3.032 f  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.478     3.510    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X95Y38         LUT2 (Prop_lut2_I0_O)        0.105     3.615 f  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=5, routed)           1.363     4.977    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X5Y3          FIFO36E1                                     f  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.391    10.706    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_s2mm_aclk
    RAMB36_X5Y3          FIFO36E1                                     r  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.193    10.899    
                         clock uncertainty           -0.130    10.769    
    RAMB36_X5Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.701    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_1 rise@8.333ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.484ns (20.025%)  route 1.933ns (79.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.377ns = ( 10.710 - 8.333 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.460     2.539    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X87Y17         FDRE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y17         FDRE (Prop_fdre_C_Q)         0.379     2.918 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.395     3.313    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X87Y17         LUT2 (Prop_lut2_I1_O)        0.105     3.418 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=5, routed)           1.538     4.956    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X5Y2          FIFO36E1                                     f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     9.239    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.316 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       1.395    10.710    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_s2mm_aclk
    RAMB36_X5Y2          FIFO36E1                                     r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.193    10.903    
                         clock uncertainty           -0.130    10.773    
    RAMB36_X5Y2          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068     8.705    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  3.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.984%)  route 0.141ns (50.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.612     0.947    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X99Y38         FDRE                                         r  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y38         FDRE (Prop_fdre_C_Q)         0.141     1.089 f  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/Q
                         net (fo=4, routed)           0.141     1.230    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/sig_reset_reg
    SLICE_X97Y38         FDPE                                         f  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.881     1.247    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X97Y38         FDPE                                         r  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                         clock pessimism             -0.263     0.984    
    SLICE_X97Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     0.889    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.984%)  route 0.141ns (50.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.612     0.947    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X99Y38         FDRE                                         r  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y38         FDRE (Prop_fdre_C_Q)         0.141     1.089 f  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/Q
                         net (fo=4, routed)           0.141     1.230    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/sig_reset_reg
    SLICE_X97Y38         FDPE                                         f  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.881     1.247    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X97Y38         FDPE                                         r  system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.263     0.984    
    SLICE_X97Y38         FDPE (Remov_fdpe_C_PRE)     -0.095     0.889    system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.359%)  route 0.145ns (50.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.585     0.921    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X68Y11         FDRE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/Q
                         net (fo=4, routed)           0.145     1.206    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/sig_reset_reg
    SLICE_X67Y11         FDPE                                         f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.851     1.217    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X67Y11         FDPE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                         clock pessimism             -0.263     0.954    
    SLICE_X67Y11         FDPE (Remov_fdpe_C_PRE)     -0.095     0.859    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.359%)  route 0.145ns (50.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.585     0.921    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X68Y11         FDRE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y11         FDRE (Prop_fdre_C_Q)         0.141     1.062 f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/Q
                         net (fo=4, routed)           0.145     1.206    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/sig_reset_reg
    SLICE_X67Y11         FDPE                                         f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.851     1.217    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X67Y11         FDPE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.263     0.954    
    SLICE_X67Y11         FDPE (Remov_fdpe_C_PRE)     -0.095     0.859    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.583     0.919    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X67Y11         FDPE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y11         FDPE (Prop_fdpe_C_Q)         0.128     1.046 f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.163    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X66Y12         FDPE                                         f  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.849     1.215    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X66Y12         FDPE                                         r  system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.282     0.933    
    SLICE_X66Y12         FDPE (Remov_fdpe_C_PRE)     -0.125     0.808    system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.870%)  route 0.164ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.586     0.922    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X74Y10         FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10         FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.164     1.213    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X72Y9          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.854     1.220    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.281     0.939    
    SLICE_X72Y9          FDCE (Remov_fdce_C_CLR)     -0.146     0.793    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.870%)  route 0.164ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.586     0.922    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X74Y10         FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10         FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.164     1.213    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X72Y9          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.854     1.220    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.281     0.939    
    SLICE_X72Y9          FDCE (Remov_fdce_C_CLR)     -0.146     0.793    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.870%)  route 0.164ns (56.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.586     0.922    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X74Y10         FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y10         FDPE (Prop_fdpe_C_Q)         0.128     1.049 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.164     1.213    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X72Y9          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.854     1.220    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.281     0.939    
    SLICE_X72Y9          FDPE (Remov_fdpe_C_PRE)     -0.149     0.790    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.233%)  route 0.161ns (55.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.583     0.919    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X89Y18         FDPE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y18         FDPE (Prop_fdpe_C_Q)         0.128     1.046 f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.161     1.208    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X87Y18         FDPE                                         f  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.849     1.215    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X87Y18         FDPE                                         r  system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.282     0.933    
    SLICE_X87Y18         FDPE (Remov_fdpe_C_PRE)     -0.149     0.784    system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.411%)  route 0.182ns (52.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.594     0.930    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y8          FDRE                                         r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.164     1.094 f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg_reg/Q
                         net (fo=4, routed)           0.182     1.275    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/sig_reset_reg
    SLICE_X23Y8          FDPE                                         f  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11761, routed)       0.862     1.228    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_s2mm_aclk
    SLICE_X23Y8          FDPE                                         r  system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                         clock pessimism             -0.285     0.943    
    SLICE_X23Y8          FDPE (Remov_fdpe_C_PRE)     -0.095     0.848    system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       34.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.484ns (9.602%)  route 4.557ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.333ns = ( 42.333 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.398     7.635    reg_config_inst2/cyc_count_reg[4]
    SLICE_X90Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.351    42.333    reg_config_inst2/FCLK_CLK2_0
    SLICE_X90Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[10]/C
                         clock pessimism              0.193    42.526    
                         clock uncertainty           -0.601    41.925    
    SLICE_X90Y21         FDCE (Recov_fdce_C_CLR)     -0.258    41.667    reg_config_inst2/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         41.667    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.484ns (9.602%)  route 4.557ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.333ns = ( 42.333 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.398     7.635    reg_config_inst2/cyc_count_reg[4]
    SLICE_X90Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.351    42.333    reg_config_inst2/FCLK_CLK2_0
    SLICE_X90Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[9]/C
                         clock pessimism              0.193    42.526    
                         clock uncertainty           -0.601    41.925    
    SLICE_X90Y21         FDCE (Recov_fdce_C_CLR)     -0.258    41.667    reg_config_inst2/clock_20k_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         41.667    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.484ns (9.602%)  route 4.557ns (90.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.333ns = ( 42.333 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.398     7.635    reg_config_inst2/cyc_count_reg[4]
    SLICE_X90Y21         FDCE                                         f  reg_config_inst2/clock_20k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.351    42.333    reg_config_inst2/FCLK_CLK2_0
    SLICE_X90Y21         FDCE                                         r  reg_config_inst2/clock_20k_reg/C
                         clock pessimism              0.193    42.526    
                         clock uncertainty           -0.601    41.925    
    SLICE_X90Y21         FDCE (Recov_fdce_C_CLR)     -0.258    41.667    reg_config_inst2/clock_20k_reg
  -------------------------------------------------------------------
                         required time                         41.667    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.181ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst3/clock_20k_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.484ns (10.042%)  route 4.336ns (89.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 42.334 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.177     7.414    reg_config_inst3/cyc_count_reg[4]
    SLICE_X95Y26         FDCE                                         f  reg_config_inst3/clock_20k_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.352    42.334    reg_config_inst3/FCLK_CLK2_0
    SLICE_X95Y26         FDCE                                         r  reg_config_inst3/clock_20k_cnt_reg[9]/C
                         clock pessimism              0.193    42.527    
                         clock uncertainty           -0.601    41.926    
    SLICE_X95Y26         FDCE (Recov_fdce_C_CLR)     -0.331    41.595    reg_config_inst3/clock_20k_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         41.595    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 34.181    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.484ns (10.064%)  route 4.325ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 42.334 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.167     7.403    reg_config_inst2/cyc_count_reg[4]
    SLICE_X93Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.352    42.334    reg_config_inst2/FCLK_CLK2_0
    SLICE_X93Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[2]/C
                         clock pessimism              0.193    42.527    
                         clock uncertainty           -0.601    41.926    
    SLICE_X93Y21         FDCE (Recov_fdce_C_CLR)     -0.331    41.595    reg_config_inst2/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         41.595    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.484ns (10.064%)  route 4.325ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 42.334 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.167     7.403    reg_config_inst2/cyc_count_reg[4]
    SLICE_X93Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.352    42.334    reg_config_inst2/FCLK_CLK2_0
    SLICE_X93Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[3]/C
                         clock pessimism              0.193    42.527    
                         clock uncertainty           -0.601    41.926    
    SLICE_X93Y21         FDCE (Recov_fdce_C_CLR)     -0.331    41.595    reg_config_inst2/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.595    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.192ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.484ns (10.064%)  route 4.325ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 42.334 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.167     7.403    reg_config_inst2/cyc_count_reg[4]
    SLICE_X93Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.352    42.334    reg_config_inst2/FCLK_CLK2_0
    SLICE_X93Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[4]/C
                         clock pessimism              0.193    42.527    
                         clock uncertainty           -0.601    41.926    
    SLICE_X93Y21         FDCE (Recov_fdce_C_CLR)     -0.331    41.595    reg_config_inst2/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.595    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 34.192    

Slack (MET) :             34.231ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.484ns (10.064%)  route 4.325ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 42.334 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.167     7.403    reg_config_inst2/cyc_count_reg[4]
    SLICE_X92Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.352    42.334    reg_config_inst2/FCLK_CLK2_0
    SLICE_X92Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[5]/C
                         clock pessimism              0.193    42.527    
                         clock uncertainty           -0.601    41.926    
    SLICE_X92Y21         FDCE (Recov_fdce_C_CLR)     -0.292    41.634    reg_config_inst2/clock_20k_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         41.634    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 34.231    

Slack (MET) :             34.231ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.484ns (10.064%)  route 4.325ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 42.334 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.167     7.403    reg_config_inst2/cyc_count_reg[4]
    SLICE_X92Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.352    42.334    reg_config_inst2/FCLK_CLK2_0
    SLICE_X92Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[7]/C
                         clock pessimism              0.193    42.527    
                         clock uncertainty           -0.601    41.926    
    SLICE_X92Y21         FDCE (Recov_fdce_C_CLR)     -0.292    41.634    reg_config_inst2/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         41.634    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 34.231    

Slack (MET) :             34.265ns  (required time - arrival time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst2/clock_20k_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.484ns (10.064%)  route 4.325ns (89.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.334ns = ( 42.334 - 40.000 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.515     2.594    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.379     2.973 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           2.158     5.131    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.105     5.236 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         2.167     7.403    reg_config_inst2/cyc_count_reg[4]
    SLICE_X92Y21         FDCE                                         f  reg_config_inst2/clock_20k_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.905    40.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    40.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          1.352    42.334    reg_config_inst2/FCLK_CLK2_0
    SLICE_X92Y21         FDCE                                         r  reg_config_inst2/clock_20k_cnt_reg[0]/C
                         clock pessimism              0.193    42.527    
                         clock uncertainty           -0.601    41.926    
    SLICE_X92Y21         FDCE (Recov_fdce_C_CLR)     -0.258    41.668    reg_config_inst2/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         41.668    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                 34.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.186ns (12.830%)  route 1.264ns (87.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.183     2.391    reg_config_inst1/cyc_count_reg[0]
    SLICE_X82Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.853     1.219    reg_config_inst1/FCLK_CLK2_0
    SLICE_X82Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[2]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X82Y14         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    reg_config_inst1/clock_20k_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.186ns (12.830%)  route 1.264ns (87.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.183     2.391    reg_config_inst1/cyc_count_reg[0]
    SLICE_X82Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.853     1.219    reg_config_inst1/FCLK_CLK2_0
    SLICE_X82Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[3]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X82Y14         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    reg_config_inst1/clock_20k_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.503ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.186ns (12.830%)  route 1.264ns (87.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.183     2.391    reg_config_inst1/cyc_count_reg[0]
    SLICE_X82Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.853     1.219    reg_config_inst1/FCLK_CLK2_0
    SLICE_X82Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[4]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X82Y14         FDCE (Remov_fdce_C_CLR)     -0.067     0.888    reg_config_inst1/clock_20k_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.186ns (12.830%)  route 1.264ns (87.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.183     2.391    reg_config_inst1/cyc_count_reg[0]
    SLICE_X83Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.853     1.219    reg_config_inst1/FCLK_CLK2_0
    SLICE_X83Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[1]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X83Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    reg_config_inst1/clock_20k_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.186ns (12.830%)  route 1.264ns (87.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.183     2.391    reg_config_inst1/cyc_count_reg[0]
    SLICE_X83Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.853     1.219    reg_config_inst1/FCLK_CLK2_0
    SLICE_X83Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[5]/C
                         clock pessimism             -0.263     0.956    
    SLICE_X83Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    reg_config_inst1/clock_20k_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.858%)  route 1.383ns (88.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.302     2.510    reg_config_inst1/cyc_count_reg[0]
    SLICE_X81Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.852     1.218    reg_config_inst1/FCLK_CLK2_0
    SLICE_X81Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[0]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X81Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    reg_config_inst1/clock_20k_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.858%)  route 1.383ns (88.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.302     2.510    reg_config_inst1/cyc_count_reg[0]
    SLICE_X81Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.852     1.218    reg_config_inst1/FCLK_CLK2_0
    SLICE_X81Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[8]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X81Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    reg_config_inst1/clock_20k_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.186ns (11.830%)  route 1.386ns (88.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.306     2.514    reg_config_inst1/cyc_count_reg[0]
    SLICE_X80Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.852     1.218    reg_config_inst1/FCLK_CLK2_0
    SLICE_X80Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[10]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X80Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    reg_config_inst1/clock_20k_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.186ns (11.830%)  route 1.386ns (88.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.306     2.514    reg_config_inst1/cyc_count_reg[0]
    SLICE_X80Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.852     1.218    reg_config_inst1/FCLK_CLK2_0
    SLICE_X80Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[6]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X80Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    reg_config_inst1/clock_20k_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 power_on_delay_inst/camera_rstn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_config_inst1/clock_20k_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.186ns (11.830%)  route 1.386ns (88.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.606     0.942    power_on_delay_inst/FCLK_CLK2_0
    SLICE_X105Y19        FDRE                                         r  power_on_delay_inst/camera_rstn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.141     1.082 r  power_on_delay_inst/camera_rstn_reg_reg/Q
                         net (fo=5, routed)           1.080     2.163    power_on_delay_inst/cmos4_reset_OBUF
    SLICE_X84Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.208 f  power_on_delay_inst/FSM_onehot_config_step[2]_i_3__2/O
                         net (fo=176, routed)         0.306     2.514    reg_config_inst1/cyc_count_reg[0]
    SLICE_X80Y14         FDCE                                         f  reg_config_inst1/clock_20k_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=70, routed)          0.852     1.218    reg_config_inst1/FCLK_CLK2_0
    SLICE_X80Y14         FDCE                                         r  reg_config_inst1/clock_20k_cnt_reg[7]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X80Y14         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    reg_config_inst1/clock_20k_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  1.651    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cmos1_pclk
  To Clock:  cmos1_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.433ns (25.594%)  route 1.259ns (74.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     6.827    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y11         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y11         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y11         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.433ns (25.594%)  route 1.259ns (74.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     6.827    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y11         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y11         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y11         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.433ns (25.594%)  route 1.259ns (74.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     6.827    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y11         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y11         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y11         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.433ns (25.594%)  route 1.259ns (74.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     6.827    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y11         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y11         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y11         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.249ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.433ns (25.594%)  route 1.259ns (74.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     6.827    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y11         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y11         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y11         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.433ns (25.594%)  route 1.259ns (74.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     6.827    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y11         FDPE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y11         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y11         FDPE (Recov_fdpe_C_PRE)     -0.292    15.115    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.433ns (26.975%)  route 1.172ns (73.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.172     6.741    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y12         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.433ns (26.975%)  route 1.172ns (73.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.172     6.741    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y12         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.433ns (26.975%)  route 1.172ns (73.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.172     6.741    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y12         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  8.335    

Slack (MET) :             8.335ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos1_pclk rise@10.417ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.433ns (26.975%)  route 1.172ns (73.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 14.967 - 10.417 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.129     3.537    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.622 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.514     5.136    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.433     5.569 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.172     6.741    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                     10.417    10.417 r  
    N17                                               0.000    10.417 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         1.341    11.758 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.823    13.582    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.659 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.308    14.967    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.476    15.443    
                         clock uncertainty           -0.035    15.407    
    SLICE_X87Y12         FDCE (Recov_fdce_C_CLR)     -0.331    15.076    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  8.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.132%)  route 0.208ns (55.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.606     1.920    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y14         FDPE (Prop_fdpe_C_Q)         0.164     2.084 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.208     2.292    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X91Y12         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X91Y12         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.584     1.956    
    SLICE_X91Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.864    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.670%)  route 0.191ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.605     1.919    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y16         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y16         FDPE (Prop_fdpe_C_Q)         0.148     2.067 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.191     2.258    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y14         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.605     1.935    
    SLICE_X92Y14         FDCE (Remov_fdce_C_CLR)     -0.120     1.815    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock cmos1_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos1_pclk rise@0.000ns - cmos1_pclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.670%)  route 0.191ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.044     1.288    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.605     1.919    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y16         FDPE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y16         FDPE (Prop_fdpe_C_Q)         0.148     2.067 f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.191     2.258    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X92Y14         FDCE                                         f  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos1_pclk rise edge)
                                                      0.000     0.000 r  
    N17                                               0.000     0.000 r  cmos1_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos1_pclk
    N17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  cmos1_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.636    cmos1_pclk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.665 r  cmos1_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.875     2.540    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y14         FDCE                                         r  system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.605     1.935    
    SLICE_X92Y14         FDCE (Remov_fdce_C_CLR)     -0.120     1.815    system_i/ov5640_axis_0/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cmos2_pclk
  To Clock:  cmos2_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.379ns (27.322%)  route 1.008ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.473 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.008     7.060    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y1          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.323    15.473    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.560    16.033    
                         clock uncertainty           -0.035    15.998    
    SLICE_X21Y1          FDCE (Recov_fdce_C_CLR)     -0.331    15.667    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.379ns (27.322%)  route 1.008ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.473 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.008     7.060    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y1          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.323    15.473    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.560    16.033    
                         clock uncertainty           -0.035    15.998    
    SLICE_X21Y1          FDCE (Recov_fdce_C_CLR)     -0.331    15.667    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.379ns (27.322%)  route 1.008ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.473 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.008     7.060    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y1          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.323    15.473    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]/C
                         clock pessimism              0.560    16.033    
                         clock uncertainty           -0.035    15.998    
    SLICE_X21Y1          FDCE (Recov_fdce_C_CLR)     -0.331    15.667    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.379ns (27.322%)  route 1.008ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 15.473 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.008     7.060    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y1          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.323    15.473    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y1          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.560    16.033    
                         clock uncertainty           -0.035    15.998    
    SLICE_X21Y1          FDCE (Recov_fdce_C_CLR)     -0.331    15.667    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.606    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.379ns (27.810%)  route 0.984ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.984     7.036    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y2          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.331    15.670    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.379ns (27.810%)  route 0.984ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.984     7.036    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y2          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.331    15.670    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.379ns (27.810%)  route 0.984ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.984     7.036    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y2          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.331    15.670    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.379ns (27.810%)  route 0.984ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.984     7.036    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X15Y2          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X15Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.331    15.670    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.379ns (27.810%)  route 0.984ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.984     7.036    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y2          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X14Y2          FDCE (Recov_fdce_C_CLR)     -0.258    15.743    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos2_pclk rise@10.417ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.379ns (27.810%)  route 0.984ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.476 - 10.417 ) 
    Source Clock Delay      (SCD):    5.673ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635     4.112    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     4.197 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.476     5.673    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.379     6.052 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.984     7.036    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X14Y2          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                     10.417    10.417 r  
    V12                                               0.000    10.417 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         1.411    11.828 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.246    14.073    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.150 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         1.326    15.476    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X14Y2          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.560    16.036    
                         clock uncertainty           -0.035    16.001    
    SLICE_X14Y2          FDCE (Recov_fdce_C_CLR)     -0.258    15.743    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  8.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.917%)  route 0.167ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.167     2.564    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y4          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y4          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.655     2.265    
    SLICE_X25Y4          FDCE (Remov_fdce_C_CLR)     -0.145     2.120    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.917%)  route 0.167ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.167     2.564    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y4          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y4          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.655     2.265    
    SLICE_X25Y4          FDCE (Remov_fdce_C_CLR)     -0.145     2.120    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.917%)  route 0.167ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.167     2.564    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y4          FDPE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.655     2.265    
    SLICE_X25Y4          FDPE (Remov_fdpe_C_PRE)     -0.148     2.117    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.917%)  route 0.167ns (53.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.167     2.564    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y4          FDPE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X25Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.655     2.265    
    SLICE_X25Y4          FDPE (Remov_fdpe_C_PRE)     -0.148     2.117    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.368%)  route 0.171ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     2.568    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y4          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.655     2.265    
    SLICE_X24Y4          FDCE (Remov_fdce_C_CLR)     -0.145     2.120    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.368%)  route 0.171ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     2.568    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y4          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.655     2.265    
    SLICE_X24Y4          FDCE (Remov_fdce_C_CLR)     -0.145     2.120    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.368%)  route 0.171ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     2.568    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y4          FDPE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.655     2.265    
    SLICE_X24Y4          FDPE (Remov_fdpe_C_PRE)     -0.148     2.117    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.368%)  route 0.171ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     2.568    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y4          FDPE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.655     2.265    
    SLICE_X24Y4          FDPE (Remov_fdpe_C_PRE)     -0.148     2.117    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.368%)  route 0.171ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4          FDPE (Prop_fdpe_C_Q)         0.148     2.397 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     2.568    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y4          FDPE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.857     2.920    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.655     2.265    
    SLICE_X24Y4          FDPE (Remov_fdpe_C_PRE)     -0.148     2.117    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock cmos2_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos2_pclk rise@0.000ns - cmos2_pclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.525%)  route 0.293ns (67.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.314     0.314 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.321     1.634    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.660 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.589     2.249    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y4          FDPE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDPE (Prop_fdpe_C_Q)         0.141     2.390 f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.293     2.682    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y0          FDCE                                         f  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos2_pclk rise edge)
                                                      0.000     0.000 r  
    V12                                               0.000     0.000 r  cmos2_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos2_pclk
    V12                  IBUF (Prop_ibuf_I_O)         0.502     0.502 r  cmos2_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.532     2.034    cmos2_pclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.063 r  BUFG_cmos2_pclk/O
                         net (fo=129, routed)         0.862     2.925    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y0          FDCE                                         r  system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.636     2.289    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092     2.197    system_i/ov5640_axis_1/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.486    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cmos3_pclk
  To Clock:  cmos3_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.433ns (23.083%)  route 1.443ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 15.308 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.443     7.202    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y33        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.425    15.308    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.406    15.714    
                         clock uncertainty           -0.035    15.678    
    SLICE_X106Y33        FDCE (Recov_fdce_C_CLR)     -0.331    15.347    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.433ns (23.083%)  route 1.443ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 15.308 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.443     7.202    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y33        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.425    15.308    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.406    15.714    
                         clock uncertainty           -0.035    15.678    
    SLICE_X106Y33        FDCE (Recov_fdce_C_CLR)     -0.331    15.347    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.433ns (23.083%)  route 1.443ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 15.308 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.443     7.202    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y33        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.425    15.308    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.406    15.714    
                         clock uncertainty           -0.035    15.678    
    SLICE_X106Y33        FDCE (Recov_fdce_C_CLR)     -0.331    15.347    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.433ns (23.083%)  route 1.443ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 15.308 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.443     7.202    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X106Y33        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.425    15.308    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X106Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.406    15.714    
                         clock uncertainty           -0.035    15.678    
    SLICE_X106Y33        FDCE (Recov_fdce_C_CLR)     -0.331    15.347    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.433ns (23.129%)  route 1.439ns (76.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 15.308 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.439     7.199    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X107Y33        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.425    15.308    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X107Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.406    15.714    
                         clock uncertainty           -0.035    15.678    
    SLICE_X107Y33        FDCE (Recov_fdce_C_CLR)     -0.331    15.347    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.433ns (27.423%)  route 1.146ns (72.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.146     6.906    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y32        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y32        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.370    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X105Y32        FDCE (Recov_fdce_C_CLR)     -0.331    15.246    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.433ns (27.423%)  route 1.146ns (72.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.146     6.906    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y32        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y32        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.370    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X105Y32        FDCE (Recov_fdce_C_CLR)     -0.331    15.246    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.433ns (27.423%)  route 1.146ns (72.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 15.243 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.146     6.906    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y32        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.360    15.243    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y32        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.370    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X105Y32        FDCE (Recov_fdce_C_CLR)     -0.331    15.246    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.365ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.433ns (27.839%)  route 1.122ns (72.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 15.244 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.122     6.882    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y33        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.361    15.244    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.370    15.614    
                         clock uncertainty           -0.035    15.578    
    SLICE_X105Y33        FDCE (Recov_fdce_C_CLR)     -0.331    15.247    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  8.365    

Slack (MET) :             8.365ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos3_pclk rise@10.417ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.433ns (27.839%)  route 1.122ns (72.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 15.244 - 10.417 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.655    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.740 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.587     5.327    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.433     5.760 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.122     6.882    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X105Y33        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                     10.417    10.417 r  
    L16                                               0.000    10.417 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         1.428    11.845 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.961    13.806    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    13.883 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         1.361    15.244    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X105Y33        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.370    15.614    
                         clock uncertainty           -0.035    15.578    
    SLICE_X105Y33        FDCE (Recov_fdce_C_CLR)     -0.331    15.247    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  8.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDCE (Remov_fdce_C_CLR)     -0.120     1.731    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDCE (Remov_fdce_C_CLR)     -0.120     1.731    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDCE (Remov_fdce_C_CLR)     -0.120     1.731    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDCE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDCE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDCE (Remov_fdce_C_CLR)     -0.120     1.731    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDPE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDPE (Remov_fdpe_C_PRE)     -0.124     1.727    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDPE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDPE (Remov_fdpe_C_PRE)     -0.124     1.727    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDPE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDPE (Remov_fdpe_C_PRE)     -0.124     1.727    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.359%)  route 0.129ns (46.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     2.112    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y37        FDPE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.512     1.851    
    SLICE_X108Y37        FDPE (Remov_fdpe_C_PRE)     -0.124     1.727    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.897%)  route 0.174ns (54.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.637     1.835    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X108Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y36        FDPE (Prop_fdpe_C_Q)         0.148     1.983 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.174     2.157    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X107Y36        FDPE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.907     2.362    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X107Y36        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.512     1.850    
    SLICE_X107Y36        FDPE (Remov_fdpe_C_PRE)     -0.148     1.702    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock cmos3_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos3_pclk rise@0.000ns - cmos3_pclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.581%)  route 0.177ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.198 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.638     1.836    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y37        FDPE (Prop_fdpe_C_Q)         0.148     1.984 f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.177     2.161    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X107Y37        FDPE                                         f  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos3_pclk rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  cmos3_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos3_pclk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  cmos3_pclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    cmos3_pclk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.455 r  BUFG_cmos3_pclk/O
                         net (fo=129, routed)         0.908     2.363    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X107Y37        FDPE                                         r  system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.512     1.851    
    SLICE_X107Y37        FDPE (Remov_fdpe_C_PRE)     -0.148     1.703    system_i/ov5640_axis_2/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cmos4_pclk
  To Clock:  cmos4_pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.379ns (23.138%)  route 1.259ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     7.669    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y3          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X76Y3          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.379ns (23.138%)  route 1.259ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     7.669    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y3          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X76Y3          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.379ns (23.138%)  route 1.259ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     7.669    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y3          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X76Y3          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.357ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.379ns (23.138%)  route 1.259ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     7.669    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y3          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X76Y3          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  8.357    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.379ns (23.191%)  route 1.255ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.255     7.665    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X77Y3          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X77Y3          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.379ns (23.191%)  route 1.255ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.255     7.665    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X77Y3          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y3          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X77Y3          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  8.360    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.379ns (23.138%)  route 1.259ns (76.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.259     7.669    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y3          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y3          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X76Y3          FDPE (Recov_fdpe_C_PRE)     -0.292    16.065    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.399ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.379ns (23.191%)  route 1.255ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.255     7.665    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X77Y3          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X77Y3          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X77Y3          FDPE (Recov_fdpe_C_PRE)     -0.292    16.065    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  8.399    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.379ns (26.916%)  route 1.029ns (73.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.029     7.439    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y4          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y4          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X76Y4          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.417ns  (cmos4_pclk rise@10.417ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.379ns (26.916%)  route 1.029ns (73.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.776 - 10.417 ) 
    Source Clock Delay      (SCD):    6.031ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           3.081     4.485    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.570 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.461     6.031    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.379     6.410 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          1.029     7.439    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X76Y4          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                     10.417    10.417 r  
    K16                                               0.000    10.417 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000    10.417    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         1.338    11.755 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           2.635    14.390    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    14.467 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.309    15.776    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y4          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.616    16.392    
                         clock uncertainty           -0.035    16.357    
    SLICE_X76Y4          FDCE (Recov_fdce_C_CLR)     -0.331    16.026    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  8.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDCE (Remov_fdce_C_CLR)     -0.146     2.311    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDCE (Remov_fdce_C_CLR)     -0.146     2.311    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDCE (Remov_fdce_C_CLR)     -0.146     2.311    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDCE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDCE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDCE (Remov_fdce_C_CLR)     -0.146     2.311    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDPE (Remov_fdpe_C_PRE)     -0.149     2.308    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDPE (Remov_fdpe_C_PRE)     -0.149     2.308    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDPE (Remov_fdpe_C_PRE)     -0.149     2.308    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.929%)  route 0.177ns (58.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X74Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.177     2.746    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X73Y9          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.688     2.457    
    SLICE_X73Y9          FDPE (Remov_fdpe_C_PRE)     -0.149     2.308    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.373%)  route 0.224ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.224     2.792    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X74Y8          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.688     2.457    
    SLICE_X74Y8          FDPE (Remov_fdpe_C_PRE)     -0.149     2.308    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock cmos4_pclk  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cmos4_pclk rise@0.000ns - cmos4_pclk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.373%)  route 0.224ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.589     1.830    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.856 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.585     2.441    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X73Y9          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDPE (Prop_fdpe_C_Q)         0.128     2.569 f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.224     2.792    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X74Y8          FDPE                                         f  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cmos4_pclk rise edge)
                                                      0.000     0.000 r  
    K16                                               0.000     0.000 r  cmos4_pclk (IN)
                         net (fo=0)                   0.000     0.000    cmos4_pclk
    K16                  IBUF (Prop_ibuf_I_O)         0.428     0.428 r  cmos4_pclk_IBUF_inst/O
                         net (fo=1, routed)           1.835     2.264    cmos4_pclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.293 r  cmos4_pclk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.852     3.145    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X74Y8          FDPE                                         r  system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.688     2.457    
    SLICE_X74Y8          FDPE (Remov_fdpe_C_PRE)     -0.149     2.308    system_i/ov5640_axis_3/inst/cmos_in_buf_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.485    





