#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar  4 16:57:07 2019
# Process ID: 10100
# Current directory: C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18024 C:\Users\Daniel\Documents\GitHub\Taller-de-dise-o-digital-Grupo-1-S1-2019\Ejercicio 2\SumComp4Bits\SumComp4Bits.xpr
# Log file: C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/vivado.log
# Journal file: C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits'
INFO: [Project 1-313] Project file moved from 'C:/Users/Daniel/Desktop/SumComp4Bits' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/Daniel/Documents/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc'; using path 'C:/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/Daniel/Documents/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc'; using path 'C:/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Daniel/Documents/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc'; using path 'C:/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 887.129 ; gain = 175.449
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Mar  4 16:57:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Mar  4 16:58:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1756.227 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1756.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1835.410 ; gain = 908.125
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc]
Finished Parsing XDC File [C:/Xilinx/digilent-xdc-master/Nexys-4-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim/Adder_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim/Adder_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'Adder' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj Adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim/Adder_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40df3d7ade584b6bbdfefe39266ef8bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_func_synth xil_defaultlib.Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100011110")(0...]
Compiling architecture structure of entity xil_defaultlib.adder
Built simulation snapshot Adder_func_synth

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio -notrace
couldn't read file "C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  4 17:03:09 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Daniel/Documents/GitHub/Taller-de-dise-o-digital-Grupo-1-S1-2019/Ejercicio 2/SumComp4Bits/SumComp4Bits.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_func_synth -key {Post-Synthesis:sim_1:Functional:Adder} -tclbatch {Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.414 ; gain = 143.184
open_project {C:/Users/Daniel/Desktop/Ejercicio 3/Ejercicio 3.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open {C:/Users/Daniel/Desktop/Ejercicio 3/Ejercicio 3.srcs/sources_1/new/TBContador.v} w ]
add_files {{C:/Users/Daniel/Desktop/Ejercicio 3/Ejercicio 3.srcs/sources_1/new/TBContador.v}}
update_compile_order -fileset sources_1
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 17:26:07 2019...
