// Seed: 202835355
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply1 id_7,
    output wand id_8
);
  assign id_3 = id_5;
  wire  id_10;
  logic id_11;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1
    , id_15,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10
    , id_16,
    input tri0 id_11
    , id_17,
    output tri0 id_12,
    input tri0 id_13
);
  wire id_18;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6,
      id_12,
      id_10,
      id_13,
      id_4,
      id_13,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
