Flow report for de10_vga_ball
Mon May 02 12:52:29 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Mon May 02 12:52:29 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; de10_vga_ball                               ;
; Top-level Entity Name           ; de10_vga_ball                               ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C6                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,215 / 41,910 ( 5 % )                      ;
; Total registers                 ; 3541                                        ;
; Total pins                      ; 243 / 499 ( 49 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,047,424 / 5,662,720 ( 54 % )              ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 0 / 15 ( 0 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/02/2022 12:46:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; de10_vga_ball       ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------------------+
; Assignment Name                       ; Value                                                                                                                                                                                                                                                                                                                                 ; Default Value ; Entity Name ; Section Id                 ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------------------+
; COMPILER_SIGNATURE_ID                 ; 929340916809.165150995906816                                                                                                                                                                                                                                                                                                          ; --            ; --          ; --                         ;
; ECO_REGENERATE_REPORT                 ; On                                                                                                                                                                                                                                                                                                                                    ; Off           ; --          ; --                         ;
; EDA_DESIGN_INSTANCE_NAME              ; NA                                                                                                                                                                                                                                                                                                                                    ; --            ; --          ; de10_vga_raster_sprites_tb ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH  ; de10_vga_raster_sprites_tb                                                                                                                                                                                                                                                                                                            ; --            ; --          ; eda_simulation             ;
; EDA_OUTPUT_DATA_FORMAT                ; Vhdl                                                                                                                                                                                                                                                                                                                                  ; --            ; --          ; eda_simulation             ;
; EDA_RUN_TOOL_AUTOMATICALLY            ; Off                                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; eda_simulation             ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (VHDL)                                                                                                                                                                                                                                                                                                                ; <None>        ; --          ; --                         ;
; EDA_TEST_BENCH_ENABLE_STATUS          ; TEST_BENCH_MODE                                                                                                                                                                                                                                                                                                                       ; --            ; --          ; eda_simulation             ;
; EDA_TEST_BENCH_FILE                   ; de10_vga_raster_sprites_tb.vhd                                                                                                                                                                                                                                                                                                        ; --            ; --          ; de10_vga_raster_sprites_tb ;
; EDA_TEST_BENCH_MODULE_NAME            ; de10_vga_raster_sprites_tb                                                                                                                                                                                                                                                                                                            ; --            ; --          ; de10_vga_raster_sprites_tb ;
; EDA_TEST_BENCH_NAME                   ; de10_vga_raster_sprites_tb                                                                                                                                                                                                                                                                                                            ; --            ; --          ; eda_simulation             ;
; EDA_TEST_BENCH_RUN_SIM_FOR            ; 1 s                                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; de10_vga_raster_sprites_tb ;
; ENABLE_SIGNALTAP                      ; On                                                                                                                                                                                                                                                                                                                                    ; --            ; --          ; --                         ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                                                                                                                                                                                                                                                                                    ; --            ; --          ; --                         ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                                                                                                                                                                                                                                                                                     ; --            ; --          ; --                         ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS        ; Half Signal Swing                                                                                                                                                                                                                                                                                                                     ; --            ; --          ; --                         ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS        ; Half Signal Swing                                                                                                                                                                                                                                                                                                                     ; --            ; --          ; --                         ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS       ; Half Vccio                                                                                                                                                                                                                                                                                                                            ; --            ; --          ; --                         ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS       ; Half Vccio                                                                                                                                                                                                                                                                                                                            ; --            ; --          ; --                         ;
; PARTITION_COLOR                       ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                ; --            ; --          ; Top                        ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                ; --            ; --          ; Top                        ;
; PARTITION_NETLIST_TYPE                ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                ; --            ; --          ; Top                        ;
; POWER_BOARD_THERMAL_MODEL             ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; --                         ;
; POWER_PRESET_COOLING_SOLUTION         ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                                                 ; --            ; --          ; --                         ;
; SLD_FILE                              ; db/de10_vgaball_debug_auto_stripped.stp                                                                                                                                                                                                                                                                                               ; --            ; --          ; --                         ;
; SLD_NODE_CREATOR_ID                   ; 110                                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_ENTITY_NAME                  ; sld_signaltap                                                                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_DATA_BITS=93                                                                                                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_BITS=93                                                                                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_BITS=93                                                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK_LENGTH=306                                                                                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SEGMENT_SIZE=8192                                                                                                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0           ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SAMPLE_DEPTH=32768                                                                                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0           ;
; USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ; On                                                                                                                                                                                                                                                                                                                                    ; Off           ; --          ; --                         ;
; USE_SIGNALTAP_FILE                    ; de10_vgaball_debug.stp                                                                                                                                                                                                                                                                                                                ; --            ; --          ; --                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:02:08     ; 1.0                     ; 5241 MB             ; 00:03:13                           ;
; Fitter               ; 00:02:54     ; 1.3                     ; 7604 MB             ; 00:09:34                           ;
; Assembler            ; 00:00:18     ; 1.0                     ; 4945 MB             ; 00:00:15                           ;
; Timing Analyzer      ; 00:00:46     ; 1.6                     ; 5736 MB             ; 00:01:10                           ;
; EDA Netlist Writer   ; 00:00:05     ; 1.0                     ; 4917 MB             ; 00:00:06                           ;
; Total                ; 00:06:11     ; --                      ; --                  ; 00:14:18                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; MSI              ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; MSI              ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; MSI              ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; MSI              ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; MSI              ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off de10_vga_ball_sprites -c de10_vga_ball
quartus_fit --read_settings_files=off --write_settings_files=off de10_vga_ball_sprites -c de10_vga_ball
quartus_asm --read_settings_files=off --write_settings_files=off de10_vga_ball_sprites -c de10_vga_ball
quartus_sta de10_vga_ball_sprites -c de10_vga_ball
quartus_eda --read_settings_files=off --write_settings_files=off de10_vga_ball_sprites -c de10_vga_ball



