Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 10 11:24:37 2026
| Host         : Chaotic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          304         
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.200     -513.653                    305                 4139        0.077        0.000                      0                 4139        2.750        0.000                       0                  1611  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.200     -513.653                    305                 4139        0.077        0.000                      0                 4139        2.750        0.000                       0                  1611  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          305  Failing Endpoints,  Worst Slack       -2.200ns,  Total Violation     -513.653ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/instruction_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 2.707ns (27.890%)  route 6.999ns (72.110%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 13.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518     6.315 r  ex_mem_rd_reg[4]/Q
                         net (fo=8, routed)           0.870     7.184    alu_main/ex_mem_rs2_reg[1]_1[4]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.308 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.963    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.947    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.071 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.790    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.914 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.321    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.445    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.977 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.977    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.216 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.807    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.109 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.921    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.045 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.353    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.477 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.443    13.920    alu_main/instruction_reg_i_26_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  alu_main/instruction_reg_i_14/O
                         net (fo=36, routed)          0.653    14.697    hdu/flush_id_ex
    SLICE_X87Y104        LUT3 (Prop_lut3_I1_O)        0.124    14.821 r  hdu/instruction_reg_i_11/O
                         net (fo=3, routed)           0.681    15.503    imem/D[2]
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.816    13.581    imem/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/CLKBWRCLK
                         clock pessimism              0.323    13.904    
                         clock uncertainty           -0.035    13.869    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    13.303    imem/instruction_reg
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -15.503    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.196ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/instruction_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.708ns  (logic 2.707ns (27.885%)  route 7.001ns (72.115%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518     6.315 r  ex_mem_rd_reg[4]/Q
                         net (fo=8, routed)           0.870     7.184    alu_main/ex_mem_rs2_reg[1]_1[4]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.308 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.963    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.947    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.071 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.790    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.914 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.321    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.445    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.977 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.977    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.216 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.807    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.109 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.921    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.045 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.353    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.477 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.443    13.920    alu_main/instruction_reg_i_26_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  alu_main/instruction_reg_i_14/O
                         net (fo=36, routed)          0.653    14.697    hdu/flush_id_ex
    SLICE_X87Y104        LUT3 (Prop_lut3_I1_O)        0.124    14.821 r  hdu/instruction_reg_i_11/O
                         net (fo=3, routed)           0.683    15.504    imem/D[2]
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.822    13.586    imem/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/CLKARDCLK
                         clock pessimism              0.323    13.909    
                         clock uncertainty           -0.035    13.874    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    13.308    imem/instruction_reg
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                         -15.504    
  -------------------------------------------------------------------
                         slack                                 -2.196    

Slack (VIOLATED) :        -2.191ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/instruction_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.697ns  (logic 2.707ns (27.915%)  route 6.990ns (72.085%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 13.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518     6.315 r  ex_mem_rd_reg[4]/Q
                         net (fo=8, routed)           0.870     7.184    alu_main/ex_mem_rs2_reg[1]_1[4]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.308 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.963    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.947    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.071 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.790    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.914 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.321    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.445    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.977 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.977    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.216 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.807    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.109 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.921    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.045 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.353    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.477 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.443    13.920    alu_main/instruction_reg_i_26_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  alu_main/instruction_reg_i_14/O
                         net (fo=36, routed)          0.855    14.899    hdu/flush_id_ex
    SLICE_X90Y102        LUT3 (Prop_lut3_I1_O)        0.124    15.023 r  hdu/instruction_reg_i_4/O
                         net (fo=3, routed)           0.471    15.494    imem/D[9]
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.816    13.581    imem/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/CLKBWRCLK
                         clock pessimism              0.323    13.904    
                         clock uncertainty           -0.035    13.869    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    13.303    imem/instruction_reg
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -2.191    

Slack (VIOLATED) :        -2.188ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/instruction_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 2.707ns (27.911%)  route 6.992ns (72.089%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518     6.315 r  ex_mem_rd_reg[4]/Q
                         net (fo=8, routed)           0.870     7.184    alu_main/ex_mem_rs2_reg[1]_1[4]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.308 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.963    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.947    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.071 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.790    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.914 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.321    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.445    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.977 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.977    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.216 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.807    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.109 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.921    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.045 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.353    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.477 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.443    13.920    alu_main/instruction_reg_i_26_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  alu_main/instruction_reg_i_14/O
                         net (fo=36, routed)          0.855    14.899    hdu/flush_id_ex
    SLICE_X90Y102        LUT3 (Prop_lut3_I1_O)        0.124    15.023 r  hdu/instruction_reg_i_4/O
                         net (fo=3, routed)           0.473    15.495    imem/D[9]
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.822    13.586    imem/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/CLKARDCLK
                         clock pessimism              0.323    13.909    
                         clock uncertainty           -0.035    13.874    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    13.308    imem/instruction_reg
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                 -2.188    

Slack (VIOLATED) :        -2.146ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            if_id_pc_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.521ns (27.028%)  route 6.806ns (72.972%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 13.310 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.914     5.988    clk_IBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  ex_mem_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.456     6.444 r  ex_mem_rd_reg[0]/Q
                         net (fo=7, routed)           0.696     7.139    alu_main/ex_mem_rs2_reg[1]_1[0]
    SLICE_X84Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.263 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.918    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.042 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.901    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.025 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.745    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.869 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.276    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.400 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.400    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.932 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.932    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.171 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.762    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.064 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.876    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.308    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.432 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.817    14.249    imem/instruction_reg_i_26_n_0_alias
    SLICE_X86Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.373 r  imem/instruction_reg_i_3_comp/O
                         net (fo=51, routed)          0.942    15.315    if_id_pc0
    SLICE_X88Y94         FDRE                                         r  if_id_pc_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.546    13.310    clk_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  if_id_pc_reg[17]/C
                         clock pessimism              0.323    13.633    
                         clock uncertainty           -0.035    13.598    
    SLICE_X88Y94         FDRE (Setup_fdre_C_R)       -0.429    13.169    if_id_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -2.146    

Slack (VIOLATED) :        -2.146ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            if_id_pc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.521ns (27.028%)  route 6.806ns (72.972%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 13.310 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.914     5.988    clk_IBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  ex_mem_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.456     6.444 r  ex_mem_rd_reg[0]/Q
                         net (fo=7, routed)           0.696     7.139    alu_main/ex_mem_rs2_reg[1]_1[0]
    SLICE_X84Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.263 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.918    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.042 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.901    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.025 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.745    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.869 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.276    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.400 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.400    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.932 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.932    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.171 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.762    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.064 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.876    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.308    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.432 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.817    14.249    imem/instruction_reg_i_26_n_0_alias
    SLICE_X86Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.373 r  imem/instruction_reg_i_3_comp/O
                         net (fo=51, routed)          0.942    15.315    if_id_pc0
    SLICE_X88Y94         FDRE                                         r  if_id_pc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.546    13.310    clk_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  if_id_pc_reg[18]/C
                         clock pessimism              0.323    13.633    
                         clock uncertainty           -0.035    13.598    
    SLICE_X88Y94         FDRE (Setup_fdre_C_R)       -0.429    13.169    if_id_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -2.146    

Slack (VIOLATED) :        -2.146ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            if_id_pc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.521ns (27.028%)  route 6.806ns (72.972%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 13.310 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.914     5.988    clk_IBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  ex_mem_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.456     6.444 r  ex_mem_rd_reg[0]/Q
                         net (fo=7, routed)           0.696     7.139    alu_main/ex_mem_rs2_reg[1]_1[0]
    SLICE_X84Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.263 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.918    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.042 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.901    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.025 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.745    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.869 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.276    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.400 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.400    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.932 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.932    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.171 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.762    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.064 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.876    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.000 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.308    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.432 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.817    14.249    imem/instruction_reg_i_26_n_0_alias
    SLICE_X86Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.373 r  imem/instruction_reg_i_3_comp/O
                         net (fo=51, routed)          0.942    15.315    if_id_pc0
    SLICE_X88Y94         FDRE                                         r  if_id_pc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.546    13.310    clk_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  if_id_pc_reg[8]/C
                         clock pessimism              0.323    13.633    
                         clock uncertainty           -0.035    13.598    
    SLICE_X88Y94         FDRE (Setup_fdre_C_R)       -0.429    13.169    if_id_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -2.146    

Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/instruction_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 2.707ns (28.109%)  route 6.923ns (71.891%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 13.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518     6.315 r  ex_mem_rd_reg[4]/Q
                         net (fo=8, routed)           0.870     7.184    alu_main/ex_mem_rs2_reg[1]_1[4]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.308 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.963    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.947    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.071 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.790    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.914 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.321    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.445    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.977 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.977    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.216 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.807    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.109 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.921    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.045 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.353    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.477 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.443    13.920    alu_main/instruction_reg_i_26_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  alu_main/instruction_reg_i_14/O
                         net (fo=36, routed)          0.691    14.735    hdu/flush_id_ex
    SLICE_X88Y100        LUT3 (Prop_lut3_I1_O)        0.124    14.859 r  hdu/instruction_reg_i_5/O
                         net (fo=3, routed)           0.568    15.427    imem/D[8]
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.816    13.581    imem/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/CLKBWRCLK
                         clock pessimism              0.323    13.904    
                         clock uncertainty           -0.035    13.869    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    13.303    imem/instruction_reg
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -15.427    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/instruction_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 2.707ns (28.109%)  route 6.923ns (71.891%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518     6.315 r  ex_mem_rd_reg[4]/Q
                         net (fo=8, routed)           0.870     7.184    alu_main/ex_mem_rs2_reg[1]_1[4]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.308 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.963    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.947    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.071 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.790    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.914 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.321    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.445    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.977 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.977    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.216 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.807    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.109 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.921    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.045 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.353    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.477 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.443    13.920    alu_main/instruction_reg_i_26_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  alu_main/instruction_reg_i_14/O
                         net (fo=36, routed)          0.691    14.735    hdu/flush_id_ex
    SLICE_X88Y100        LUT3 (Prop_lut3_I1_O)        0.124    14.859 r  hdu/instruction_reg_i_5/O
                         net (fo=3, routed)           0.568    15.427    imem/D[8]
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.822    13.586    imem/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/CLKARDCLK
                         clock pessimism              0.323    13.909    
                         clock uncertainty           -0.035    13.874    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    13.308    imem/instruction_reg
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                         -15.427    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 ex_mem_rd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            imem/instruction_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.620ns  (logic 2.707ns (28.140%)  route 6.913ns (71.860%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 13.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    clk_IBUF_BUFG
    SLICE_X86Y99         FDRE                                         r  ex_mem_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.518     6.315 r  ex_mem_rd_reg[4]/Q
                         net (fo=8, routed)           0.870     7.184    alu_main/ex_mem_rs2_reg[1]_1[4]
    SLICE_X84Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.308 r  alu_main/ex_mem_rs2[31]_i_7/O
                         net (fo=2, routed)           0.655     7.963    alu_main/ex_mem_rd_reg[2]
    SLICE_X84Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  alu_main/ex_mem_rs2[31]_i_4/O
                         net (fo=32, routed)          0.859     8.947    hdu/forward_b1__0
    SLICE_X88Y99         LUT5 (Prop_lut5_I3_O)        0.124     9.071 r  hdu/ex_mem_rs2[20]_i_1/O
                         net (fo=4, routed)           0.720     9.790    alu_main/ex_mem_alu_result_reg[20]
    SLICE_X83Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.914 r  alu_main/ex_mem_alu_result[20]_i_3/O
                         net (fo=3, routed)           0.407    10.321    alu_main/alu_src_b_final[20]
    SLICE_X85Y102        LUT3 (Prop_lut3_I0_O)        0.124    10.445 r  alu_main/i__carry__4_i_8/O
                         net (fo=1, routed)           0.000    10.445    alu_main/i__carry__4_i_8_n_0
    SLICE_X85Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.977 r  alu_main/_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.977    alu_main/_inferred__0/i__carry__4_n_0
    SLICE_X85Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.216 f  alu_main/_inferred__0/i__carry__5/O[2]
                         net (fo=1, routed)           0.591    11.807    alu_main/_inferred__0/i__carry__5_n_5
    SLICE_X86Y105        LUT6 (Prop_lut6_I1_O)        0.302    12.109 f  alu_main/ex_mem_alu_result[26]_i_1/O
                         net (fo=2, routed)           0.812    12.921    alu_main/D[26]
    SLICE_X86Y104        LUT6 (Prop_lut6_I3_O)        0.124    13.045 f  alu_main/id_ex_func7[6]_i_9_comp/O
                         net (fo=2, routed)           0.308    13.353    alu_main/id_ex_func7[6]_i_9_n_0
    SLICE_X88Y104        LUT4 (Prop_lut4_I0_O)        0.124    13.477 r  alu_main/instruction_reg_i_26/O
                         net (fo=3, routed)           0.443    13.920    alu_main/instruction_reg_i_26_n_0
    SLICE_X88Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.044 r  alu_main/instruction_reg_i_14/O
                         net (fo=36, routed)          0.683    14.727    hdu/flush_id_ex
    SLICE_X88Y103        LUT3 (Prop_lut3_I1_O)        0.124    14.851 r  hdu/instruction_reg_i_6/O
                         net (fo=3, routed)           0.565    15.416    imem/D[7]
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.816    13.581    imem/clk_IBUF_BUFG
    RAMB18_X4Y40         RAMB18E1                                     r  imem/instruction_reg/CLKBWRCLK
                         clock pessimism              0.323    13.904    
                         clock uncertainty           -0.035    13.869    
    RAMB18_X4Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    13.303    imem/instruction_reg
  -------------------------------------------------------------------
                         required time                         13.303    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 -2.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 id_ex_pc_plus4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ex_mem_pc_plus4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.689     1.776    clk_IBUF_BUFG
    SLICE_X91Y100        FDRE                                         r  id_ex_pc_plus4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y100        FDRE (Prop_fdre_C_Q)         0.141     1.917 r  id_ex_pc_plus4_reg[5]/Q
                         net (fo=1, routed)           0.178     2.095    id_ex_pc_plus4[5]
    SLICE_X90Y99         FDRE                                         r  ex_mem_pc_plus4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.877     2.219    clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  ex_mem_pc_plus4_reg[5]/C
                         clock pessimism             -0.261     1.958    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.059     2.017    ex_mem_pc_plus4_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.583     1.669    clk_IBUF_BUFG
    SLICE_X83Y96         FDRE                                         r  ex_mem_rs2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  ex_mem_rs2_reg[8]/Q
                         net (fo=4, routed)           0.116     1.926    dmem/mem_reg_0_255_8_8/D
    SLICE_X86Y96         RAMS64E                                      r  dmem/mem_reg_0_255_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.853     2.195    dmem/mem_reg_0_255_8_8/WCLK
    SLICE_X86Y96         RAMS64E                                      r  dmem/mem_reg_0_255_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.490     1.705    
    SLICE_X86Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.849    dmem/mem_reg_0_255_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ex_mem_pc_plus4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem_wb_pc_plus4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.806%)  route 0.196ns (58.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.666     1.753    clk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  ex_mem_pc_plus4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141     1.894 r  ex_mem_pc_plus4_reg[6]/Q
                         net (fo=1, routed)           0.196     2.090    ex_mem_pc_plus4[6]
    SLICE_X87Y95         FDRE                                         r  mem_wb_pc_plus4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.853     2.195    clk_IBUF_BUFG
    SLICE_X87Y95         FDRE                                         r  mem_wb_pc_plus4_reg[6]/C
                         clock pessimism             -0.261     1.934    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.072     2.006    mem_wb_pc_plus4_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.411%)  route 0.269ns (65.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.690     1.777    clk_IBUF_BUFG
    SLICE_X95Y101        FDRE                                         r  ex_mem_rs2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y101        FDRE (Prop_fdre_C_Q)         0.141     1.918 r  ex_mem_rs2_reg[24]/Q
                         net (fo=4, routed)           0.269     2.186    dmem/mem_reg_0_255_24_24/D
    SLICE_X94Y95         RAMS64E                                      r  dmem/mem_reg_0_255_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.877     2.219    dmem/mem_reg_0_255_24_24/WCLK
    SLICE_X94Y95         RAMS64E                                      r  dmem/mem_reg_0_255_24_24/RAMS64E_D/CLK
                         clock pessimism             -0.261     1.958    
    SLICE_X94Y95         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.102    dmem/mem_reg_0_255_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.608     1.694    clk_IBUF_BUFG
    SLICE_X95Y97         FDRE                                         r  ex_mem_rs2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y97         FDRE (Prop_fdre_C_Q)         0.141     1.835 r  ex_mem_rs2_reg[1]/Q
                         net (fo=4, routed)           0.110     1.945    dmem/mem_reg_0_255_1_1/D
    SLICE_X94Y97         RAMS64E                                      r  dmem/mem_reg_0_255_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.878     2.220    dmem/mem_reg_0_255_1_1/WCLK
    SLICE_X94Y97         RAMS64E                                      r  dmem/mem_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.513     1.707    
    SLICE_X94Y97         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.851    dmem/mem_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ex_mem_rs2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_4_4/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.607     1.693    clk_IBUF_BUFG
    SLICE_X95Y96         FDRE                                         r  ex_mem_rs2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y96         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  ex_mem_rs2_reg[4]/Q
                         net (fo=4, routed)           0.110     1.944    dmem/mem_reg_0_255_4_4/D
    SLICE_X94Y96         RAMS64E                                      r  dmem/mem_reg_0_255_4_4/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.877     2.219    dmem/mem_reg_0_255_4_4/WCLK
    SLICE_X94Y96         RAMS64E                                      r  dmem/mem_reg_0_255_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.513     1.706    
    SLICE_X94Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.850    dmem/mem_reg_0_255_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ex_mem_alu_result_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_13_13/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.510%)  route 0.280ns (66.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.584     1.670    clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  ex_mem_alu_result_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  ex_mem_alu_result_reg[3]_replica_2/Q
                         net (fo=14, routed)          0.280     2.091    dmem/mem_reg_0_255_13_13/A1
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.854     2.196    dmem/mem_reg_0_255_13_13/WCLK
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.510     1.686    
    SLICE_X86Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.995    dmem/mem_reg_0_255_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ex_mem_alu_result_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_13_13/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.510%)  route 0.280ns (66.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.584     1.670    clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  ex_mem_alu_result_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  ex_mem_alu_result_reg[3]_replica_2/Q
                         net (fo=14, routed)          0.280     2.091    dmem/mem_reg_0_255_13_13/A1
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.854     2.196    dmem/mem_reg_0_255_13_13/WCLK
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_B/CLK
                         clock pessimism             -0.510     1.686    
    SLICE_X86Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.995    dmem/mem_reg_0_255_13_13/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ex_mem_alu_result_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_13_13/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.510%)  route 0.280ns (66.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.584     1.670    clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  ex_mem_alu_result_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  ex_mem_alu_result_reg[3]_replica_2/Q
                         net (fo=14, routed)          0.280     2.091    dmem/mem_reg_0_255_13_13/A1
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.854     2.196    dmem/mem_reg_0_255_13_13/WCLK
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_C/CLK
                         clock pessimism             -0.510     1.686    
    SLICE_X86Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.995    dmem/mem_reg_0_255_13_13/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ex_mem_alu_result_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dmem/mem_reg_0_255_13_13/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.510%)  route 0.280ns (66.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.584     1.670    clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  ex_mem_alu_result_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  ex_mem_alu_result_reg[3]_replica_2/Q
                         net (fo=14, routed)          0.280     2.091    dmem/mem_reg_0_255_13_13/A1
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.854     2.196    dmem/mem_reg_0_255_13_13/WCLK
    SLICE_X86Y97         RAMS64E                                      r  dmem/mem_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.510     1.686    
    SLICE_X86Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.995    dmem/mem_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y40    imem/instruction_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X4Y40    imem/instruction_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X83Y96    ex_mem_alu_result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X82Y97    ex_mem_alu_result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X82Y97    ex_mem_alu_result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X83Y99    ex_mem_alu_result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X82Y98    ex_mem_alu_result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X84Y97    ex_mem_alu_result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X82Y100   ex_mem_alu_result_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X98Y95    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X98Y95    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X92Y97    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X98Y95    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X98Y95    dmem/mem_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imem/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.967ns  (logic 4.048ns (58.097%)  route 2.919ns (41.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.974     6.048    imem/clk_IBUF_BUFG
    SLICE_X90Y102        FDRE                                         r  imem/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.518     6.566 r  imem/pc_reg[2]/Q
                         net (fo=4, routed)           2.919     9.485    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.015 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.015    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imem/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.136ns  (logic 4.013ns (56.239%)  route 3.123ns (43.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    imem/clk_IBUF_BUFG
    SLICE_X88Y99         FDRE                                         r  imem/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.456     6.253 r  imem/pc_reg[3]/Q
                         net (fo=3, routed)           3.123     9.376    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.933 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.933    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imem/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.886ns  (logic 4.166ns (60.503%)  route 2.720ns (39.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.914     5.988    imem/clk_IBUF_BUFG
    SLICE_X88Y106        FDRE                                         r  imem/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDRE (Prop_fdre_C_Q)         0.419     6.407 r  imem/pc_reg[4]/Q
                         net (fo=3, routed)           2.720     9.126    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.747    12.874 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.874    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imem/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 4.037ns (59.268%)  route 2.774ns (40.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.723     5.797    imem/clk_IBUF_BUFG
    SLICE_X88Y99         FDRE                                         r  imem/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.456     6.253 r  imem/pc_reg[5]/Q
                         net (fo=3, routed)           2.774     9.027    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.608 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.608    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imem/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.422ns (61.287%)  route 0.898ns (38.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.584     1.670    imem/clk_IBUF_BUFG
    SLICE_X88Y99         FDRE                                         r  imem/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  imem/pc_reg[5]/Q
                         net (fo=3, routed)           0.898     2.710    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.991 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.991    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imem/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.395ns (60.766%)  route 0.900ns (39.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.689     1.776    imem/clk_IBUF_BUFG
    SLICE_X90Y102        FDRE                                         r  imem/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164     1.940 r  imem/pc_reg[2]/Q
                         net (fo=4, routed)           0.900     2.840    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.071 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.071    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imem/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.455ns (62.476%)  route 0.874ns (37.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.665     1.752    imem/clk_IBUF_BUFG
    SLICE_X88Y106        FDRE                                         r  imem/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDRE (Prop_fdre_C_Q)         0.128     1.880 r  imem/pc_reg[4]/Q
                         net (fo=3, routed)           0.874     2.753    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.327     4.080 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.080    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imem/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.399ns (57.764%)  route 1.023ns (42.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.584     1.670    imem/clk_IBUF_BUFG
    SLICE_X88Y99         FDRE                                         r  imem/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  imem/pc_reg[3]/Q
                         net (fo=3, routed)           1.023     2.834    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.092 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.092    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1538 Endpoints
Min Delay          1538 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_rs2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.454ns  (logic 1.694ns (12.593%)  route 11.760ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.462    13.454    ex_mem_rs2[31]_i_1_n_0
    SLICE_X87Y97         FDRE                                         r  ex_mem_rs2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.547     5.311    clk_IBUF_BUFG
    SLICE_X87Y97         FDRE                                         r  ex_mem_rs2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_rs2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.454ns  (logic 1.694ns (12.593%)  route 11.760ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.462    13.454    ex_mem_rs2[31]_i_1_n_0
    SLICE_X87Y97         FDRE                                         r  ex_mem_rs2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.547     5.311    clk_IBUF_BUFG
    SLICE_X87Y97         FDRE                                         r  ex_mem_rs2_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mem_wb_pc_plus4_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.454ns  (logic 1.694ns (12.593%)  route 11.760ns (87.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.462    13.454    ex_mem_rs2[31]_i_1_n_0
    SLICE_X87Y97         FDRE                                         r  mem_wb_pc_plus4_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.547     5.311    clk_IBUF_BUFG
    SLICE_X87Y97         FDRE                                         r  mem_wb_pc_plus4_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_alu_result_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 1.694ns (12.725%)  route 11.621ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.323    13.315    ex_mem_rs2[31]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  ex_mem_alu_result_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.720     5.485    clk_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  ex_mem_alu_result_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_alu_result_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 1.694ns (12.725%)  route 11.621ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.323    13.315    ex_mem_rs2[31]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  ex_mem_alu_result_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.720     5.485    clk_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  ex_mem_alu_result_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_pc_plus4_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 1.694ns (12.725%)  route 11.621ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.323    13.315    ex_mem_rs2[31]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  ex_mem_pc_plus4_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.720     5.485    clk_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  ex_mem_pc_plus4_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_pc_plus4_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 1.694ns (12.725%)  route 11.621ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.323    13.315    ex_mem_rs2[31]_i_1_n_0
    SLICE_X87Y104        FDRE                                         r  ex_mem_pc_plus4_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.720     5.485    clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  ex_mem_pc_plus4_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ex_mem_pc_plus4_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 1.694ns (12.725%)  route 11.621ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.323    13.315    ex_mem_rs2[31]_i_1_n_0
    SLICE_X87Y104        FDRE                                         r  ex_mem_pc_plus4_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.720     5.485    clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  ex_mem_pc_plus4_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mem_wb_alu_result_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 1.694ns (12.725%)  route 11.621ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.323    13.315    ex_mem_rs2[31]_i_1_n_0
    SLICE_X87Y104        FDRE                                         r  mem_wb_alu_result_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.720     5.485    clk_IBUF_BUFG
    SLICE_X87Y104        FDRE                                         r  mem_wb_alu_result_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mem_wb_pc_plus4_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.315ns  (logic 1.694ns (12.725%)  route 11.621ns (87.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=1064, routed)        8.298     9.840    rst_IBUF
    SLICE_X80Y102        LUT1 (Prop_lut1_I0_O)        0.152     9.992 r  ex_mem_rs2[31]_i_1/O
                         net (fo=195, routed)         3.323    13.315    ex_mem_rs2[31]_i_1_n_0
    SLICE_X86Y104        FDRE                                         r  mem_wb_pc_plus4_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        1.720     5.485    clk_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  mem_wb_pc_plus4_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[27][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.309ns (29.280%)  route 0.747ns (70.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.747     1.057    regs/rst_IBUF
    SLICE_X111Y113       FDRE                                         r  regs/regs_reg[27][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.989     2.331    regs/clk_IBUF_BUFG
    SLICE_X111Y113       FDRE                                         r  regs/regs_reg[27][25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[13][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.309ns (29.160%)  route 0.752ns (70.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.752     1.061    regs/rst_IBUF
    SLICE_X110Y113       FDRE                                         r  regs/regs_reg[13][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.989     2.331    regs/clk_IBUF_BUFG
    SLICE_X110Y113       FDRE                                         r  regs/regs_reg[13][25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[9][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.309ns (28.076%)  route 0.793ns (71.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.793     1.102    regs/rst_IBUF
    SLICE_X112Y113       FDRE                                         r  regs/regs_reg[9][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.989     2.331    regs/clk_IBUF_BUFG
    SLICE_X112Y113       FDRE                                         r  regs/regs_reg[9][25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[29][23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.309ns (26.053%)  route 0.878ns (73.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.878     1.188    regs/rst_IBUF
    SLICE_X107Y113       FDRE                                         r  regs/regs_reg[29][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.986     2.328    regs/clk_IBUF_BUFG
    SLICE_X107Y113       FDRE                                         r  regs/regs_reg[29][23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[29][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.309ns (26.053%)  route 0.878ns (73.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.878     1.188    regs/rst_IBUF
    SLICE_X107Y113       FDRE                                         r  regs/regs_reg[29][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.986     2.328    regs/clk_IBUF_BUFG
    SLICE_X107Y113       FDRE                                         r  regs/regs_reg[29][25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[25][23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.309ns (25.958%)  route 0.883ns (74.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.883     1.192    regs/rst_IBUF
    SLICE_X106Y113       FDRE                                         r  regs/regs_reg[25][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.986     2.328    regs/clk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  regs/regs_reg[25][23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[25][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.309ns (25.958%)  route 0.883ns (74.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.883     1.192    regs/rst_IBUF
    SLICE_X106Y113       FDRE                                         r  regs/regs_reg[25][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.986     2.328    regs/clk_IBUF_BUFG
    SLICE_X106Y113       FDRE                                         r  regs/regs_reg[25][25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[28][23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.309ns (25.708%)  route 0.894ns (74.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.894     1.204    regs/rst_IBUF
    SLICE_X108Y111       FDRE                                         r  regs/regs_reg[28][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.989     2.331    regs/clk_IBUF_BUFG
    SLICE_X108Y111       FDRE                                         r  regs/regs_reg[28][23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[2][23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.309ns (25.708%)  route 0.894ns (74.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.894     1.204    regs/rst_IBUF
    SLICE_X109Y111       FDRE                                         r  regs/regs_reg[2][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.989     2.331    regs/clk_IBUF_BUFG
    SLICE_X109Y111       FDRE                                         r  regs/regs_reg[2][23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            regs/regs_reg[17][25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.207ns  (logic 0.309ns (25.645%)  route 0.897ns (74.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  rst_IBUF_inst/O
                         net (fo=1064, routed)        0.897     1.207    regs/rst_IBUF
    SLICE_X111Y112       FDRE                                         r  regs/regs_reg[17][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=1610, routed)        0.990     2.332    regs/clk_IBUF_BUFG
    SLICE_X111Y112       FDRE                                         r  regs/regs_reg[17][25]/C





