{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 20:12:26 2011 " "Info: Processing started: Mon Sep 26 20:12:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_lcd " "Info: Detected ripple clock \"clk_lcd\" as buffer" {  } { { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lcd" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 register LCD_Driver:U2\|disp_count\[0\] register LCD_Driver:U2\|Data_Second_Buf\[32\] 13.599 ns " "Info: Slack time is 13.599 ns for clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" between source register \"LCD_Driver:U2\|disp_count\[0\]\" and destination register \"LCD_Driver:U2\|Data_Second_Buf\[32\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "156.23 MHz 6.401 ns " "Info: Fmax is 156.23 MHz (period= 6.401 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.732 ns + Largest register register " "Info: + Largest register to register requirement is 19.732 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.757 ns " "Info: + Latch edge is 17.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:PLL_U0\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:PLL_U0\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns + Largest " "Info: + Largest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 destination 5.277 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" to destination register is 5.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.970 ns) 2.649 ns clk_lcd 3 REG LCFF_X27_Y8_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.970 ns) = 2.649 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 3; REG Node = 'clk_lcd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 3.762 ns clk_lcd~clkctrl 4 COMB CLKCTRL_G6 162 " "Info: 4: + IC(1.113 ns) + CELL(0.000 ns) = 3.762 ns; Loc. = CLKCTRL_G6; Fanout = 162; COMB Node = 'clk_lcd~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clk_lcd clk_lcd~clkctrl } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 5.277 ns LCD_Driver:U2\|Data_Second_Buf\[32\] 5 REG LCFF_X18_Y10_N13 1 " "Info: 5: + IC(0.849 ns) + CELL(0.666 ns) = 5.277 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 1; REG Node = 'LCD_Driver:U2\|Data_Second_Buf\[32\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk_lcd~clkctrl LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.00 % ) " "Info: Total cell delay = 1.636 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.641 ns ( 69.00 % ) " "Info: Total interconnect delay = 3.641 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|Data_Second_Buf[32] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.849ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 source 5.281 ns - Longest register " "Info: - Longest clock path from clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" to source register is 5.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.970 ns) 2.649 ns clk_lcd 3 REG LCFF_X27_Y8_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.970 ns) = 2.649 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 3; REG Node = 'clk_lcd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 3.762 ns clk_lcd~clkctrl 4 COMB CLKCTRL_G6 162 " "Info: 4: + IC(1.113 ns) + CELL(0.000 ns) = 3.762 ns; Loc. = CLKCTRL_G6; Fanout = 162; COMB Node = 'clk_lcd~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clk_lcd clk_lcd~clkctrl } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 5.281 ns LCD_Driver:U2\|disp_count\[0\] 5 REG LCFF_X21_Y10_N5 5 " "Info: 5: + IC(0.853 ns) + CELL(0.666 ns) = 5.281 ns; Loc. = LCFF_X21_Y10_N5; Fanout = 5; REG Node = 'LCD_Driver:U2\|disp_count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clk_lcd~clkctrl LCD_Driver:U2|disp_count[0] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 30.98 % ) " "Info: Total cell delay = 1.636 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.645 ns ( 69.02 % ) " "Info: Total interconnect delay = 3.645 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|disp_count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|disp_count[0] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|Data_Second_Buf[32] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.849ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|disp_count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|disp_count[0] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|Data_Second_Buf[32] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.849ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|disp_count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|disp_count[0] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.133 ns - Longest register register " "Info: - Longest register to register delay is 6.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:U2\|disp_count\[0\] 1 REG LCFF_X21_Y10_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N5; Fanout = 5; REG Node = 'LCD_Driver:U2\|disp_count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:U2|disp_count[0] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.651 ns) 1.430 ns LCD_Driver:U2\|Equal0~108 2 COMB LCCOMB_X21_Y10_N24 57 " "Info: 2: + IC(0.779 ns) + CELL(0.651 ns) = 1.430 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 57; COMB Node = 'LCD_Driver:U2\|Equal0~108'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { LCD_Driver:U2|disp_count[0] LCD_Driver:U2|Equal0~108 } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.206 ns) 3.483 ns LCD_Driver:U2\|Data_Second_Buf\[104\]~773 3 COMB LCCOMB_X27_Y8_N26 54 " "Info: 3: + IC(1.847 ns) + CELL(0.206 ns) = 3.483 ns; Loc. = LCCOMB_X27_Y8_N26; Fanout = 54; COMB Node = 'LCD_Driver:U2\|Data_Second_Buf\[104\]~773'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { LCD_Driver:U2|Equal0~108 LCD_Driver:U2|Data_Second_Buf[104]~773 } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.855 ns) 6.133 ns LCD_Driver:U2\|Data_Second_Buf\[32\] 4 REG LCFF_X18_Y10_N13 1 " "Info: 4: + IC(1.795 ns) + CELL(0.855 ns) = 6.133 ns; Loc. = LCFF_X18_Y10_N13; Fanout = 1; REG Node = 'LCD_Driver:U2\|Data_Second_Buf\[32\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { LCD_Driver:U2|Data_Second_Buf[104]~773 LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.712 ns ( 27.91 % ) " "Info: Total cell delay = 1.712 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 72.09 % ) " "Info: Total interconnect delay = 4.421 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.133 ns" { LCD_Driver:U2|disp_count[0] LCD_Driver:U2|Equal0~108 LCD_Driver:U2|Data_Second_Buf[104]~773 LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.133 ns" { LCD_Driver:U2|disp_count[0] {} LCD_Driver:U2|Equal0~108 {} LCD_Driver:U2|Data_Second_Buf[104]~773 {} LCD_Driver:U2|Data_Second_Buf[32] {} } { 0.000ns 0.779ns 1.847ns 1.795ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|Data_Second_Buf[32] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.849ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|disp_count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|disp_count[0] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.133 ns" { LCD_Driver:U2|disp_count[0] LCD_Driver:U2|Equal0~108 LCD_Driver:U2|Data_Second_Buf[104]~773 LCD_Driver:U2|Data_Second_Buf[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.133 ns" { LCD_Driver:U2|disp_count[0] {} LCD_Driver:U2|Equal0~108 {} LCD_Driver:U2|Data_Second_Buf[104]~773 {} LCD_Driver:U2|Data_Second_Buf[32] {} } { 0.000ns 0.779ns 1.847ns 1.795ns } { 0.000ns 0.651ns 0.206ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sys_clk " "Info: No valid register-to-register data paths exist for clock \"sys_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 69.04 MHz 14.484 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 69.04 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 14.484 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.988 ns + Longest register register " "Info: + Longest register to register delay is 6.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] 1 REG LCFF_X18_Y5_N15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y5_N15; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.505 ns) 0.966 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X18_Y5_N8 6 " "Info: 2: + IC(0.461 ns) + CELL(0.505 ns) = 0.966 ns; Loc. = LCCOMB_X18_Y5_N8; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.206 ns) 2.283 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X18_Y3_N10 4 " "Info: 3: + IC(1.111 ns) + CELL(0.206 ns) = 2.283 ns; Loc. = LCCOMB_X18_Y3_N10; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.317 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 2.878 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X18_Y3_N4 18 " "Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 2.878 ns; Loc. = LCCOMB_X18_Y3_N4; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.589 ns) 3.838 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X18_Y3_N18 1 " "Info: 5: + IC(0.371 ns) + CELL(0.589 ns) = 3.838 ns; Loc. = LCCOMB_X18_Y3_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.624 ns) 4.831 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X18_Y3_N0 1 " "Info: 6: + IC(0.369 ns) + CELL(0.624 ns) = 4.831 ns; Loc. = LCCOMB_X18_Y3_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.624 ns) 5.817 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X18_Y3_N12 1 " "Info: 7: + IC(0.362 ns) + CELL(0.624 ns) = 5.817 ns; Loc. = LCCOMB_X18_Y3_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.651 ns) 6.880 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X18_Y3_N24 1 " "Info: 8: + IC(0.412 ns) + CELL(0.651 ns) = 6.880 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.988 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG LCFF_X18_Y3_N25 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.988 ns; Loc. = LCFF_X18_Y3_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.513 ns ( 50.27 % ) " "Info: Total cell delay = 3.513 ns ( 50.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.475 ns ( 49.73 % ) " "Info: Total interconnect delay = 3.475 ns ( 49.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.461ns 1.111ns 0.389ns 0.371ns 0.369ns 0.362ns 0.412ns 0.000ns } { 0.000ns 0.505ns 0.206ns 0.206ns 0.589ns 0.624ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.315 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 237 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G2; Fanout = 237; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.315 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X18_Y3_N25 2 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 5.315 ns; Loc. = LCFF_X18_Y3_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.53 % ) " "Info: Total cell delay = 0.666 ns ( 12.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.649 ns ( 87.47 % ) " "Info: Total interconnect delay = 4.649 ns ( 87.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.315 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.305 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 237 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G2; Fanout = 237; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 5.305 ns sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\] 3 REG LCFF_X18_Y5_N15 12 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 5.305 ns; Loc. = LCFF_X18_Y5_N15; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:BROADCAST\|Q\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.55 % ) " "Info: Total cell delay = 0.666 ns ( 12.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.639 ns ( 87.45 % ) " "Info: Total interconnect delay = 4.639 ns ( 87.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 3.811ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.315 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 3.811ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.988 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.988 ns" { sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.461ns 1.111ns 0.389ns 0.371ns 0.369ns 0.362ns 0.412ns 0.000ns } { 0.000ns 0.505ns 0.206ns 0.206ns 0.589ns 0.624ns 0.624ns 0.651ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.315 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.305 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0] {} } { 0.000ns 3.811ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 register LCD_Driver:U2\|DB8\[1\] register LCD_Driver:U2\|DB8\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" between source register \"LCD_Driver:U2\|DB8\[1\]\" and destination register \"LCD_Driver:U2\|DB8\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:U2\|DB8\[1\] 1 REG LCFF_X21_Y10_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 6; REG Node = 'LCD_Driver:U2\|DB8\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns LCD_Driver:U2\|Selector9~155 2 COMB LCCOMB_X21_Y10_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 1; COMB Node = 'LCD_Driver:U2\|Selector9~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { LCD_Driver:U2|DB8[1] LCD_Driver:U2|Selector9~155 } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns LCD_Driver:U2\|DB8\[1\] 3 REG LCFF_X21_Y10_N13 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 6; REG Node = 'LCD_Driver:U2\|DB8\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LCD_Driver:U2|Selector9~155 LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { LCD_Driver:U2|DB8[1] LCD_Driver:U2|Selector9~155 LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { LCD_Driver:U2|DB8[1] {} LCD_Driver:U2|Selector9~155 {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:PLL_U0\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:PLL_U0\|altpll:altpll_component\|_clk0 20.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 destination 5.281 ns + Longest register " "Info: + Longest clock path from clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" to destination register is 5.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.970 ns) 2.649 ns clk_lcd 3 REG LCFF_X27_Y8_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.970 ns) = 2.649 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 3; REG Node = 'clk_lcd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 3.762 ns clk_lcd~clkctrl 4 COMB CLKCTRL_G6 162 " "Info: 4: + IC(1.113 ns) + CELL(0.000 ns) = 3.762 ns; Loc. = CLKCTRL_G6; Fanout = 162; COMB Node = 'clk_lcd~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clk_lcd clk_lcd~clkctrl } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 5.281 ns LCD_Driver:U2\|DB8\[1\] 5 REG LCFF_X21_Y10_N13 6 " "Info: 5: + IC(0.853 ns) + CELL(0.666 ns) = 5.281 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 6; REG Node = 'LCD_Driver:U2\|DB8\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 30.98 % ) " "Info: Total cell delay = 1.636 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.645 ns ( 69.02 % ) " "Info: Total interconnect delay = 3.645 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 source 5.281 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" to source register is 5.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.970 ns) 2.649 ns clk_lcd 3 REG LCFF_X27_Y8_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.970 ns) = 2.649 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 3; REG Node = 'clk_lcd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 3.762 ns clk_lcd~clkctrl 4 COMB CLKCTRL_G6 162 " "Info: 4: + IC(1.113 ns) + CELL(0.000 ns) = 3.762 ns; Loc. = CLKCTRL_G6; Fanout = 162; COMB Node = 'clk_lcd~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clk_lcd clk_lcd~clkctrl } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 5.281 ns LCD_Driver:U2\|DB8\[1\] 5 REG LCFF_X21_Y10_N13 6 " "Info: 5: + IC(0.853 ns) + CELL(0.666 ns) = 5.281 ns; Loc. = LCFF_X21_Y10_N13; Fanout = 6; REG Node = 'LCD_Driver:U2\|DB8\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 30.98 % ) " "Info: Total cell delay = 1.636 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.645 ns ( 69.02 % ) " "Info: Total interconnect delay = 3.645 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { LCD_Driver:U2|DB8[1] LCD_Driver:U2|Selector9~155 LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { LCD_Driver:U2|DB8[1] {} LCD_Driver:U2|Selector9~155 {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.281 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[1] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.853ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Driver:U2\|Data_First_Buf\[104\] sys_rst_n sys_clk 8.732 ns register " "Info: tsu for register \"LCD_Driver:U2\|Data_First_Buf\[104\]\" (data pin = \"sys_rst_n\", clock pin = \"sys_clk\") is 8.732 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.803 ns + Longest pin register " "Info: + Longest pin to register delay is 11.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns sys_rst_n 1 PIN PIN_8 43 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_8; Fanout = 43; PIN Node = 'sys_rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_n } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.569 ns) + CELL(0.624 ns) 9.138 ns LCD_Driver:U2\|Data_First_Buf\[104\]~1159 2 COMB LCCOMB_X21_Y10_N28 46 " "Info: 2: + IC(7.569 ns) + CELL(0.624 ns) = 9.138 ns; Loc. = LCCOMB_X21_Y10_N28; Fanout = 46; COMB Node = 'LCD_Driver:U2\|Data_First_Buf\[104\]~1159'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.193 ns" { sys_rst_n LCD_Driver:U2|Data_First_Buf[104]~1159 } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.855 ns) 11.803 ns LCD_Driver:U2\|Data_First_Buf\[104\] 3 REG LCFF_X25_Y8_N19 1 " "Info: 3: + IC(1.810 ns) + CELL(0.855 ns) = 11.803 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 1; REG Node = 'LCD_Driver:U2\|Data_First_Buf\[104\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { LCD_Driver:U2|Data_First_Buf[104]~1159 LCD_Driver:U2|Data_First_Buf[104] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.424 ns ( 20.54 % ) " "Info: Total cell delay = 2.424 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.379 ns ( 79.46 % ) " "Info: Total interconnect delay = 9.379 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.803 ns" { sys_rst_n LCD_Driver:U2|Data_First_Buf[104]~1159 LCD_Driver:U2|Data_First_Buf[104] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.803 ns" { sys_rst_n {} sys_rst_n~combout {} LCD_Driver:U2|Data_First_Buf[104]~1159 {} LCD_Driver:U2|Data_First_Buf[104] {} } { 0.000ns 0.000ns 7.569ns 1.810ns } { 0.000ns 0.945ns 0.624ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "sys_clk PLL:PLL_U0\|altpll:altpll_component\|_clk0 -2.243 ns - " "Info: - Offset between input clock \"sys_clk\" and output clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 destination 5.274 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" to destination register is 5.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.970 ns) 2.649 ns clk_lcd 3 REG LCFF_X27_Y8_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.970 ns) = 2.649 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 3; REG Node = 'clk_lcd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 3.762 ns clk_lcd~clkctrl 4 COMB CLKCTRL_G6 162 " "Info: 4: + IC(1.113 ns) + CELL(0.000 ns) = 3.762 ns; Loc. = CLKCTRL_G6; Fanout = 162; COMB Node = 'clk_lcd~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clk_lcd clk_lcd~clkctrl } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 5.274 ns LCD_Driver:U2\|Data_First_Buf\[104\] 5 REG LCFF_X25_Y8_N19 1 " "Info: 5: + IC(0.846 ns) + CELL(0.666 ns) = 5.274 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 1; REG Node = 'LCD_Driver:U2\|Data_First_Buf\[104\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk_lcd~clkctrl LCD_Driver:U2|Data_First_Buf[104] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.02 % ) " "Info: Total cell delay = 1.636 ns ( 31.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.638 ns ( 68.98 % ) " "Info: Total interconnect delay = 3.638 ns ( 68.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|Data_First_Buf[104] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|Data_First_Buf[104] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.846ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.803 ns" { sys_rst_n LCD_Driver:U2|Data_First_Buf[104]~1159 LCD_Driver:U2|Data_First_Buf[104] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.803 ns" { sys_rst_n {} sys_rst_n~combout {} LCD_Driver:U2|Data_First_Buf[104]~1159 {} LCD_Driver:U2|Data_First_Buf[104] {} } { 0.000ns 0.000ns 7.569ns 1.810ns } { 0.000ns 0.945ns 0.624ns 0.855ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|Data_First_Buf[104] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|Data_First_Buf[104] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.846ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk DB8\[4\] LCD_Driver:U2\|DB8\[4\] 9.520 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"DB8\[4\]\" through register \"LCD_Driver:U2\|DB8\[4\]\" is 9.520 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "sys_clk PLL:PLL_U0\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"sys_clk\" and output clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 26 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:PLL_U0\|altpll:altpll_component\|_clk0 source 5.277 ns + Longest register " "Info: + Longest clock path from clock \"PLL:PLL_U0\|altpll:altpll_component\|_clk0\" to source register is 5.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:PLL_U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 18 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 18; COMB Node = 'PLL:PLL_U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.970 ns) 2.649 ns clk_lcd 3 REG LCFF_X27_Y8_N17 3 " "Info: 3: + IC(0.842 ns) + CELL(0.970 ns) = 2.649 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 3; REG Node = 'clk_lcd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.000 ns) 3.762 ns clk_lcd~clkctrl 4 COMB CLKCTRL_G6 162 " "Info: 4: + IC(1.113 ns) + CELL(0.000 ns) = 3.762 ns; Loc. = CLKCTRL_G6; Fanout = 162; COMB Node = 'clk_lcd~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { clk_lcd clk_lcd~clkctrl } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 5.277 ns LCD_Driver:U2\|DB8\[4\] 5 REG LCFF_X18_Y10_N29 4 " "Info: 5: + IC(0.849 ns) + CELL(0.666 ns) = 5.277 ns; Loc. = LCFF_X18_Y10_N29; Fanout = 4; REG Node = 'LCD_Driver:U2\|DB8\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk_lcd~clkctrl LCD_Driver:U2|DB8[4] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 31.00 % ) " "Info: Total cell delay = 1.636 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.641 ns ( 69.00 % ) " "Info: Total interconnect delay = 3.641 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[4] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.849ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.182 ns + Longest register pin " "Info: + Longest register to pin delay is 6.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Driver:U2\|DB8\[4\] 1 REG LCFF_X18_Y10_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N29; Fanout = 4; REG Node = 'LCD_Driver:U2\|DB8\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Driver:U2|DB8[4] } "NODE_NAME" } } { "RTL/LCD_Driver.v" "" { Text "D:/2.3/LCD1602/RTL/LCD_Driver.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(3.230 ns) 6.182 ns DB8\[4\] 2 PIN PIN_103 0 " "Info: 2: + IC(2.952 ns) + CELL(3.230 ns) = 6.182 ns; Loc. = PIN_103; Fanout = 0; PIN Node = 'DB8\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.182 ns" { LCD_Driver:U2|DB8[4] DB8[4] } "NODE_NAME" } } { "RTL/LCD1602_TOP.v" "" { Text "D:/2.3/LCD1602/RTL/LCD1602_TOP.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 52.25 % ) " "Info: Total cell delay = 3.230 ns ( 52.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.952 ns ( 47.75 % ) " "Info: Total interconnect delay = 2.952 ns ( 47.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.182 ns" { LCD_Driver:U2|DB8[4] DB8[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.182 ns" { LCD_Driver:U2|DB8[4] {} DB8[4] {} } { 0.000ns 2.952ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl clk_lcd clk_lcd~clkctrl LCD_Driver:U2|DB8[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { PLL:PLL_U0|altpll:altpll_component|_clk0 {} PLL:PLL_U0|altpll:altpll_component|_clk0~clkctrl {} clk_lcd {} clk_lcd~clkctrl {} LCD_Driver:U2|DB8[4] {} } { 0.000ns 0.837ns 0.842ns 1.113ns 0.849ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.182 ns" { LCD_Driver:U2|DB8[4] DB8[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.182 ns" { LCD_Driver:U2|DB8[4] {} DB8[4] {} } { 0.000ns 2.952ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 2.346 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.304 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 237 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G2; Fanout = 237; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 5.304 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\] 3 REG LCFF_X17_Y5_N27 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 5.304 ns; Loc. = LCFF_X17_Y5_N27; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.56 % ) " "Info: Total cell delay = 0.666 ns ( 12.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.638 ns ( 87.44 % ) " "Info: Total interconnect delay = 4.638 ns ( 87.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.304 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 3.811ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.264 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y7_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.950 ns) + CELL(0.206 ns) 3.156 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~443 2 COMB LCCOMB_X17_Y5_N26 1 " "Info: 2: + IC(2.950 ns) + CELL(0.206 ns) = 3.156 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~443'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.156 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~443 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.264 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\] 3 REG LCFF_X17_Y5_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.264 ns; Loc. = LCFF_X17_Y5_N27; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~443 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 9.62 % ) " "Info: Total cell delay = 0.314 ns ( 9.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.950 ns ( 90.38 % ) " "Info: Total interconnect delay = 2.950 ns ( 90.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~443 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.264 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~443 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.304 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.304 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 3.811ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.264 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~443 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.264 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~443 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2] {} } { 0.000ns 2.950ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "119 " "Info: Allocated 119 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 20:12:27 2011 " "Info: Processing ended: Mon Sep 26 20:12:27 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
