|ethernet_switch
MAIN_CLK => pll_main:c_pll.inclk0
RESET => reset_ctrl:c_reset_ctrl.btn_n
KEY1 => ~NO_FANOUT~
KEY2 => ~NO_FANOUT~
KEY3 => ~NO_FANOUT~
KEY4 => reset_ctrl:c_trigger_ctrl.btn_n
LED1 <= ringbuffer:c_eth0_rb.m_axis_tvalid
LED2 <= eth_port:c_eth0.tx_ready
LED3 <= ringbuffer:c_eth0_rb.m_axis_tlast
LED4 <= reset_ctrl:c_trigger_ctrl.resetn
UART_RX => ~NO_FANOUT~
UART_TX <= UART_TX.DB_MAX_OUTPUT_PORT_TYPE
ETH0_RX => eth_port:c_eth0.rx
ETH0_TX <= eth_port:c_eth0.tx
ETH0_TX_EN <= <VCC>
ETH0_LED_GRN <= eth_port:c_eth0.link
ETH0_LED_YEL <= eth_port:c_eth0.act
ETH1_RX => eth_port:c_eth1.rx
ETH1_TX <= eth_port:c_eth1.tx
ETH1_TX_EN <= <VCC>
ETH1_LED_GRN <= eth_port:c_eth1.link
ETH1_LED_YEL <= eth_port:c_eth1.act
ETH2_RX => ~NO_FANOUT~
ETH2_TX <= ETH2_TX.DB_MAX_OUTPUT_PORT_TYPE
ETH2_TX_EN <= <VCC>
ETH2_LED_GRN <= ETH2_LED_GRN.DB_MAX_OUTPUT_PORT_TYPE
ETH2_LED_YEL <= ETH2_LED_YEL.DB_MAX_OUTPUT_PORT_TYPE
ETH3_RX => ~NO_FANOUT~
ETH3_TX <= ETH3_TX.DB_MAX_OUTPUT_PORT_TYPE
ETH3_TX_EN <= <VCC>
ETH3_LED_GRN <= ETH3_LED_GRN.DB_MAX_OUTPUT_PORT_TYPE
ETH3_LED_YEL <= ETH3_LED_YEL.DB_MAX_OUTPUT_PORT_TYPE
ETH4_RX => ~NO_FANOUT~
ETH4_TX <= ETH4_TX.DB_MAX_OUTPUT_PORT_TYPE
ETH4_TX_EN <= <VCC>
ETH4_LED_GRN <= ETH4_LED_GRN.DB_MAX_OUTPUT_PORT_TYPE
ETH4_LED_YEL <= comb.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|pll_main:c_pll
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|ethernet_switch|pll_main:c_pll|altpll:altpll_component
inclk[0] => pll_main_altpll:auto_generated.inclk[0]
inclk[1] => pll_main_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_main_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_main_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ethernet_switch|pll_main:c_pll|altpll:altpll_component|pll_main_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|altclkctrl:c_alt_clk_ctrl
inclk => altclkctrl_altclkctrl_0:altclkctrl_0.inclk
outclk <= altclkctrl_altclkctrl_0:altclkctrl_0.outclk


|ethernet_switch|altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component.outclk


|ethernet_switch|altclkctrl:c_alt_clk_ctrl|altclkctrl_altclkctrl_0:altclkctrl_0|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|ethernet_switch|reset_ctrl:c_reset_ctrl
clk => last_btn.CLK
clk => r_resetn.CLK
clk => btn.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => btn_sync2.CLK
clk => btn_sync1.CLK
btn_n => btn_sync1.DATAIN
resetn <= r_resetn.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|reset_ctrl:c_trigger_ctrl
clk => last_btn.CLK
clk => r_resetn.CLK
clk => btn.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => btn_sync2.CLK
clk => btn_sync1.CLK
btn_n => btn_sync1.DATAIN
resetn <= r_resetn.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0
clk => eth_tx:c_tx.clk
clk => eth_rx:c_rx.clk_in
resetn => eth_tx:c_tx.resetn
resetn => eth_rx:c_rx.resetn
tx_valid => eth_tx:c_tx.tvalid
tx_ready <= eth_tx:c_tx.tready
tx_last => eth_tx:c_tx.tlast
tx_data[0] => eth_tx:c_tx.tdata[0]
tx_data[1] => eth_tx:c_tx.tdata[1]
tx_data[2] => eth_tx:c_tx.tdata[2]
tx_data[3] => eth_tx:c_tx.tdata[3]
tx_data[4] => eth_tx:c_tx.tdata[4]
tx_data[5] => eth_tx:c_tx.tdata[5]
tx_data[6] => eth_tx:c_tx.tdata[6]
tx_data[7] => eth_tx:c_tx.tdata[7]
rx_valid <= eth_rx:c_rx.tvalid
rx_ready => eth_rx:c_rx.tready
rx_last <= eth_rx:c_rx.tlast
rx_data[0] <= eth_rx:c_rx.tdata[0]
rx_data[1] <= eth_rx:c_rx.tdata[1]
rx_data[2] <= eth_rx:c_rx.tdata[2]
rx_data[3] <= eth_rx:c_rx.tdata[3]
rx_data[4] <= eth_rx:c_rx.tdata[4]
rx_data[5] <= eth_rx:c_rx.tdata[5]
rx_data[6] <= eth_rx:c_rx.tdata[6]
rx_data[7] <= eth_rx:c_rx.tdata[7]
rx => eth_rx:c_rx.manchester_in
tx <= eth_tx:c_tx.tx
tx_en <= eth_tx:c_tx.tx_en
link <= <VCC>
act <= <GND>


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx
clk => tx_phy:c_phy.clk
clk => ram_eth_packet:c_ram.clock
clk => sr_piso:c_piso_sr.clk
clk => tx_fsm_pt:c_fsm_pt.clk
clk => tx_fsm_axi:c_fsm_axi.clk
resetn => tx_phy:c_phy.resetn
resetn => sr_piso:c_piso_sr.resetn
resetn => tx_fsm_pt:c_fsm_pt.resetn
resetn => tx_fsm_axi:c_fsm_axi.resetn
tx <= tx_phy:c_phy.tx_out
tx_en <= tx_phy:c_phy.driver_en
tvalid => tx_fsm_axi:c_fsm_axi.tvalid
tready <= tx_fsm_axi:c_fsm_axi.tready
tlast => tx_fsm_axi:c_fsm_axi.tlast
tdata[0] => ram_eth_packet:c_ram.data[0]
tdata[1] => ram_eth_packet:c_ram.data[1]
tdata[2] => ram_eth_packet:c_ram.data[2]
tdata[3] => ram_eth_packet:c_ram.data[3]
tdata[4] => ram_eth_packet:c_ram.data[4]
tdata[5] => ram_eth_packet:c_ram.data[5]
tdata[6] => ram_eth_packet:c_ram.data[6]
tdata[7] => ram_eth_packet:c_ram.data[7]


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_phy:c_phy
clk => r_tp_idl_out.CLK
clk => r_nlp_out.CLK
clk => r_mcn_bit_in.CLK
clk => r_mcn_phase.CLK
clk => r_clk_counter[0].CLK
clk => r_clk_counter[1].CLK
clk => r_clk_counter[2].CLK
clk => r_clk_counter[3].CLK
clk => r_clk_counter[4].CLK
clk => r_inactivity_counter[0].CLK
clk => r_inactivity_counter[1].CLK
clk => r_inactivity_counter[2].CLK
clk => r_inactivity_counter[3].CLK
clk => r_inactivity_counter[4].CLK
clk => r_inactivity_counter[5].CLK
clk => r_inactivity_counter[6].CLK
clk => r_inactivity_counter[7].CLK
clk => r_inactivity_counter[8].CLK
clk => r_inactivity_counter[9].CLK
clk => r_inactivity_counter[10].CLK
clk => r_inactivity_counter[11].CLK
clk => r_inactivity_counter[12].CLK
clk => r_inactivity_counter[13].CLK
clk => r_inactivity_counter[14].CLK
clk => r_inactivity_counter[15].CLK
clk => r_inactivity_counter[16].CLK
clk => r_inactivity_counter[17].CLK
clk => r_inactivity_counter[18].CLK
clk => r_inactivity_counter[19].CLK
clk => r_inactivity_counter[20].CLK
clk => state~1.DATAIN
resetn => r_tp_idl_out.ACLR
resetn => r_nlp_out.ACLR
resetn => r_mcn_bit_in.ACLR
resetn => r_mcn_phase.PRESET
resetn => r_clk_counter[0].ACLR
resetn => r_clk_counter[1].ACLR
resetn => r_clk_counter[2].ACLR
resetn => r_clk_counter[3].ACLR
resetn => r_clk_counter[4].ACLR
resetn => r_inactivity_counter[0].ACLR
resetn => r_inactivity_counter[1].ACLR
resetn => r_inactivity_counter[2].ACLR
resetn => r_inactivity_counter[3].ACLR
resetn => r_inactivity_counter[4].ACLR
resetn => r_inactivity_counter[5].ACLR
resetn => r_inactivity_counter[6].ACLR
resetn => r_inactivity_counter[7].ACLR
resetn => r_inactivity_counter[8].ACLR
resetn => r_inactivity_counter[9].ACLR
resetn => r_inactivity_counter[10].ACLR
resetn => r_inactivity_counter[11].ACLR
resetn => r_inactivity_counter[12].ACLR
resetn => r_inactivity_counter[13].ACLR
resetn => r_inactivity_counter[14].ACLR
resetn => r_inactivity_counter[15].ACLR
resetn => r_inactivity_counter[16].ACLR
resetn => r_inactivity_counter[17].ACLR
resetn => r_inactivity_counter[18].ACLR
resetn => r_inactivity_counter[19].ACLR
resetn => r_inactivity_counter[20].ACLR
resetn => state~3.DATAIN
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => p_cmb.IN1
tx_active => p_cmb.IN1
bit_valid => r_mcn_bit_in.ENA
driver_en <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
bit_in => r_mcn_bit_in.DATAIN
tx_out <= Selector5.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component
wren_a => altsyncram_49r3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_49r3:auto_generated.data_a[0]
data_a[1] => altsyncram_49r3:auto_generated.data_a[1]
data_a[2] => altsyncram_49r3:auto_generated.data_a[2]
data_a[3] => altsyncram_49r3:auto_generated.data_a[3]
data_a[4] => altsyncram_49r3:auto_generated.data_a[4]
data_a[5] => altsyncram_49r3:auto_generated.data_a[5]
data_a[6] => altsyncram_49r3:auto_generated.data_a[6]
data_a[7] => altsyncram_49r3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49r3:auto_generated.address_a[0]
address_a[1] => altsyncram_49r3:auto_generated.address_a[1]
address_a[2] => altsyncram_49r3:auto_generated.address_a[2]
address_a[3] => altsyncram_49r3:auto_generated.address_a[3]
address_a[4] => altsyncram_49r3:auto_generated.address_a[4]
address_a[5] => altsyncram_49r3:auto_generated.address_a[5]
address_a[6] => altsyncram_49r3:auto_generated.address_a[6]
address_a[7] => altsyncram_49r3:auto_generated.address_a[7]
address_a[8] => altsyncram_49r3:auto_generated.address_a[8]
address_a[9] => altsyncram_49r3:auto_generated.address_a[9]
address_a[10] => altsyncram_49r3:auto_generated.address_a[10]
address_b[0] => altsyncram_49r3:auto_generated.address_b[0]
address_b[1] => altsyncram_49r3:auto_generated.address_b[1]
address_b[2] => altsyncram_49r3:auto_generated.address_b[2]
address_b[3] => altsyncram_49r3:auto_generated.address_b[3]
address_b[4] => altsyncram_49r3:auto_generated.address_b[4]
address_b[5] => altsyncram_49r3:auto_generated.address_b[5]
address_b[6] => altsyncram_49r3:auto_generated.address_b[6]
address_b[7] => altsyncram_49r3:auto_generated.address_b[7]
address_b[8] => altsyncram_49r3:auto_generated.address_b[8]
address_b[9] => altsyncram_49r3:auto_generated.address_b[9]
address_b[10] => altsyncram_49r3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49r3:auto_generated.q_b[0]
q_b[1] <= altsyncram_49r3:auto_generated.q_b[1]
q_b[2] <= altsyncram_49r3:auto_generated.q_b[2]
q_b[3] <= altsyncram_49r3:auto_generated.q_b[3]
q_b[4] <= altsyncram_49r3:auto_generated.q_b[4]
q_b[5] <= altsyncram_49r3:auto_generated.q_b[5]
q_b[6] <= altsyncram_49r3:auto_generated.q_b[6]
q_b[7] <= altsyncram_49r3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|sr_piso:c_piso_sr
clk => bit_out~reg0.CLK
clk => bit_valid~reg0.CLK
clk => cnt_bit_delay[0].CLK
clk => cnt_bit_delay[1].CLK
clk => cnt_bit_delay[2].CLK
clk => cnt_bit_delay[3].CLK
clk => cnt_bit_rem[0].CLK
clk => cnt_bit_rem[1].CLK
clk => cnt_bit_rem[2].CLK
clk => cnt_bit_rem[3].CLK
clk => r_byte[0].CLK
clk => r_byte[1].CLK
clk => r_byte[2].CLK
clk => r_byte[3].CLK
clk => r_byte[4].CLK
clk => r_byte[5].CLK
clk => r_byte[6].CLK
clk => r_byte[7].CLK
clk => state~1.DATAIN
resetn => bit_out~reg0.ACLR
resetn => bit_valid~reg0.ACLR
resetn => cnt_bit_delay[0].ACLR
resetn => cnt_bit_delay[1].ACLR
resetn => cnt_bit_delay[2].ACLR
resetn => cnt_bit_delay[3].ACLR
resetn => cnt_bit_rem[0].ACLR
resetn => cnt_bit_rem[1].ACLR
resetn => cnt_bit_rem[2].ACLR
resetn => cnt_bit_rem[3].ACLR
resetn => r_byte[0].ACLR
resetn => r_byte[1].ACLR
resetn => r_byte[2].ACLR
resetn => r_byte[3].ACLR
resetn => r_byte[4].ACLR
resetn => r_byte[5].ACLR
resetn => r_byte[6].ACLR
resetn => r_byte[7].ACLR
resetn => state~3.DATAIN
byte_in[0] => r_byte.DATAB
byte_in[1] => r_byte.DATAB
byte_in[2] => r_byte.DATAB
byte_in[3] => r_byte.DATAB
byte_in[4] => r_byte.DATAB
byte_in[5] => r_byte.DATAB
byte_in[6] => r_byte.DATAB
byte_in[7] => r_byte.DATAB
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_ready <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt
clk => r_mem_read_req.CLK
clk => cnt_addr[0].CLK
clk => cnt_addr[1].CLK
clk => cnt_addr[2].CLK
clk => cnt_addr[3].CLK
clk => cnt_addr[4].CLK
clk => cnt_addr[5].CLK
clk => cnt_addr[6].CLK
clk => cnt_addr[7].CLK
clk => cnt_addr[8].CLK
clk => cnt_addr[9].CLK
clk => cnt_addr[10].CLK
clk => cnt_IFG[0].CLK
clk => cnt_IFG[1].CLK
clk => cnt_IFG[2].CLK
clk => cnt_IFG[3].CLK
clk => cnt_IFG[4].CLK
clk => cnt_IFG[5].CLK
clk => cnt_IFG[6].CLK
clk => cnt_IFG[7].CLK
clk => cnt_IFG[8].CLK
clk => cnt_IFG[9].CLK
clk => cnt_IFG[10].CLK
clk => f_first_byte.CLK
clk => r_packet_length[0].CLK
clk => r_packet_length[1].CLK
clk => r_packet_length[2].CLK
clk => r_packet_length[3].CLK
clk => r_packet_length[4].CLK
clk => r_packet_length[5].CLK
clk => r_packet_length[6].CLK
clk => r_packet_length[7].CLK
clk => r_packet_length[8].CLK
clk => r_packet_length[9].CLK
clk => r_packet_length[10].CLK
clk => tx_active~reg0.CLK
clk => byte_valid~reg0.CLK
clk => mem_state.CLK
clk => state~1.DATAIN
resetn => r_mem_read_req.ACLR
resetn => cnt_addr[0].ACLR
resetn => cnt_addr[1].ACLR
resetn => cnt_addr[2].ACLR
resetn => cnt_addr[3].ACLR
resetn => cnt_addr[4].ACLR
resetn => cnt_addr[5].ACLR
resetn => cnt_addr[6].ACLR
resetn => cnt_addr[7].ACLR
resetn => cnt_addr[8].ACLR
resetn => cnt_addr[9].ACLR
resetn => cnt_addr[10].ACLR
resetn => cnt_IFG[0].ACLR
resetn => cnt_IFG[1].ACLR
resetn => cnt_IFG[2].ACLR
resetn => cnt_IFG[3].ACLR
resetn => cnt_IFG[4].ACLR
resetn => cnt_IFG[5].ACLR
resetn => cnt_IFG[6].ACLR
resetn => cnt_IFG[7].ACLR
resetn => cnt_IFG[8].ACLR
resetn => cnt_IFG[9].ACLR
resetn => cnt_IFG[10].ACLR
resetn => f_first_byte.ACLR
resetn => r_packet_length[0].ACLR
resetn => r_packet_length[1].ACLR
resetn => r_packet_length[2].ACLR
resetn => r_packet_length[3].ACLR
resetn => r_packet_length[4].ACLR
resetn => r_packet_length[5].ACLR
resetn => r_packet_length[6].ACLR
resetn => r_packet_length[7].ACLR
resetn => r_packet_length[8].ACLR
resetn => r_packet_length[9].ACLR
resetn => r_packet_length[10].ACLR
resetn => tx_active~reg0.ACLR
resetn => byte_valid~reg0.ACLR
resetn => mem_state.ACLR
resetn => state~3.DATAIN
tx_active <= tx_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_valid <= byte_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
packet_ready <= packet_ready.DB_MAX_OUTPUT_PORT_TYPE
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
addr[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
data[0] => r_packet_length.DATAB
data[0] => r_packet_length.DATAB
data[1] => r_packet_length.DATAB
data[1] => r_packet_length.DATAB
data[2] => r_packet_length.DATAB
data[2] => r_packet_length.DATAB
data[3] => r_packet_length.DATAB
data[4] => r_packet_length.DATAB
data[5] => r_packet_length.DATAB
data[6] => r_packet_length.DATAB
data[7] => r_packet_length.DATAB


|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi
clk => cnt_addr[0].CLK
clk => cnt_addr[1].CLK
clk => cnt_addr[2].CLK
clk => cnt_addr[3].CLK
clk => cnt_addr[4].CLK
clk => cnt_addr[5].CLK
clk => cnt_addr[6].CLK
clk => cnt_addr[7].CLK
clk => cnt_addr[8].CLK
clk => cnt_addr[9].CLK
clk => cnt_addr[10].CLK
clk => packet_valid~reg0.CLK
clk => state~1.DATAIN
resetn => cnt_addr[0].ACLR
resetn => cnt_addr[1].ACLR
resetn => cnt_addr[2].ACLR
resetn => cnt_addr[3].ACLR
resetn => cnt_addr[4].ACLR
resetn => cnt_addr[5].ACLR
resetn => cnt_addr[6].ACLR
resetn => cnt_addr[7].ACLR
resetn => cnt_addr[8].ACLR
resetn => cnt_addr[9].ACLR
resetn => cnt_addr[10].ACLR
resetn => packet_valid~reg0.ACLR
resetn => state~3.DATAIN
packet_ready => next_state.OUTPUTSELECT
packet_ready => next_state.OUTPUTSELECT
packet_ready => next_state.OUTPUTSELECT
packet_ready => next_state.OUTPUTSELECT
packet_valid <= packet_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tready <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
addr[0] <= cnt_addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= cnt_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= cnt_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= cnt_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= cnt_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= cnt_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= cnt_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= cnt_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= cnt_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= cnt_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= cnt_addr[10].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx
clk_in => rx_2ff:f22.clk_in
clk_in => rx_decoder:decoder.clk_in
clk_in => sr_sipo:sipo.clk_in
clk_in => rx_fsm_pr:pr_FSM.clk_in
clk_in => ram_eth_packet:c_ram.clock
clk_in => rx_fsm_axi:axi_FSM.clk_in
clk_in => rx_fcs_verify:crc.clk
clk_in => rx_fsm_adr:addr_reader.clock
resetn => rx_2ff:f22.resetn
resetn => rx_decoder:decoder.resetn
resetn => sr_sipo:sipo.resetn
resetn => rx_fsm_pr:pr_FSM.resetn
resetn => rx_fsm_axi:axi_FSM.resetn
resetn => rx_fcs_verify:crc.rst
resetn => rx_fsm_adr:addr_reader.reset
manchester_in => rx_2ff:f22.manchester_in
tready => rx_fsm_axi:axi_FSM.tready
tvalid <= rx_fsm_axi:axi_FSM.tvalid
tlast <= rx_fsm_axi:axi_FSM.tlast
tdata[0] <= ram_eth_packet:c_ram.q[0]
tdata[1] <= ram_eth_packet:c_ram.q[1]
tdata[2] <= ram_eth_packet:c_ram.q[2]
tdata[3] <= ram_eth_packet:c_ram.q[3]
tdata[4] <= ram_eth_packet:c_ram.q[4]
tdata[5] <= ram_eth_packet:c_ram.q[5]
tdata[6] <= ram_eth_packet:c_ram.q[6]
tdata[7] <= ram_eth_packet:c_ram.q[7]


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_2ff:f22
clk_in => sync.CLK
clk_in => manchester_out~reg0.CLK
manchester_in => sync.DATAIN
resetn => sync.ACLR
resetn => manchester_out~reg0.ACLR
manchester_out <= manchester_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder
clk_in => timeout.CLK
clk_in => timeout_count[0].CLK
clk_in => timeout_count[1].CLK
clk_in => timeout_count[2].CLK
clk_in => timeout_count[3].CLK
clk_in => timeout_count[4].CLK
clk_in => timeout_count[5].CLK
clk_in => timeout_count[6].CLK
clk_in => bit_valid~reg0.CLK
clk_in => midcapture.CLK
clk_in => manchester_prev.CLK
clk_in => data_out~reg0.CLK
clk_in => data_buf[0].CLK
clk_in => data_buf[1].CLK
clk_in => data_buf[2].CLK
clk_in => data_buf[3].CLK
clk_in => data_buf[4].CLK
clk_in => data_buf[5].CLK
clk_in => data_buf[6].CLK
clk_in => data_buf[7].CLK
clk_in => data_buf[8].CLK
clk_in => data_buf[9].CLK
clk_in => data_buf[10].CLK
clk_in => data_buf[11].CLK
clk_in => data_buf[12].CLK
clk_in => data_buf[13].CLK
clk_in => data_buf[14].CLK
clk_in => data_buf[15].CLK
clk_in => data_buf[16].CLK
clk_in => data_buf[17].CLK
clk_in => data_buf[18].CLK
clk_in => data_buf[19].CLK
clk_in => data_buf[20].CLK
clk_in => data_buf[21].CLK
clk_in => data_buf[22].CLK
clk_in => data_buf[23].CLK
clk_in => data_buf[24].CLK
clk_in => data_buf[25].CLK
clk_in => data_buf[26].CLK
clk_in => data_buf[27].CLK
clk_in => data_buf[28].CLK
clk_in => data_buf[29].CLK
clk_in => data_buf[30].CLK
clk_in => data_buf[31].CLK
clk_in => data_buf[32].CLK
clk_in => data_buf[33].CLK
clk_in => data_buf[34].CLK
clk_in => data_buf[35].CLK
clk_in => data_buf[36].CLK
clk_in => data_buf[37].CLK
clk_in => data_buf[38].CLK
clk_in => data_buf[39].CLK
clk_in => data_buf[40].CLK
clk_in => data_buf[41].CLK
clk_in => data_buf[42].CLK
clk_in => data_buf[43].CLK
clk_in => data_buf[44].CLK
clk_in => data_buf[45].CLK
clk_in => data_buf[46].CLK
clk_in => data_buf[47].CLK
clk_in => data_buf[48].CLK
clk_in => data_buf[49].CLK
clk_in => data_buf[50].CLK
clk_in => data_buf[51].CLK
clk_in => data_buf[52].CLK
clk_in => data_buf[53].CLK
clk_in => data_buf[54].CLK
clk_in => data_buf[55].CLK
clk_in => mid_count[0].CLK
clk_in => mid_count[1].CLK
clk_in => mid_count[2].CLK
clk_in => mid_count[3].CLK
clk_in => mid_loc[1].CLK
clk_in => mid_loc[2].CLK
clk_in => mid_loc[3].CLK
clk_in => new_mid[0].CLK
clk_in => new_mid[1].CLK
clk_in => new_mid[2].CLK
clk_in => new_mid[3].CLK
manchester_in => data_out.DATAB
manchester_in => data_buf.DATAB
manchester_in => process_0.IN1
manchester_in => data_out.DATAB
manchester_in => manchester_prev.DATAA
resetn => midcapture.ACLR
resetn => manchester_prev.ACLR
resetn => data_out~reg0.ACLR
resetn => data_buf[0].ACLR
resetn => data_buf[1].ACLR
resetn => data_buf[2].ACLR
resetn => data_buf[3].ACLR
resetn => data_buf[4].ACLR
resetn => data_buf[5].ACLR
resetn => data_buf[6].ACLR
resetn => data_buf[7].ACLR
resetn => data_buf[8].ACLR
resetn => data_buf[9].ACLR
resetn => data_buf[10].ACLR
resetn => data_buf[11].ACLR
resetn => data_buf[12].ACLR
resetn => data_buf[13].ACLR
resetn => data_buf[14].ACLR
resetn => data_buf[15].ACLR
resetn => data_buf[16].ACLR
resetn => data_buf[17].ACLR
resetn => data_buf[18].ACLR
resetn => data_buf[19].ACLR
resetn => data_buf[20].ACLR
resetn => data_buf[21].ACLR
resetn => data_buf[22].ACLR
resetn => data_buf[23].ACLR
resetn => data_buf[24].ACLR
resetn => data_buf[25].ACLR
resetn => data_buf[26].ACLR
resetn => data_buf[27].ACLR
resetn => data_buf[28].ACLR
resetn => data_buf[29].ACLR
resetn => data_buf[30].ACLR
resetn => data_buf[31].ACLR
resetn => data_buf[32].ACLR
resetn => data_buf[33].ACLR
resetn => data_buf[34].ACLR
resetn => data_buf[35].ACLR
resetn => data_buf[36].ACLR
resetn => data_buf[37].ACLR
resetn => data_buf[38].ACLR
resetn => data_buf[39].ACLR
resetn => data_buf[40].ACLR
resetn => data_buf[41].ACLR
resetn => data_buf[42].ACLR
resetn => data_buf[43].ACLR
resetn => data_buf[44].ACLR
resetn => data_buf[45].ACLR
resetn => data_buf[46].ACLR
resetn => data_buf[47].ACLR
resetn => data_buf[48].ACLR
resetn => data_buf[49].ACLR
resetn => data_buf[50].ACLR
resetn => data_buf[51].ACLR
resetn => data_buf[52].ACLR
resetn => data_buf[53].ACLR
resetn => data_buf[54].ACLR
resetn => data_buf[55].ACLR
resetn => mid_count[0].ACLR
resetn => mid_count[1].ACLR
resetn => mid_count[2].ACLR
resetn => mid_count[3].ACLR
resetn => mid_loc[1].ACLR
resetn => mid_loc[2].ACLR
resetn => mid_loc[3].ACLR
resetn => new_mid[0].ACLR
resetn => new_mid[1].ACLR
resetn => new_mid[2].ACLR
resetn => new_mid[3].ACLR
resetn => bit_valid~reg0.ENA
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_timeout <= timeout.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|sr_sipo:sipo
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => byte_buf[0].CLK
clk_in => byte_buf[1].CLK
clk_in => byte_buf[2].CLK
clk_in => byte_buf[3].CLK
clk_in => byte_buf[4].CLK
clk_in => byte_buf[5].CLK
clk_in => byte_buf[6].CLK
clk_in => byte_buf[7].CLK
clk_in => current_state~1.DATAIN
resetn => cnt[0].ACLR
resetn => cnt[1].ACLR
resetn => cnt[2].ACLR
resetn => cnt[3].ACLR
resetn => byte_buf[0].ACLR
resetn => byte_buf[1].ACLR
resetn => byte_buf[2].ACLR
resetn => byte_buf[3].ACLR
resetn => byte_buf[4].ACLR
resetn => byte_buf[5].ACLR
resetn => byte_buf[6].ACLR
resetn => byte_buf[7].ACLR
resetn => current_state~3.DATAIN
bit_in => byte_buf.DATAB
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
byte_out[0] <= byte_buf[0].DB_MAX_OUTPUT_PORT_TYPE
byte_out[1] <= byte_buf[1].DB_MAX_OUTPUT_PORT_TYPE
byte_out[2] <= byte_buf[2].DB_MAX_OUTPUT_PORT_TYPE
byte_out[3] <= byte_buf[3].DB_MAX_OUTPUT_PORT_TYPE
byte_out[4] <= byte_buf[4].DB_MAX_OUTPUT_PORT_TYPE
byte_out[5] <= byte_buf[5].DB_MAX_OUTPUT_PORT_TYPE
byte_out[6] <= byte_buf[6].DB_MAX_OUTPUT_PORT_TYPE
byte_out[7] <= byte_buf[7].DB_MAX_OUTPUT_PORT_TYPE
byte_valid <= byte_valid.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_fsm_pr:pr_FSM
clk_in => data_buf[0].CLK
clk_in => data_buf[1].CLK
clk_in => data_buf[2].CLK
clk_in => data_buf[3].CLK
clk_in => data_buf[4].CLK
clk_in => data_buf[5].CLK
clk_in => data_buf[6].CLK
clk_in => data_buf[7].CLK
clk_in => packet_hand.CLK
clk_in => SIZE_upper.CLK
clk_in => SIZE_lower.CLK
clk_in => SFD_detect.CLK
clk_in => preamble_detect.CLK
clk_in => cnt_size[0].CLK
clk_in => cnt_size[1].CLK
clk_in => cnt_size[2].CLK
clk_in => cnt_size[3].CLK
clk_in => cnt_size[4].CLK
clk_in => cnt_size[5].CLK
clk_in => cnt_size[6].CLK
clk_in => cnt_size[7].CLK
clk_in => cnt_size[8].CLK
clk_in => cnt_size[9].CLK
clk_in => cnt_size[10].CLK
clk_in => cnt_size[11].CLK
clk_in => cnt_size[12].CLK
clk_in => cnt_size[13].CLK
clk_in => cnt_size[14].CLK
clk_in => cnt_size[15].CLK
clk_in => cnt_addr[0].CLK
clk_in => cnt_addr[1].CLK
clk_in => cnt_addr[2].CLK
clk_in => cnt_addr[3].CLK
clk_in => cnt_addr[4].CLK
clk_in => cnt_addr[5].CLK
clk_in => cnt_addr[6].CLK
clk_in => cnt_addr[7].CLK
clk_in => cnt_addr[8].CLK
clk_in => cnt_addr[9].CLK
clk_in => cnt_addr[10].CLK
clk_in => data_reg[0].CLK
clk_in => data_reg[1].CLK
clk_in => data_reg[2].CLK
clk_in => data_reg[3].CLK
clk_in => data_reg[4].CLK
clk_in => data_reg[5].CLK
clk_in => data_reg[6].CLK
clk_in => data_reg[7].CLK
clk_in => data_reg[8].CLK
clk_in => data_reg[9].CLK
clk_in => data_reg[10].CLK
clk_in => data_reg[11].CLK
clk_in => data_reg[12].CLK
clk_in => data_reg[13].CLK
clk_in => data_reg[14].CLK
clk_in => data_reg[15].CLK
clk_in => data_reg[16].CLK
clk_in => data_reg[17].CLK
clk_in => data_reg[18].CLK
clk_in => data_reg[19].CLK
clk_in => data_reg[20].CLK
clk_in => data_reg[21].CLK
clk_in => data_reg[22].CLK
clk_in => data_reg[23].CLK
clk_in => data_reg[24].CLK
clk_in => data_reg[25].CLK
clk_in => data_reg[26].CLK
clk_in => data_reg[27].CLK
clk_in => data_reg[28].CLK
clk_in => data_reg[29].CLK
clk_in => data_reg[30].CLK
clk_in => data_reg[31].CLK
clk_in => data_reg[32].CLK
clk_in => data_reg[33].CLK
clk_in => data_reg[34].CLK
clk_in => data_reg[35].CLK
clk_in => data_reg[36].CLK
clk_in => data_reg[37].CLK
clk_in => data_reg[38].CLK
clk_in => data_reg[39].CLK
clk_in => data_reg[40].CLK
clk_in => data_reg[41].CLK
clk_in => data_reg[42].CLK
clk_in => data_reg[43].CLK
clk_in => data_reg[44].CLK
clk_in => data_reg[45].CLK
clk_in => data_reg[46].CLK
clk_in => data_reg[47].CLK
clk_in => current_state~1.DATAIN
resetn => data_buf[0].ACLR
resetn => data_buf[1].ACLR
resetn => data_buf[2].ACLR
resetn => data_buf[3].ACLR
resetn => data_buf[4].ACLR
resetn => data_buf[5].ACLR
resetn => data_buf[6].ACLR
resetn => data_buf[7].ACLR
resetn => packet_hand.ACLR
resetn => SIZE_upper.ACLR
resetn => SIZE_lower.ACLR
resetn => SFD_detect.ACLR
resetn => preamble_detect.ACLR
resetn => cnt_size[0].ACLR
resetn => cnt_size[1].ACLR
resetn => cnt_size[2].ACLR
resetn => cnt_size[3].ACLR
resetn => cnt_size[4].ACLR
resetn => cnt_size[5].ACLR
resetn => cnt_size[6].ACLR
resetn => cnt_size[7].ACLR
resetn => cnt_size[8].ACLR
resetn => cnt_size[9].ACLR
resetn => cnt_size[10].ACLR
resetn => cnt_size[11].ACLR
resetn => cnt_size[12].ACLR
resetn => cnt_size[13].ACLR
resetn => cnt_size[14].ACLR
resetn => cnt_size[15].ACLR
resetn => cnt_addr[0].ACLR
resetn => cnt_addr[1].ACLR
resetn => cnt_addr[2].ACLR
resetn => cnt_addr[3].ACLR
resetn => cnt_addr[4].ACLR
resetn => cnt_addr[5].ACLR
resetn => cnt_addr[6].ACLR
resetn => cnt_addr[7].ACLR
resetn => cnt_addr[8].ACLR
resetn => cnt_addr[9].ACLR
resetn => cnt_addr[10].ACLR
resetn => data_reg[0].ACLR
resetn => data_reg[1].ACLR
resetn => data_reg[2].ACLR
resetn => data_reg[3].ACLR
resetn => data_reg[4].ACLR
resetn => data_reg[5].ACLR
resetn => data_reg[6].ACLR
resetn => data_reg[7].ACLR
resetn => data_reg[8].ACLR
resetn => data_reg[9].ACLR
resetn => data_reg[10].ACLR
resetn => data_reg[11].ACLR
resetn => data_reg[12].ACLR
resetn => data_reg[13].ACLR
resetn => data_reg[14].ACLR
resetn => data_reg[15].ACLR
resetn => data_reg[16].ACLR
resetn => data_reg[17].ACLR
resetn => data_reg[18].ACLR
resetn => data_reg[19].ACLR
resetn => data_reg[20].ACLR
resetn => data_reg[21].ACLR
resetn => data_reg[22].ACLR
resetn => data_reg[23].ACLR
resetn => data_reg[24].ACLR
resetn => data_reg[25].ACLR
resetn => data_reg[26].ACLR
resetn => data_reg[27].ACLR
resetn => data_reg[28].ACLR
resetn => data_reg[29].ACLR
resetn => data_reg[30].ACLR
resetn => data_reg[31].ACLR
resetn => data_reg[32].ACLR
resetn => data_reg[33].ACLR
resetn => data_reg[34].ACLR
resetn => data_reg[35].ACLR
resetn => data_reg[36].ACLR
resetn => data_reg[37].ACLR
resetn => data_reg[38].ACLR
resetn => data_reg[39].ACLR
resetn => data_reg[40].ACLR
resetn => data_reg[41].ACLR
resetn => data_reg[42].ACLR
resetn => data_reg[43].ACLR
resetn => data_reg[44].ACLR
resetn => data_reg[45].ACLR
resetn => data_reg[46].ACLR
resetn => data_reg[47].ACLR
resetn => current_state~3.DATAIN
byte_valid => process_0.IN0
byte_valid => process_0.IN0
packet_ready => process_0.IN1
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
wr_en <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
packet_valid <= packet_valid.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_reg.DATAB
data_in[0] => data_buf.DATAB
data_in[0] => Equal0.IN55
data_in[0] => Equal1.IN7
data_in[1] => data_reg.DATAB
data_in[1] => data_buf.DATAB
data_in[1] => Equal0.IN27
data_in[1] => Equal1.IN2
data_in[2] => data_reg.DATAB
data_in[2] => data_buf.DATAB
data_in[2] => Equal0.IN54
data_in[2] => Equal1.IN6
data_in[3] => data_reg.DATAB
data_in[3] => data_buf.DATAB
data_in[3] => Equal0.IN26
data_in[3] => Equal1.IN1
data_in[4] => data_reg.DATAB
data_in[4] => data_buf.DATAB
data_in[4] => Equal0.IN53
data_in[4] => Equal1.IN5
data_in[5] => data_reg.DATAB
data_in[5] => data_buf.DATAB
data_in[5] => Equal0.IN25
data_in[5] => Equal1.IN0
data_in[6] => data_reg.DATAB
data_in[6] => data_buf.DATAB
data_in[6] => Equal0.IN52
data_in[6] => Equal1.IN4
data_in[7] => data_reg.DATAB
data_in[7] => data_buf.DATAB
data_in[7] => Equal0.IN24
data_in[7] => Equal1.IN3
addr_out[0] <= cnt_addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= cnt_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= cnt_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= cnt_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= cnt_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= cnt_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= cnt_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= cnt_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= cnt_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= cnt_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= cnt_addr[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
size_out[0] <= cnt_size[0].DB_MAX_OUTPUT_PORT_TYPE
size_out[1] <= cnt_size[1].DB_MAX_OUTPUT_PORT_TYPE
size_out[2] <= cnt_size[2].DB_MAX_OUTPUT_PORT_TYPE
size_out[3] <= cnt_size[3].DB_MAX_OUTPUT_PORT_TYPE
size_out[4] <= cnt_size[4].DB_MAX_OUTPUT_PORT_TYPE
size_out[5] <= cnt_size[5].DB_MAX_OUTPUT_PORT_TYPE
size_out[6] <= cnt_size[6].DB_MAX_OUTPUT_PORT_TYPE
size_out[7] <= cnt_size[7].DB_MAX_OUTPUT_PORT_TYPE
size_out[8] <= cnt_size[8].DB_MAX_OUTPUT_PORT_TYPE
size_out[9] <= cnt_size[9].DB_MAX_OUTPUT_PORT_TYPE
size_out[10] <= cnt_size[10].DB_MAX_OUTPUT_PORT_TYPE
size_out[11] <= cnt_size[11].DB_MAX_OUTPUT_PORT_TYPE
size_out[12] <= cnt_size[12].DB_MAX_OUTPUT_PORT_TYPE
size_out[13] <= cnt_size[13].DB_MAX_OUTPUT_PORT_TYPE
size_out[14] <= cnt_size[14].DB_MAX_OUTPUT_PORT_TYPE
size_out[15] <= cnt_size[15].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component
wren_a => altsyncram_49r3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_49r3:auto_generated.data_a[0]
data_a[1] => altsyncram_49r3:auto_generated.data_a[1]
data_a[2] => altsyncram_49r3:auto_generated.data_a[2]
data_a[3] => altsyncram_49r3:auto_generated.data_a[3]
data_a[4] => altsyncram_49r3:auto_generated.data_a[4]
data_a[5] => altsyncram_49r3:auto_generated.data_a[5]
data_a[6] => altsyncram_49r3:auto_generated.data_a[6]
data_a[7] => altsyncram_49r3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49r3:auto_generated.address_a[0]
address_a[1] => altsyncram_49r3:auto_generated.address_a[1]
address_a[2] => altsyncram_49r3:auto_generated.address_a[2]
address_a[3] => altsyncram_49r3:auto_generated.address_a[3]
address_a[4] => altsyncram_49r3:auto_generated.address_a[4]
address_a[5] => altsyncram_49r3:auto_generated.address_a[5]
address_a[6] => altsyncram_49r3:auto_generated.address_a[6]
address_a[7] => altsyncram_49r3:auto_generated.address_a[7]
address_a[8] => altsyncram_49r3:auto_generated.address_a[8]
address_a[9] => altsyncram_49r3:auto_generated.address_a[9]
address_a[10] => altsyncram_49r3:auto_generated.address_a[10]
address_b[0] => altsyncram_49r3:auto_generated.address_b[0]
address_b[1] => altsyncram_49r3:auto_generated.address_b[1]
address_b[2] => altsyncram_49r3:auto_generated.address_b[2]
address_b[3] => altsyncram_49r3:auto_generated.address_b[3]
address_b[4] => altsyncram_49r3:auto_generated.address_b[4]
address_b[5] => altsyncram_49r3:auto_generated.address_b[5]
address_b[6] => altsyncram_49r3:auto_generated.address_b[6]
address_b[7] => altsyncram_49r3:auto_generated.address_b[7]
address_b[8] => altsyncram_49r3:auto_generated.address_b[8]
address_b[9] => altsyncram_49r3:auto_generated.address_b[9]
address_b[10] => altsyncram_49r3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49r3:auto_generated.q_b[0]
q_b[1] <= altsyncram_49r3:auto_generated.q_b[1]
q_b[2] <= altsyncram_49r3:auto_generated.q_b[2]
q_b[3] <= altsyncram_49r3:auto_generated.q_b[3]
q_b[4] <= altsyncram_49r3:auto_generated.q_b[4]
q_b[5] <= altsyncram_49r3:auto_generated.q_b[5]
q_b[6] <= altsyncram_49r3:auto_generated.q_b[6]
q_b[7] <= altsyncram_49r3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_fsm_AXI:axi_FSM
clk_in => counter_en.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => size_buf[0].CLK
clk_in => size_buf[1].CLK
clk_in => size_buf[2].CLK
clk_in => size_buf[3].CLK
clk_in => size_buf[4].CLK
clk_in => size_buf[5].CLK
clk_in => size_buf[6].CLK
clk_in => size_buf[7].CLK
clk_in => size_buf[8].CLK
clk_in => size_buf[9].CLK
clk_in => size_buf[10].CLK
clk_in => current_state~1.DATAIN
resetn => size_buf[0].ACLR
resetn => size_buf[1].ACLR
resetn => size_buf[2].ACLR
resetn => size_buf[3].ACLR
resetn => size_buf[4].ACLR
resetn => size_buf[5].ACLR
resetn => size_buf[6].ACLR
resetn => size_buf[7].ACLR
resetn => size_buf[8].ACLR
resetn => size_buf[9].ACLR
resetn => size_buf[10].ACLR
resetn => current_state~3.DATAIN
resetn => counter[12].ENA
resetn => counter[11].ENA
resetn => counter[10].ENA
resetn => counter[9].ENA
resetn => counter[8].ENA
resetn => counter[7].ENA
resetn => counter[6].ENA
resetn => counter[5].ENA
resetn => counter[4].ENA
resetn => counter[3].ENA
resetn => counter[2].ENA
resetn => counter[1].ENA
resetn => counter[0].ENA
resetn => counter_en.ENA
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => tvalid.DATAIN
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
size_in[0] => Add1.IN22
size_in[1] => Add1.IN21
size_in[2] => Add1.IN20
size_in[3] => Add1.IN19
size_in[4] => Add1.IN18
size_in[5] => Add1.IN17
size_in[6] => Add1.IN16
size_in[7] => Add1.IN15
size_in[8] => Add1.IN14
size_in[9] => Add1.IN13
size_in[10] => Add1.IN12
size_in[11] => ~NO_FANOUT~
size_in[12] => ~NO_FANOUT~
size_in[13] => ~NO_FANOUT~
size_in[14] => ~NO_FANOUT~
size_in[15] => ~NO_FANOUT~
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
tvalid <= AXI_en.DB_MAX_OUTPUT_PORT_TYPE
tlast <= tlast.DB_MAX_OUTPUT_PORT_TYPE
packet_ready <= packet_ready.DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] => Equal1.IN10
addr_in[1] => Equal1.IN9
addr_in[2] => Equal1.IN8
addr_in[3] => Equal1.IN7
addr_in[4] => Equal1.IN6
addr_in[5] => Equal1.IN5
addr_in[6] => Equal1.IN4
addr_in[7] => Equal1.IN3
addr_in[8] => Equal1.IN2
addr_in[9] => Equal1.IN1
addr_in[10] => Equal1.IN0


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc
clk => rx_fcs_crc:crc_core.clk
clk => final.CLK
clk => finalcount.CLK
clk => crc_existing[0].CLK
clk => crc_existing[1].CLK
clk => crc_existing[2].CLK
clk => crc_existing[3].CLK
clk => crc_existing[4].CLK
clk => crc_existing[5].CLK
clk => crc_existing[6].CLK
clk => crc_existing[7].CLK
clk => crc_existing[8].CLK
clk => crc_existing[9].CLK
clk => crc_existing[10].CLK
clk => crc_existing[11].CLK
clk => crc_existing[12].CLK
clk => crc_existing[13].CLK
clk => crc_existing[14].CLK
clk => crc_existing[15].CLK
clk => crc_existing[16].CLK
clk => crc_existing[17].CLK
clk => crc_existing[18].CLK
clk => crc_existing[19].CLK
clk => crc_existing[20].CLK
clk => crc_existing[21].CLK
clk => crc_existing[22].CLK
clk => crc_existing[23].CLK
clk => crc_existing[24].CLK
clk => crc_existing[25].CLK
clk => crc_existing[26].CLK
clk => crc_existing[27].CLK
clk => crc_existing[28].CLK
clk => crc_existing[29].CLK
clk => crc_existing[30].CLK
clk => crc_existing[31].CLK
clk => fcs_reg.CLK
clk => crc_reg[0].CLK
clk => crc_reg[1].CLK
clk => crc_reg[2].CLK
clk => crc_reg[3].CLK
clk => crc_reg[4].CLK
clk => crc_reg[5].CLK
clk => crc_reg[6].CLK
clk => crc_reg[7].CLK
clk => crc_reg[8].CLK
clk => crc_reg[9].CLK
clk => crc_reg[10].CLK
clk => crc_reg[11].CLK
clk => crc_reg[12].CLK
clk => crc_reg[13].CLK
clk => crc_reg[14].CLK
clk => crc_reg[15].CLK
clk => crc_reg[16].CLK
clk => crc_reg[17].CLK
clk => crc_reg[18].CLK
clk => crc_reg[19].CLK
clk => crc_reg[20].CLK
clk => crc_reg[21].CLK
clk => crc_reg[22].CLK
clk => crc_reg[23].CLK
clk => crc_reg[24].CLK
clk => crc_reg[25].CLK
clk => crc_reg[26].CLK
clk => crc_reg[27].CLK
clk => crc_reg[28].CLK
clk => crc_reg[29].CLK
clk => crc_reg[30].CLK
clk => crc_reg[31].CLK
rst => crc_reset.IN0
rst => process_0.IN0
data[0] => crc_existing.DATAB
data[0] => crc_existing.DATAB
data[0] => crc_existing.DATAB
data[0] => crc_existing.DATAB
data[0] => rx_fcs_crc:crc_core.data[0]
data[1] => crc_existing.DATAB
data[1] => crc_existing.DATAB
data[1] => crc_existing.DATAB
data[1] => crc_existing.DATAB
data[1] => rx_fcs_crc:crc_core.data[1]
data[2] => crc_existing.DATAB
data[2] => crc_existing.DATAB
data[2] => crc_existing.DATAB
data[2] => crc_existing.DATAB
data[2] => rx_fcs_crc:crc_core.data[2]
data[3] => crc_existing.DATAB
data[3] => crc_existing.DATAB
data[3] => crc_existing.DATAB
data[3] => crc_existing.DATAB
data[3] => rx_fcs_crc:crc_core.data[3]
data[4] => crc_existing.DATAB
data[4] => crc_existing.DATAB
data[4] => crc_existing.DATAB
data[4] => crc_existing.DATAB
data[4] => rx_fcs_crc:crc_core.data[4]
data[5] => crc_existing.DATAB
data[5] => crc_existing.DATAB
data[5] => crc_existing.DATAB
data[5] => crc_existing.DATAB
data[5] => rx_fcs_crc:crc_core.data[5]
data[6] => crc_existing.DATAB
data[6] => crc_existing.DATAB
data[6] => crc_existing.DATAB
data[6] => crc_existing.DATAB
data[6] => rx_fcs_crc:crc_core.data[6]
data[7] => crc_existing.DATAB
data[7] => crc_existing.DATAB
data[7] => crc_existing.DATAB
data[7] => crc_existing.DATAB
data[7] => rx_fcs_crc:crc_core.data[7]
enable => crc_reset.IN1
enable => process_0.IN1
enable => process_0.IN1
enable => rx_fcs_crc:crc_core.crc_en
enable => process_0.IN1
begin_fcs => process_0.IN1
fcs_valid <= fcs_reg.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core
crc_en => crc_in_signal[0].ENA
crc_en => crc_in_signal[31].ENA
crc_en => crc_in_signal[30].ENA
crc_en => crc_in_signal[29].ENA
crc_en => crc_in_signal[28].ENA
crc_en => crc_in_signal[27].ENA
crc_en => crc_in_signal[26].ENA
crc_en => crc_in_signal[25].ENA
crc_en => crc_in_signal[24].ENA
crc_en => crc_in_signal[23].ENA
crc_en => crc_in_signal[22].ENA
crc_en => crc_in_signal[21].ENA
crc_en => crc_in_signal[20].ENA
crc_en => crc_in_signal[19].ENA
crc_en => crc_in_signal[18].ENA
crc_en => crc_in_signal[17].ENA
crc_en => crc_in_signal[16].ENA
crc_en => crc_in_signal[15].ENA
crc_en => crc_in_signal[14].ENA
crc_en => crc_in_signal[13].ENA
crc_en => crc_in_signal[12].ENA
crc_en => crc_in_signal[11].ENA
crc_en => crc_in_signal[10].ENA
crc_en => crc_in_signal[9].ENA
crc_en => crc_in_signal[8].ENA
crc_en => crc_in_signal[7].ENA
crc_en => crc_in_signal[6].ENA
crc_en => crc_in_signal[5].ENA
crc_en => crc_in_signal[4].ENA
crc_en => crc_in_signal[3].ENA
crc_en => crc_in_signal[2].ENA
crc_en => crc_in_signal[1].ENA
clk => crc_in_signal[0].CLK
clk => crc_in_signal[1].CLK
clk => crc_in_signal[2].CLK
clk => crc_in_signal[3].CLK
clk => crc_in_signal[4].CLK
clk => crc_in_signal[5].CLK
clk => crc_in_signal[6].CLK
clk => crc_in_signal[7].CLK
clk => crc_in_signal[8].CLK
clk => crc_in_signal[9].CLK
clk => crc_in_signal[10].CLK
clk => crc_in_signal[11].CLK
clk => crc_in_signal[12].CLK
clk => crc_in_signal[13].CLK
clk => crc_in_signal[14].CLK
clk => crc_in_signal[15].CLK
clk => crc_in_signal[16].CLK
clk => crc_in_signal[17].CLK
clk => crc_in_signal[18].CLK
clk => crc_in_signal[19].CLK
clk => crc_in_signal[20].CLK
clk => crc_in_signal[21].CLK
clk => crc_in_signal[22].CLK
clk => crc_in_signal[23].CLK
clk => crc_in_signal[24].CLK
clk => crc_in_signal[25].CLK
clk => crc_in_signal[26].CLK
clk => crc_in_signal[27].CLK
clk => crc_in_signal[28].CLK
clk => crc_in_signal[29].CLK
clk => crc_in_signal[30].CLK
clk => crc_in_signal[31].CLK
rst => crc_in_signal[0].PRESET
rst => crc_in_signal[1].PRESET
rst => crc_in_signal[2].PRESET
rst => crc_in_signal[3].PRESET
rst => crc_in_signal[4].PRESET
rst => crc_in_signal[5].PRESET
rst => crc_in_signal[6].PRESET
rst => crc_in_signal[7].PRESET
rst => crc_in_signal[8].PRESET
rst => crc_in_signal[9].PRESET
rst => crc_in_signal[10].PRESET
rst => crc_in_signal[11].PRESET
rst => crc_in_signal[12].PRESET
rst => crc_in_signal[13].PRESET
rst => crc_in_signal[14].PRESET
rst => crc_in_signal[15].PRESET
rst => crc_in_signal[16].PRESET
rst => crc_in_signal[17].PRESET
rst => crc_in_signal[18].PRESET
rst => crc_in_signal[19].PRESET
rst => crc_in_signal[20].PRESET
rst => crc_in_signal[21].PRESET
rst => crc_in_signal[22].PRESET
rst => crc_in_signal[23].PRESET
rst => crc_in_signal[24].PRESET
rst => crc_in_signal[25].PRESET
rst => crc_in_signal[26].PRESET
rst => crc_in_signal[27].PRESET
rst => crc_in_signal[28].PRESET
rst => crc_in_signal[29].PRESET
rst => crc_in_signal[30].PRESET
rst => crc_in_signal[31].PRESET
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[2] => crc_out_signal[0].IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal[10].IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[3] => crc_out_signal[1].IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal[11].IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[4] => crc_out_signal[2].IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal[12].IN1
data[4] => crc_out_signal[16].IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[5] => crc_out_signal[3].IN1
data[5] => crc_out_signal[6].IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal[13].IN1
data[5] => crc_out_signal[17].IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[6] => crc_out_signal[4].IN1
data[6] => crc_out_signal[7].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[14].IN1
data[6] => crc_out_signal[18].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[22].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[25].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[28].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal.IN1
data[7] => crc_out_signal[5].IN1
data[7] => crc_out_signal[8].IN1
data[7] => crc_out_signal[9].IN1
data[7] => crc_out_signal[15].IN1
data[7] => crc_out_signal[19].IN1
data[7] => crc_out_signal[20].IN1
data[7] => crc_out_signal[21].IN1
data[7] => crc_out_signal[23].IN1
data[7] => crc_out_signal[24].IN1
data[7] => crc_out_signal[26].IN1
data[7] => crc_out_signal[27].IN1
data[7] => crc_out_signal[29].IN1
data[7] => crc_out_signal[30].IN1
data[7] => crc_out_signal[31].IN1
crcOut[0] <= crc_in_signal[0].DB_MAX_OUTPUT_PORT_TYPE
crcOut[1] <= crc_in_signal[1].DB_MAX_OUTPUT_PORT_TYPE
crcOut[2] <= crc_in_signal[2].DB_MAX_OUTPUT_PORT_TYPE
crcOut[3] <= crc_in_signal[3].DB_MAX_OUTPUT_PORT_TYPE
crcOut[4] <= crc_in_signal[4].DB_MAX_OUTPUT_PORT_TYPE
crcOut[5] <= crc_in_signal[5].DB_MAX_OUTPUT_PORT_TYPE
crcOut[6] <= crc_in_signal[6].DB_MAX_OUTPUT_PORT_TYPE
crcOut[7] <= crc_in_signal[7].DB_MAX_OUTPUT_PORT_TYPE
crcOut[8] <= crc_in_signal[8].DB_MAX_OUTPUT_PORT_TYPE
crcOut[9] <= crc_in_signal[9].DB_MAX_OUTPUT_PORT_TYPE
crcOut[10] <= crc_in_signal[10].DB_MAX_OUTPUT_PORT_TYPE
crcOut[11] <= crc_in_signal[11].DB_MAX_OUTPUT_PORT_TYPE
crcOut[12] <= crc_in_signal[12].DB_MAX_OUTPUT_PORT_TYPE
crcOut[13] <= crc_in_signal[13].DB_MAX_OUTPUT_PORT_TYPE
crcOut[14] <= crc_in_signal[14].DB_MAX_OUTPUT_PORT_TYPE
crcOut[15] <= crc_in_signal[15].DB_MAX_OUTPUT_PORT_TYPE
crcOut[16] <= crc_in_signal[16].DB_MAX_OUTPUT_PORT_TYPE
crcOut[17] <= crc_in_signal[17].DB_MAX_OUTPUT_PORT_TYPE
crcOut[18] <= crc_in_signal[18].DB_MAX_OUTPUT_PORT_TYPE
crcOut[19] <= crc_in_signal[19].DB_MAX_OUTPUT_PORT_TYPE
crcOut[20] <= crc_in_signal[20].DB_MAX_OUTPUT_PORT_TYPE
crcOut[21] <= crc_in_signal[21].DB_MAX_OUTPUT_PORT_TYPE
crcOut[22] <= crc_in_signal[22].DB_MAX_OUTPUT_PORT_TYPE
crcOut[23] <= crc_in_signal[23].DB_MAX_OUTPUT_PORT_TYPE
crcOut[24] <= crc_in_signal[24].DB_MAX_OUTPUT_PORT_TYPE
crcOut[25] <= crc_in_signal[25].DB_MAX_OUTPUT_PORT_TYPE
crcOut[26] <= crc_in_signal[26].DB_MAX_OUTPUT_PORT_TYPE
crcOut[27] <= crc_in_signal[27].DB_MAX_OUTPUT_PORT_TYPE
crcOut[28] <= crc_in_signal[28].DB_MAX_OUTPUT_PORT_TYPE
crcOut[29] <= crc_in_signal[29].DB_MAX_OUTPUT_PORT_TYPE
crcOut[30] <= crc_in_signal[30].DB_MAX_OUTPUT_PORT_TYPE
crcOut[31] <= crc_in_signal[31].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_fsm_adr:addr_reader
clock => fcs_fail~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => begin_fcs~reg0.CLK
clock => size_lat[0].CLK
clock => size_lat[1].CLK
clock => size_lat[2].CLK
clock => size_lat[3].CLK
clock => size_lat[4].CLK
clock => size_lat[5].CLK
clock => size_lat[6].CLK
clock => size_lat[7].CLK
clock => size_lat[8].CLK
clock => size_lat[9].CLK
clock => size_lat[10].CLK
clock => addr_reg[0].CLK
clock => addr_reg[1].CLK
clock => addr_reg[2].CLK
clock => addr_reg[3].CLK
clock => addr_reg[4].CLK
clock => addr_reg[5].CLK
clock => addr_reg[6].CLK
clock => addr_reg[7].CLK
clock => addr_reg[8].CLK
clock => addr_reg[9].CLK
clock => addr_reg[10].CLK
clock => state~1.DATAIN
reset => fcs_fail~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => begin_fcs~reg0.ACLR
reset => size_lat[0].ACLR
reset => size_lat[1].ACLR
reset => size_lat[2].ACLR
reset => size_lat[3].ACLR
reset => size_lat[4].ACLR
reset => size_lat[5].ACLR
reset => size_lat[6].ACLR
reset => size_lat[7].ACLR
reset => size_lat[8].ACLR
reset => size_lat[9].ACLR
reset => size_lat[10].ACLR
reset => addr_reg[0].ACLR
reset => addr_reg[1].PRESET
reset => addr_reg[2].ACLR
reset => addr_reg[3].PRESET
reset => addr_reg[4].ACLR
reset => addr_reg[5].ACLR
reset => addr_reg[6].ACLR
reset => addr_reg[7].ACLR
reset => addr_reg[8].ACLR
reset => addr_reg[9].ACLR
reset => addr_reg[10].ACLR
reset => state~3.DATAIN
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => process_1.IN1
valid => val_reg.DATAA
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => axi_en.DATAA
tlast => process_0.IN0
fcs_valid => next_state.OUTPUTSELECT
fcs_valid => next_state.OUTPUTSELECT
fcs_valid => next_state.OUTPUTSELECT
size[0] => Add0.IN32
size[1] => Add0.IN31
size[2] => Add0.IN30
size[3] => Add0.IN29
size[4] => Add0.IN28
size[5] => Add0.IN27
size[6] => Add0.IN26
size[7] => Add0.IN25
size[8] => Add0.IN24
size[9] => Add0.IN23
size[10] => Add0.IN22
size[11] => Add0.IN21
size[12] => Add0.IN20
size[13] => Add0.IN19
size[14] => Add0.IN18
size[15] => Add0.IN17
axi_en <= axi_en.DB_MAX_OUTPUT_PORT_TYPE
crc_en <= crc_en.DB_MAX_OUTPUT_PORT_TYPE
begin_fcs <= begin_fcs~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcs_fail <= fcs_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1
clk => eth_tx:c_tx.clk
clk => eth_rx:c_rx.clk_in
resetn => eth_tx:c_tx.resetn
resetn => eth_rx:c_rx.resetn
tx_valid => eth_tx:c_tx.tvalid
tx_ready <= eth_tx:c_tx.tready
tx_last => eth_tx:c_tx.tlast
tx_data[0] => eth_tx:c_tx.tdata[0]
tx_data[1] => eth_tx:c_tx.tdata[1]
tx_data[2] => eth_tx:c_tx.tdata[2]
tx_data[3] => eth_tx:c_tx.tdata[3]
tx_data[4] => eth_tx:c_tx.tdata[4]
tx_data[5] => eth_tx:c_tx.tdata[5]
tx_data[6] => eth_tx:c_tx.tdata[6]
tx_data[7] => eth_tx:c_tx.tdata[7]
rx_valid <= eth_rx:c_rx.tvalid
rx_ready => eth_rx:c_rx.tready
rx_last <= eth_rx:c_rx.tlast
rx_data[0] <= eth_rx:c_rx.tdata[0]
rx_data[1] <= eth_rx:c_rx.tdata[1]
rx_data[2] <= eth_rx:c_rx.tdata[2]
rx_data[3] <= eth_rx:c_rx.tdata[3]
rx_data[4] <= eth_rx:c_rx.tdata[4]
rx_data[5] <= eth_rx:c_rx.tdata[5]
rx_data[6] <= eth_rx:c_rx.tdata[6]
rx_data[7] <= eth_rx:c_rx.tdata[7]
rx => eth_rx:c_rx.manchester_in
tx <= eth_tx:c_tx.tx
tx_en <= eth_tx:c_tx.tx_en
link <= <VCC>
act <= <GND>


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx
clk => tx_phy:c_phy.clk
clk => ram_eth_packet:c_ram.clock
clk => sr_piso:c_piso_sr.clk
clk => tx_fsm_pt:c_fsm_pt.clk
clk => tx_fsm_axi:c_fsm_axi.clk
resetn => tx_phy:c_phy.resetn
resetn => sr_piso:c_piso_sr.resetn
resetn => tx_fsm_pt:c_fsm_pt.resetn
resetn => tx_fsm_axi:c_fsm_axi.resetn
tx <= tx_phy:c_phy.tx_out
tx_en <= tx_phy:c_phy.driver_en
tvalid => tx_fsm_axi:c_fsm_axi.tvalid
tready <= tx_fsm_axi:c_fsm_axi.tready
tlast => tx_fsm_axi:c_fsm_axi.tlast
tdata[0] => ram_eth_packet:c_ram.data[0]
tdata[1] => ram_eth_packet:c_ram.data[1]
tdata[2] => ram_eth_packet:c_ram.data[2]
tdata[3] => ram_eth_packet:c_ram.data[3]
tdata[4] => ram_eth_packet:c_ram.data[4]
tdata[5] => ram_eth_packet:c_ram.data[5]
tdata[6] => ram_eth_packet:c_ram.data[6]
tdata[7] => ram_eth_packet:c_ram.data[7]


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx|tx_phy:c_phy
clk => r_tp_idl_out.CLK
clk => r_nlp_out.CLK
clk => r_mcn_bit_in.CLK
clk => r_mcn_phase.CLK
clk => r_clk_counter[0].CLK
clk => r_clk_counter[1].CLK
clk => r_clk_counter[2].CLK
clk => r_clk_counter[3].CLK
clk => r_clk_counter[4].CLK
clk => r_inactivity_counter[0].CLK
clk => r_inactivity_counter[1].CLK
clk => r_inactivity_counter[2].CLK
clk => r_inactivity_counter[3].CLK
clk => r_inactivity_counter[4].CLK
clk => r_inactivity_counter[5].CLK
clk => r_inactivity_counter[6].CLK
clk => r_inactivity_counter[7].CLK
clk => r_inactivity_counter[8].CLK
clk => r_inactivity_counter[9].CLK
clk => r_inactivity_counter[10].CLK
clk => r_inactivity_counter[11].CLK
clk => r_inactivity_counter[12].CLK
clk => r_inactivity_counter[13].CLK
clk => r_inactivity_counter[14].CLK
clk => r_inactivity_counter[15].CLK
clk => r_inactivity_counter[16].CLK
clk => r_inactivity_counter[17].CLK
clk => r_inactivity_counter[18].CLK
clk => r_inactivity_counter[19].CLK
clk => r_inactivity_counter[20].CLK
clk => state~1.DATAIN
resetn => r_tp_idl_out.ACLR
resetn => r_nlp_out.ACLR
resetn => r_mcn_bit_in.ACLR
resetn => r_mcn_phase.PRESET
resetn => r_clk_counter[0].ACLR
resetn => r_clk_counter[1].ACLR
resetn => r_clk_counter[2].ACLR
resetn => r_clk_counter[3].ACLR
resetn => r_clk_counter[4].ACLR
resetn => r_inactivity_counter[0].ACLR
resetn => r_inactivity_counter[1].ACLR
resetn => r_inactivity_counter[2].ACLR
resetn => r_inactivity_counter[3].ACLR
resetn => r_inactivity_counter[4].ACLR
resetn => r_inactivity_counter[5].ACLR
resetn => r_inactivity_counter[6].ACLR
resetn => r_inactivity_counter[7].ACLR
resetn => r_inactivity_counter[8].ACLR
resetn => r_inactivity_counter[9].ACLR
resetn => r_inactivity_counter[10].ACLR
resetn => r_inactivity_counter[11].ACLR
resetn => r_inactivity_counter[12].ACLR
resetn => r_inactivity_counter[13].ACLR
resetn => r_inactivity_counter[14].ACLR
resetn => r_inactivity_counter[15].ACLR
resetn => r_inactivity_counter[16].ACLR
resetn => r_inactivity_counter[17].ACLR
resetn => r_inactivity_counter[18].ACLR
resetn => r_inactivity_counter[19].ACLR
resetn => r_inactivity_counter[20].ACLR
resetn => state~3.DATAIN
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => next_state.OUTPUTSELECT
tx_active => p_cmb.IN1
tx_active => p_cmb.IN1
bit_valid => r_mcn_bit_in.ENA
driver_en <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
bit_in => r_mcn_bit_in.DATAIN
tx_out <= Selector5.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component
wren_a => altsyncram_49r3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_49r3:auto_generated.data_a[0]
data_a[1] => altsyncram_49r3:auto_generated.data_a[1]
data_a[2] => altsyncram_49r3:auto_generated.data_a[2]
data_a[3] => altsyncram_49r3:auto_generated.data_a[3]
data_a[4] => altsyncram_49r3:auto_generated.data_a[4]
data_a[5] => altsyncram_49r3:auto_generated.data_a[5]
data_a[6] => altsyncram_49r3:auto_generated.data_a[6]
data_a[7] => altsyncram_49r3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49r3:auto_generated.address_a[0]
address_a[1] => altsyncram_49r3:auto_generated.address_a[1]
address_a[2] => altsyncram_49r3:auto_generated.address_a[2]
address_a[3] => altsyncram_49r3:auto_generated.address_a[3]
address_a[4] => altsyncram_49r3:auto_generated.address_a[4]
address_a[5] => altsyncram_49r3:auto_generated.address_a[5]
address_a[6] => altsyncram_49r3:auto_generated.address_a[6]
address_a[7] => altsyncram_49r3:auto_generated.address_a[7]
address_a[8] => altsyncram_49r3:auto_generated.address_a[8]
address_a[9] => altsyncram_49r3:auto_generated.address_a[9]
address_a[10] => altsyncram_49r3:auto_generated.address_a[10]
address_b[0] => altsyncram_49r3:auto_generated.address_b[0]
address_b[1] => altsyncram_49r3:auto_generated.address_b[1]
address_b[2] => altsyncram_49r3:auto_generated.address_b[2]
address_b[3] => altsyncram_49r3:auto_generated.address_b[3]
address_b[4] => altsyncram_49r3:auto_generated.address_b[4]
address_b[5] => altsyncram_49r3:auto_generated.address_b[5]
address_b[6] => altsyncram_49r3:auto_generated.address_b[6]
address_b[7] => altsyncram_49r3:auto_generated.address_b[7]
address_b[8] => altsyncram_49r3:auto_generated.address_b[8]
address_b[9] => altsyncram_49r3:auto_generated.address_b[9]
address_b[10] => altsyncram_49r3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49r3:auto_generated.q_b[0]
q_b[1] <= altsyncram_49r3:auto_generated.q_b[1]
q_b[2] <= altsyncram_49r3:auto_generated.q_b[2]
q_b[3] <= altsyncram_49r3:auto_generated.q_b[3]
q_b[4] <= altsyncram_49r3:auto_generated.q_b[4]
q_b[5] <= altsyncram_49r3:auto_generated.q_b[5]
q_b[6] <= altsyncram_49r3:auto_generated.q_b[6]
q_b[7] <= altsyncram_49r3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx|sr_piso:c_piso_sr
clk => bit_out~reg0.CLK
clk => bit_valid~reg0.CLK
clk => cnt_bit_delay[0].CLK
clk => cnt_bit_delay[1].CLK
clk => cnt_bit_delay[2].CLK
clk => cnt_bit_delay[3].CLK
clk => cnt_bit_rem[0].CLK
clk => cnt_bit_rem[1].CLK
clk => cnt_bit_rem[2].CLK
clk => cnt_bit_rem[3].CLK
clk => r_byte[0].CLK
clk => r_byte[1].CLK
clk => r_byte[2].CLK
clk => r_byte[3].CLK
clk => r_byte[4].CLK
clk => r_byte[5].CLK
clk => r_byte[6].CLK
clk => r_byte[7].CLK
clk => state~1.DATAIN
resetn => bit_out~reg0.ACLR
resetn => bit_valid~reg0.ACLR
resetn => cnt_bit_delay[0].ACLR
resetn => cnt_bit_delay[1].ACLR
resetn => cnt_bit_delay[2].ACLR
resetn => cnt_bit_delay[3].ACLR
resetn => cnt_bit_rem[0].ACLR
resetn => cnt_bit_rem[1].ACLR
resetn => cnt_bit_rem[2].ACLR
resetn => cnt_bit_rem[3].ACLR
resetn => r_byte[0].ACLR
resetn => r_byte[1].ACLR
resetn => r_byte[2].ACLR
resetn => r_byte[3].ACLR
resetn => r_byte[4].ACLR
resetn => r_byte[5].ACLR
resetn => r_byte[6].ACLR
resetn => r_byte[7].ACLR
resetn => state~3.DATAIN
byte_in[0] => r_byte.DATAB
byte_in[1] => r_byte.DATAB
byte_in[2] => r_byte.DATAB
byte_in[3] => r_byte.DATAB
byte_in[4] => r_byte.DATAB
byte_in[5] => r_byte.DATAB
byte_in[6] => r_byte.DATAB
byte_in[7] => r_byte.DATAB
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_valid => next_state.OUTPUTSELECT
byte_ready <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
bit_out <= bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx|tx_fsm_pt:c_fsm_pt
clk => r_mem_read_req.CLK
clk => cnt_addr[0].CLK
clk => cnt_addr[1].CLK
clk => cnt_addr[2].CLK
clk => cnt_addr[3].CLK
clk => cnt_addr[4].CLK
clk => cnt_addr[5].CLK
clk => cnt_addr[6].CLK
clk => cnt_addr[7].CLK
clk => cnt_addr[8].CLK
clk => cnt_addr[9].CLK
clk => cnt_addr[10].CLK
clk => cnt_IFG[0].CLK
clk => cnt_IFG[1].CLK
clk => cnt_IFG[2].CLK
clk => cnt_IFG[3].CLK
clk => cnt_IFG[4].CLK
clk => cnt_IFG[5].CLK
clk => cnt_IFG[6].CLK
clk => cnt_IFG[7].CLK
clk => cnt_IFG[8].CLK
clk => cnt_IFG[9].CLK
clk => cnt_IFG[10].CLK
clk => f_first_byte.CLK
clk => r_packet_length[0].CLK
clk => r_packet_length[1].CLK
clk => r_packet_length[2].CLK
clk => r_packet_length[3].CLK
clk => r_packet_length[4].CLK
clk => r_packet_length[5].CLK
clk => r_packet_length[6].CLK
clk => r_packet_length[7].CLK
clk => r_packet_length[8].CLK
clk => r_packet_length[9].CLK
clk => r_packet_length[10].CLK
clk => tx_active~reg0.CLK
clk => byte_valid~reg0.CLK
clk => mem_state.CLK
clk => state~1.DATAIN
resetn => r_mem_read_req.ACLR
resetn => cnt_addr[0].ACLR
resetn => cnt_addr[1].ACLR
resetn => cnt_addr[2].ACLR
resetn => cnt_addr[3].ACLR
resetn => cnt_addr[4].ACLR
resetn => cnt_addr[5].ACLR
resetn => cnt_addr[6].ACLR
resetn => cnt_addr[7].ACLR
resetn => cnt_addr[8].ACLR
resetn => cnt_addr[9].ACLR
resetn => cnt_addr[10].ACLR
resetn => cnt_IFG[0].ACLR
resetn => cnt_IFG[1].ACLR
resetn => cnt_IFG[2].ACLR
resetn => cnt_IFG[3].ACLR
resetn => cnt_IFG[4].ACLR
resetn => cnt_IFG[5].ACLR
resetn => cnt_IFG[6].ACLR
resetn => cnt_IFG[7].ACLR
resetn => cnt_IFG[8].ACLR
resetn => cnt_IFG[9].ACLR
resetn => cnt_IFG[10].ACLR
resetn => f_first_byte.ACLR
resetn => r_packet_length[0].ACLR
resetn => r_packet_length[1].ACLR
resetn => r_packet_length[2].ACLR
resetn => r_packet_length[3].ACLR
resetn => r_packet_length[4].ACLR
resetn => r_packet_length[5].ACLR
resetn => r_packet_length[6].ACLR
resetn => r_packet_length[7].ACLR
resetn => r_packet_length[8].ACLR
resetn => r_packet_length[9].ACLR
resetn => r_packet_length[10].ACLR
resetn => tx_active~reg0.ACLR
resetn => byte_valid~reg0.ACLR
resetn => mem_state.ACLR
resetn => state~3.DATAIN
tx_active <= tx_active~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_valid <= byte_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
byte_ready => next_state.OUTPUTSELECT
packet_ready <= packet_ready.DB_MAX_OUTPUT_PORT_TYPE
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
addr[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr.DB_MAX_OUTPUT_PORT_TYPE
data[0] => r_packet_length.DATAB
data[0] => r_packet_length.DATAB
data[1] => r_packet_length.DATAB
data[1] => r_packet_length.DATAB
data[2] => r_packet_length.DATAB
data[2] => r_packet_length.DATAB
data[3] => r_packet_length.DATAB
data[4] => r_packet_length.DATAB
data[5] => r_packet_length.DATAB
data[6] => r_packet_length.DATAB
data[7] => r_packet_length.DATAB


|ethernet_switch|eth_port:c_eth1|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi
clk => cnt_addr[0].CLK
clk => cnt_addr[1].CLK
clk => cnt_addr[2].CLK
clk => cnt_addr[3].CLK
clk => cnt_addr[4].CLK
clk => cnt_addr[5].CLK
clk => cnt_addr[6].CLK
clk => cnt_addr[7].CLK
clk => cnt_addr[8].CLK
clk => cnt_addr[9].CLK
clk => cnt_addr[10].CLK
clk => packet_valid~reg0.CLK
clk => state~1.DATAIN
resetn => cnt_addr[0].ACLR
resetn => cnt_addr[1].ACLR
resetn => cnt_addr[2].ACLR
resetn => cnt_addr[3].ACLR
resetn => cnt_addr[4].ACLR
resetn => cnt_addr[5].ACLR
resetn => cnt_addr[6].ACLR
resetn => cnt_addr[7].ACLR
resetn => cnt_addr[8].ACLR
resetn => cnt_addr[9].ACLR
resetn => cnt_addr[10].ACLR
resetn => packet_valid~reg0.ACLR
resetn => state~3.DATAIN
packet_ready => next_state.OUTPUTSELECT
packet_ready => next_state.OUTPUTSELECT
packet_ready => next_state.OUTPUTSELECT
packet_ready => next_state.OUTPUTSELECT
packet_valid <= packet_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tready <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
tvalid => next_state.OUTPUTSELECT
addr[0] <= cnt_addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= cnt_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= cnt_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= cnt_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= cnt_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= cnt_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= cnt_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= cnt_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= cnt_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= cnt_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= cnt_addr[10].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx
clk_in => rx_2ff:f22.clk_in
clk_in => rx_decoder:decoder.clk_in
clk_in => sr_sipo:sipo.clk_in
clk_in => rx_fsm_pr:pr_FSM.clk_in
clk_in => ram_eth_packet:c_ram.clock
clk_in => rx_fsm_axi:axi_FSM.clk_in
clk_in => rx_fcs_verify:crc.clk
clk_in => rx_fsm_adr:addr_reader.clock
resetn => rx_2ff:f22.resetn
resetn => rx_decoder:decoder.resetn
resetn => sr_sipo:sipo.resetn
resetn => rx_fsm_pr:pr_FSM.resetn
resetn => rx_fsm_axi:axi_FSM.resetn
resetn => rx_fcs_verify:crc.rst
resetn => rx_fsm_adr:addr_reader.reset
manchester_in => rx_2ff:f22.manchester_in
tready => rx_fsm_axi:axi_FSM.tready
tvalid <= rx_fsm_axi:axi_FSM.tvalid
tlast <= rx_fsm_axi:axi_FSM.tlast
tdata[0] <= ram_eth_packet:c_ram.q[0]
tdata[1] <= ram_eth_packet:c_ram.q[1]
tdata[2] <= ram_eth_packet:c_ram.q[2]
tdata[3] <= ram_eth_packet:c_ram.q[3]
tdata[4] <= ram_eth_packet:c_ram.q[4]
tdata[5] <= ram_eth_packet:c_ram.q[5]
tdata[6] <= ram_eth_packet:c_ram.q[6]
tdata[7] <= ram_eth_packet:c_ram.q[7]


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|rx_2ff:f22
clk_in => sync.CLK
clk_in => manchester_out~reg0.CLK
manchester_in => sync.DATAIN
resetn => sync.ACLR
resetn => manchester_out~reg0.ACLR
manchester_out <= manchester_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|rx_decoder:decoder
clk_in => timeout.CLK
clk_in => timeout_count[0].CLK
clk_in => timeout_count[1].CLK
clk_in => timeout_count[2].CLK
clk_in => timeout_count[3].CLK
clk_in => timeout_count[4].CLK
clk_in => timeout_count[5].CLK
clk_in => timeout_count[6].CLK
clk_in => bit_valid~reg0.CLK
clk_in => midcapture.CLK
clk_in => manchester_prev.CLK
clk_in => data_out~reg0.CLK
clk_in => data_buf[0].CLK
clk_in => data_buf[1].CLK
clk_in => data_buf[2].CLK
clk_in => data_buf[3].CLK
clk_in => data_buf[4].CLK
clk_in => data_buf[5].CLK
clk_in => data_buf[6].CLK
clk_in => data_buf[7].CLK
clk_in => data_buf[8].CLK
clk_in => data_buf[9].CLK
clk_in => data_buf[10].CLK
clk_in => data_buf[11].CLK
clk_in => data_buf[12].CLK
clk_in => data_buf[13].CLK
clk_in => data_buf[14].CLK
clk_in => data_buf[15].CLK
clk_in => data_buf[16].CLK
clk_in => data_buf[17].CLK
clk_in => data_buf[18].CLK
clk_in => data_buf[19].CLK
clk_in => data_buf[20].CLK
clk_in => data_buf[21].CLK
clk_in => data_buf[22].CLK
clk_in => data_buf[23].CLK
clk_in => data_buf[24].CLK
clk_in => data_buf[25].CLK
clk_in => data_buf[26].CLK
clk_in => data_buf[27].CLK
clk_in => data_buf[28].CLK
clk_in => data_buf[29].CLK
clk_in => data_buf[30].CLK
clk_in => data_buf[31].CLK
clk_in => data_buf[32].CLK
clk_in => data_buf[33].CLK
clk_in => data_buf[34].CLK
clk_in => data_buf[35].CLK
clk_in => data_buf[36].CLK
clk_in => data_buf[37].CLK
clk_in => data_buf[38].CLK
clk_in => data_buf[39].CLK
clk_in => data_buf[40].CLK
clk_in => data_buf[41].CLK
clk_in => data_buf[42].CLK
clk_in => data_buf[43].CLK
clk_in => data_buf[44].CLK
clk_in => data_buf[45].CLK
clk_in => data_buf[46].CLK
clk_in => data_buf[47].CLK
clk_in => data_buf[48].CLK
clk_in => data_buf[49].CLK
clk_in => data_buf[50].CLK
clk_in => data_buf[51].CLK
clk_in => data_buf[52].CLK
clk_in => data_buf[53].CLK
clk_in => data_buf[54].CLK
clk_in => data_buf[55].CLK
clk_in => mid_count[0].CLK
clk_in => mid_count[1].CLK
clk_in => mid_count[2].CLK
clk_in => mid_count[3].CLK
clk_in => mid_loc[1].CLK
clk_in => mid_loc[2].CLK
clk_in => mid_loc[3].CLK
clk_in => new_mid[0].CLK
clk_in => new_mid[1].CLK
clk_in => new_mid[2].CLK
clk_in => new_mid[3].CLK
manchester_in => data_out.DATAB
manchester_in => data_buf.DATAB
manchester_in => process_0.IN1
manchester_in => data_out.DATAB
manchester_in => manchester_prev.DATAA
resetn => midcapture.ACLR
resetn => manchester_prev.ACLR
resetn => data_out~reg0.ACLR
resetn => data_buf[0].ACLR
resetn => data_buf[1].ACLR
resetn => data_buf[2].ACLR
resetn => data_buf[3].ACLR
resetn => data_buf[4].ACLR
resetn => data_buf[5].ACLR
resetn => data_buf[6].ACLR
resetn => data_buf[7].ACLR
resetn => data_buf[8].ACLR
resetn => data_buf[9].ACLR
resetn => data_buf[10].ACLR
resetn => data_buf[11].ACLR
resetn => data_buf[12].ACLR
resetn => data_buf[13].ACLR
resetn => data_buf[14].ACLR
resetn => data_buf[15].ACLR
resetn => data_buf[16].ACLR
resetn => data_buf[17].ACLR
resetn => data_buf[18].ACLR
resetn => data_buf[19].ACLR
resetn => data_buf[20].ACLR
resetn => data_buf[21].ACLR
resetn => data_buf[22].ACLR
resetn => data_buf[23].ACLR
resetn => data_buf[24].ACLR
resetn => data_buf[25].ACLR
resetn => data_buf[26].ACLR
resetn => data_buf[27].ACLR
resetn => data_buf[28].ACLR
resetn => data_buf[29].ACLR
resetn => data_buf[30].ACLR
resetn => data_buf[31].ACLR
resetn => data_buf[32].ACLR
resetn => data_buf[33].ACLR
resetn => data_buf[34].ACLR
resetn => data_buf[35].ACLR
resetn => data_buf[36].ACLR
resetn => data_buf[37].ACLR
resetn => data_buf[38].ACLR
resetn => data_buf[39].ACLR
resetn => data_buf[40].ACLR
resetn => data_buf[41].ACLR
resetn => data_buf[42].ACLR
resetn => data_buf[43].ACLR
resetn => data_buf[44].ACLR
resetn => data_buf[45].ACLR
resetn => data_buf[46].ACLR
resetn => data_buf[47].ACLR
resetn => data_buf[48].ACLR
resetn => data_buf[49].ACLR
resetn => data_buf[50].ACLR
resetn => data_buf[51].ACLR
resetn => data_buf[52].ACLR
resetn => data_buf[53].ACLR
resetn => data_buf[54].ACLR
resetn => data_buf[55].ACLR
resetn => mid_count[0].ACLR
resetn => mid_count[1].ACLR
resetn => mid_count[2].ACLR
resetn => mid_count[3].ACLR
resetn => mid_loc[1].ACLR
resetn => mid_loc[2].ACLR
resetn => mid_loc[3].ACLR
resetn => new_mid[0].ACLR
resetn => new_mid[1].ACLR
resetn => new_mid[2].ACLR
resetn => new_mid[3].ACLR
resetn => bit_valid~reg0.ENA
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_timeout <= timeout.DB_MAX_OUTPUT_PORT_TYPE
bit_valid <= bit_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|sr_sipo:sipo
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => byte_buf[0].CLK
clk_in => byte_buf[1].CLK
clk_in => byte_buf[2].CLK
clk_in => byte_buf[3].CLK
clk_in => byte_buf[4].CLK
clk_in => byte_buf[5].CLK
clk_in => byte_buf[6].CLK
clk_in => byte_buf[7].CLK
clk_in => current_state~1.DATAIN
resetn => cnt[0].ACLR
resetn => cnt[1].ACLR
resetn => cnt[2].ACLR
resetn => cnt[3].ACLR
resetn => byte_buf[0].ACLR
resetn => byte_buf[1].ACLR
resetn => byte_buf[2].ACLR
resetn => byte_buf[3].ACLR
resetn => byte_buf[4].ACLR
resetn => byte_buf[5].ACLR
resetn => byte_buf[6].ACLR
resetn => byte_buf[7].ACLR
resetn => current_state~3.DATAIN
bit_in => byte_buf.DATAB
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => byte_buf.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
bit_valid => cnt.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
byte_out[0] <= byte_buf[0].DB_MAX_OUTPUT_PORT_TYPE
byte_out[1] <= byte_buf[1].DB_MAX_OUTPUT_PORT_TYPE
byte_out[2] <= byte_buf[2].DB_MAX_OUTPUT_PORT_TYPE
byte_out[3] <= byte_buf[3].DB_MAX_OUTPUT_PORT_TYPE
byte_out[4] <= byte_buf[4].DB_MAX_OUTPUT_PORT_TYPE
byte_out[5] <= byte_buf[5].DB_MAX_OUTPUT_PORT_TYPE
byte_out[6] <= byte_buf[6].DB_MAX_OUTPUT_PORT_TYPE
byte_out[7] <= byte_buf[7].DB_MAX_OUTPUT_PORT_TYPE
byte_valid <= byte_valid.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|rx_fsm_pr:pr_FSM
clk_in => data_buf[0].CLK
clk_in => data_buf[1].CLK
clk_in => data_buf[2].CLK
clk_in => data_buf[3].CLK
clk_in => data_buf[4].CLK
clk_in => data_buf[5].CLK
clk_in => data_buf[6].CLK
clk_in => data_buf[7].CLK
clk_in => packet_hand.CLK
clk_in => SIZE_upper.CLK
clk_in => SIZE_lower.CLK
clk_in => SFD_detect.CLK
clk_in => preamble_detect.CLK
clk_in => cnt_size[0].CLK
clk_in => cnt_size[1].CLK
clk_in => cnt_size[2].CLK
clk_in => cnt_size[3].CLK
clk_in => cnt_size[4].CLK
clk_in => cnt_size[5].CLK
clk_in => cnt_size[6].CLK
clk_in => cnt_size[7].CLK
clk_in => cnt_size[8].CLK
clk_in => cnt_size[9].CLK
clk_in => cnt_size[10].CLK
clk_in => cnt_size[11].CLK
clk_in => cnt_size[12].CLK
clk_in => cnt_size[13].CLK
clk_in => cnt_size[14].CLK
clk_in => cnt_size[15].CLK
clk_in => cnt_addr[0].CLK
clk_in => cnt_addr[1].CLK
clk_in => cnt_addr[2].CLK
clk_in => cnt_addr[3].CLK
clk_in => cnt_addr[4].CLK
clk_in => cnt_addr[5].CLK
clk_in => cnt_addr[6].CLK
clk_in => cnt_addr[7].CLK
clk_in => cnt_addr[8].CLK
clk_in => cnt_addr[9].CLK
clk_in => cnt_addr[10].CLK
clk_in => data_reg[0].CLK
clk_in => data_reg[1].CLK
clk_in => data_reg[2].CLK
clk_in => data_reg[3].CLK
clk_in => data_reg[4].CLK
clk_in => data_reg[5].CLK
clk_in => data_reg[6].CLK
clk_in => data_reg[7].CLK
clk_in => data_reg[8].CLK
clk_in => data_reg[9].CLK
clk_in => data_reg[10].CLK
clk_in => data_reg[11].CLK
clk_in => data_reg[12].CLK
clk_in => data_reg[13].CLK
clk_in => data_reg[14].CLK
clk_in => data_reg[15].CLK
clk_in => data_reg[16].CLK
clk_in => data_reg[17].CLK
clk_in => data_reg[18].CLK
clk_in => data_reg[19].CLK
clk_in => data_reg[20].CLK
clk_in => data_reg[21].CLK
clk_in => data_reg[22].CLK
clk_in => data_reg[23].CLK
clk_in => data_reg[24].CLK
clk_in => data_reg[25].CLK
clk_in => data_reg[26].CLK
clk_in => data_reg[27].CLK
clk_in => data_reg[28].CLK
clk_in => data_reg[29].CLK
clk_in => data_reg[30].CLK
clk_in => data_reg[31].CLK
clk_in => data_reg[32].CLK
clk_in => data_reg[33].CLK
clk_in => data_reg[34].CLK
clk_in => data_reg[35].CLK
clk_in => data_reg[36].CLK
clk_in => data_reg[37].CLK
clk_in => data_reg[38].CLK
clk_in => data_reg[39].CLK
clk_in => data_reg[40].CLK
clk_in => data_reg[41].CLK
clk_in => data_reg[42].CLK
clk_in => data_reg[43].CLK
clk_in => data_reg[44].CLK
clk_in => data_reg[45].CLK
clk_in => data_reg[46].CLK
clk_in => data_reg[47].CLK
clk_in => current_state~1.DATAIN
resetn => data_buf[0].ACLR
resetn => data_buf[1].ACLR
resetn => data_buf[2].ACLR
resetn => data_buf[3].ACLR
resetn => data_buf[4].ACLR
resetn => data_buf[5].ACLR
resetn => data_buf[6].ACLR
resetn => data_buf[7].ACLR
resetn => packet_hand.ACLR
resetn => SIZE_upper.ACLR
resetn => SIZE_lower.ACLR
resetn => SFD_detect.ACLR
resetn => preamble_detect.ACLR
resetn => cnt_size[0].ACLR
resetn => cnt_size[1].ACLR
resetn => cnt_size[2].ACLR
resetn => cnt_size[3].ACLR
resetn => cnt_size[4].ACLR
resetn => cnt_size[5].ACLR
resetn => cnt_size[6].ACLR
resetn => cnt_size[7].ACLR
resetn => cnt_size[8].ACLR
resetn => cnt_size[9].ACLR
resetn => cnt_size[10].ACLR
resetn => cnt_size[11].ACLR
resetn => cnt_size[12].ACLR
resetn => cnt_size[13].ACLR
resetn => cnt_size[14].ACLR
resetn => cnt_size[15].ACLR
resetn => cnt_addr[0].ACLR
resetn => cnt_addr[1].ACLR
resetn => cnt_addr[2].ACLR
resetn => cnt_addr[3].ACLR
resetn => cnt_addr[4].ACLR
resetn => cnt_addr[5].ACLR
resetn => cnt_addr[6].ACLR
resetn => cnt_addr[7].ACLR
resetn => cnt_addr[8].ACLR
resetn => cnt_addr[9].ACLR
resetn => cnt_addr[10].ACLR
resetn => data_reg[0].ACLR
resetn => data_reg[1].ACLR
resetn => data_reg[2].ACLR
resetn => data_reg[3].ACLR
resetn => data_reg[4].ACLR
resetn => data_reg[5].ACLR
resetn => data_reg[6].ACLR
resetn => data_reg[7].ACLR
resetn => data_reg[8].ACLR
resetn => data_reg[9].ACLR
resetn => data_reg[10].ACLR
resetn => data_reg[11].ACLR
resetn => data_reg[12].ACLR
resetn => data_reg[13].ACLR
resetn => data_reg[14].ACLR
resetn => data_reg[15].ACLR
resetn => data_reg[16].ACLR
resetn => data_reg[17].ACLR
resetn => data_reg[18].ACLR
resetn => data_reg[19].ACLR
resetn => data_reg[20].ACLR
resetn => data_reg[21].ACLR
resetn => data_reg[22].ACLR
resetn => data_reg[23].ACLR
resetn => data_reg[24].ACLR
resetn => data_reg[25].ACLR
resetn => data_reg[26].ACLR
resetn => data_reg[27].ACLR
resetn => data_reg[28].ACLR
resetn => data_reg[29].ACLR
resetn => data_reg[30].ACLR
resetn => data_reg[31].ACLR
resetn => data_reg[32].ACLR
resetn => data_reg[33].ACLR
resetn => data_reg[34].ACLR
resetn => data_reg[35].ACLR
resetn => data_reg[36].ACLR
resetn => data_reg[37].ACLR
resetn => data_reg[38].ACLR
resetn => data_reg[39].ACLR
resetn => data_reg[40].ACLR
resetn => data_reg[41].ACLR
resetn => data_reg[42].ACLR
resetn => data_reg[43].ACLR
resetn => data_reg[44].ACLR
resetn => data_reg[45].ACLR
resetn => data_reg[46].ACLR
resetn => data_reg[47].ACLR
resetn => current_state~3.DATAIN
byte_valid => process_0.IN0
byte_valid => process_0.IN0
packet_ready => process_0.IN1
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
RX_timeout => next_state.OUTPUTSELECT
wr_en <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
packet_valid <= packet_valid.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_reg.DATAB
data_in[0] => data_buf.DATAB
data_in[0] => Equal0.IN55
data_in[0] => Equal1.IN7
data_in[1] => data_reg.DATAB
data_in[1] => data_buf.DATAB
data_in[1] => Equal0.IN27
data_in[1] => Equal1.IN2
data_in[2] => data_reg.DATAB
data_in[2] => data_buf.DATAB
data_in[2] => Equal0.IN54
data_in[2] => Equal1.IN6
data_in[3] => data_reg.DATAB
data_in[3] => data_buf.DATAB
data_in[3] => Equal0.IN26
data_in[3] => Equal1.IN1
data_in[4] => data_reg.DATAB
data_in[4] => data_buf.DATAB
data_in[4] => Equal0.IN53
data_in[4] => Equal1.IN5
data_in[5] => data_reg.DATAB
data_in[5] => data_buf.DATAB
data_in[5] => Equal0.IN25
data_in[5] => Equal1.IN0
data_in[6] => data_reg.DATAB
data_in[6] => data_buf.DATAB
data_in[6] => Equal0.IN52
data_in[6] => Equal1.IN4
data_in[7] => data_reg.DATAB
data_in[7] => data_buf.DATAB
data_in[7] => Equal0.IN24
data_in[7] => Equal1.IN3
addr_out[0] <= cnt_addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= cnt_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= cnt_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= cnt_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= cnt_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= cnt_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= cnt_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= cnt_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= cnt_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= cnt_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= cnt_addr[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
size_out[0] <= cnt_size[0].DB_MAX_OUTPUT_PORT_TYPE
size_out[1] <= cnt_size[1].DB_MAX_OUTPUT_PORT_TYPE
size_out[2] <= cnt_size[2].DB_MAX_OUTPUT_PORT_TYPE
size_out[3] <= cnt_size[3].DB_MAX_OUTPUT_PORT_TYPE
size_out[4] <= cnt_size[4].DB_MAX_OUTPUT_PORT_TYPE
size_out[5] <= cnt_size[5].DB_MAX_OUTPUT_PORT_TYPE
size_out[6] <= cnt_size[6].DB_MAX_OUTPUT_PORT_TYPE
size_out[7] <= cnt_size[7].DB_MAX_OUTPUT_PORT_TYPE
size_out[8] <= cnt_size[8].DB_MAX_OUTPUT_PORT_TYPE
size_out[9] <= cnt_size[9].DB_MAX_OUTPUT_PORT_TYPE
size_out[10] <= cnt_size[10].DB_MAX_OUTPUT_PORT_TYPE
size_out[11] <= cnt_size[11].DB_MAX_OUTPUT_PORT_TYPE
size_out[12] <= cnt_size[12].DB_MAX_OUTPUT_PORT_TYPE
size_out[13] <= cnt_size[13].DB_MAX_OUTPUT_PORT_TYPE
size_out[14] <= cnt_size[14].DB_MAX_OUTPUT_PORT_TYPE
size_out[15] <= cnt_size[15].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component
wren_a => altsyncram_49r3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_49r3:auto_generated.data_a[0]
data_a[1] => altsyncram_49r3:auto_generated.data_a[1]
data_a[2] => altsyncram_49r3:auto_generated.data_a[2]
data_a[3] => altsyncram_49r3:auto_generated.data_a[3]
data_a[4] => altsyncram_49r3:auto_generated.data_a[4]
data_a[5] => altsyncram_49r3:auto_generated.data_a[5]
data_a[6] => altsyncram_49r3:auto_generated.data_a[6]
data_a[7] => altsyncram_49r3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_49r3:auto_generated.address_a[0]
address_a[1] => altsyncram_49r3:auto_generated.address_a[1]
address_a[2] => altsyncram_49r3:auto_generated.address_a[2]
address_a[3] => altsyncram_49r3:auto_generated.address_a[3]
address_a[4] => altsyncram_49r3:auto_generated.address_a[4]
address_a[5] => altsyncram_49r3:auto_generated.address_a[5]
address_a[6] => altsyncram_49r3:auto_generated.address_a[6]
address_a[7] => altsyncram_49r3:auto_generated.address_a[7]
address_a[8] => altsyncram_49r3:auto_generated.address_a[8]
address_a[9] => altsyncram_49r3:auto_generated.address_a[9]
address_a[10] => altsyncram_49r3:auto_generated.address_a[10]
address_b[0] => altsyncram_49r3:auto_generated.address_b[0]
address_b[1] => altsyncram_49r3:auto_generated.address_b[1]
address_b[2] => altsyncram_49r3:auto_generated.address_b[2]
address_b[3] => altsyncram_49r3:auto_generated.address_b[3]
address_b[4] => altsyncram_49r3:auto_generated.address_b[4]
address_b[5] => altsyncram_49r3:auto_generated.address_b[5]
address_b[6] => altsyncram_49r3:auto_generated.address_b[6]
address_b[7] => altsyncram_49r3:auto_generated.address_b[7]
address_b[8] => altsyncram_49r3:auto_generated.address_b[8]
address_b[9] => altsyncram_49r3:auto_generated.address_b[9]
address_b[10] => altsyncram_49r3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_49r3:auto_generated.q_b[0]
q_b[1] <= altsyncram_49r3:auto_generated.q_b[1]
q_b[2] <= altsyncram_49r3:auto_generated.q_b[2]
q_b[3] <= altsyncram_49r3:auto_generated.q_b[3]
q_b[4] <= altsyncram_49r3:auto_generated.q_b[4]
q_b[5] <= altsyncram_49r3:auto_generated.q_b[5]
q_b[6] <= altsyncram_49r3:auto_generated.q_b[6]
q_b[7] <= altsyncram_49r3:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|rx_fsm_AXI:axi_FSM
clk_in => counter_en.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_in => counter[2].CLK
clk_in => counter[3].CLK
clk_in => counter[4].CLK
clk_in => counter[5].CLK
clk_in => counter[6].CLK
clk_in => counter[7].CLK
clk_in => counter[8].CLK
clk_in => counter[9].CLK
clk_in => counter[10].CLK
clk_in => counter[11].CLK
clk_in => counter[12].CLK
clk_in => size_buf[0].CLK
clk_in => size_buf[1].CLK
clk_in => size_buf[2].CLK
clk_in => size_buf[3].CLK
clk_in => size_buf[4].CLK
clk_in => size_buf[5].CLK
clk_in => size_buf[6].CLK
clk_in => size_buf[7].CLK
clk_in => size_buf[8].CLK
clk_in => size_buf[9].CLK
clk_in => size_buf[10].CLK
clk_in => current_state~1.DATAIN
resetn => size_buf[0].ACLR
resetn => size_buf[1].ACLR
resetn => size_buf[2].ACLR
resetn => size_buf[3].ACLR
resetn => size_buf[4].ACLR
resetn => size_buf[5].ACLR
resetn => size_buf[6].ACLR
resetn => size_buf[7].ACLR
resetn => size_buf[8].ACLR
resetn => size_buf[9].ACLR
resetn => size_buf[10].ACLR
resetn => current_state~3.DATAIN
resetn => counter[12].ENA
resetn => counter[11].ENA
resetn => counter[10].ENA
resetn => counter[9].ENA
resetn => counter[8].ENA
resetn => counter[7].ENA
resetn => counter[6].ENA
resetn => counter[5].ENA
resetn => counter[4].ENA
resetn => counter[3].ENA
resetn => counter[2].ENA
resetn => counter[1].ENA
resetn => counter[0].ENA
resetn => counter_en.ENA
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => next_state.OUTPUTSELECT
AXI_en => tvalid.DATAIN
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
tready => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
packet_valid => next_state.OUTPUTSELECT
size_in[0] => Add1.IN22
size_in[1] => Add1.IN21
size_in[2] => Add1.IN20
size_in[3] => Add1.IN19
size_in[4] => Add1.IN18
size_in[5] => Add1.IN17
size_in[6] => Add1.IN16
size_in[7] => Add1.IN15
size_in[8] => Add1.IN14
size_in[9] => Add1.IN13
size_in[10] => Add1.IN12
size_in[11] => ~NO_FANOUT~
size_in[12] => ~NO_FANOUT~
size_in[13] => ~NO_FANOUT~
size_in[14] => ~NO_FANOUT~
size_in[15] => ~NO_FANOUT~
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
fcs_fail => next_state.OUTPUTSELECT
tvalid <= AXI_en.DB_MAX_OUTPUT_PORT_TYPE
tlast <= tlast.DB_MAX_OUTPUT_PORT_TYPE
packet_ready <= packet_ready.DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] => Equal1.IN10
addr_in[1] => Equal1.IN9
addr_in[2] => Equal1.IN8
addr_in[3] => Equal1.IN7
addr_in[4] => Equal1.IN6
addr_in[5] => Equal1.IN5
addr_in[6] => Equal1.IN4
addr_in[7] => Equal1.IN3
addr_in[8] => Equal1.IN2
addr_in[9] => Equal1.IN1
addr_in[10] => Equal1.IN0


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc
clk => rx_fcs_crc:crc_core.clk
clk => final.CLK
clk => finalcount.CLK
clk => crc_existing[0].CLK
clk => crc_existing[1].CLK
clk => crc_existing[2].CLK
clk => crc_existing[3].CLK
clk => crc_existing[4].CLK
clk => crc_existing[5].CLK
clk => crc_existing[6].CLK
clk => crc_existing[7].CLK
clk => crc_existing[8].CLK
clk => crc_existing[9].CLK
clk => crc_existing[10].CLK
clk => crc_existing[11].CLK
clk => crc_existing[12].CLK
clk => crc_existing[13].CLK
clk => crc_existing[14].CLK
clk => crc_existing[15].CLK
clk => crc_existing[16].CLK
clk => crc_existing[17].CLK
clk => crc_existing[18].CLK
clk => crc_existing[19].CLK
clk => crc_existing[20].CLK
clk => crc_existing[21].CLK
clk => crc_existing[22].CLK
clk => crc_existing[23].CLK
clk => crc_existing[24].CLK
clk => crc_existing[25].CLK
clk => crc_existing[26].CLK
clk => crc_existing[27].CLK
clk => crc_existing[28].CLK
clk => crc_existing[29].CLK
clk => crc_existing[30].CLK
clk => crc_existing[31].CLK
clk => fcs_reg.CLK
clk => crc_reg[0].CLK
clk => crc_reg[1].CLK
clk => crc_reg[2].CLK
clk => crc_reg[3].CLK
clk => crc_reg[4].CLK
clk => crc_reg[5].CLK
clk => crc_reg[6].CLK
clk => crc_reg[7].CLK
clk => crc_reg[8].CLK
clk => crc_reg[9].CLK
clk => crc_reg[10].CLK
clk => crc_reg[11].CLK
clk => crc_reg[12].CLK
clk => crc_reg[13].CLK
clk => crc_reg[14].CLK
clk => crc_reg[15].CLK
clk => crc_reg[16].CLK
clk => crc_reg[17].CLK
clk => crc_reg[18].CLK
clk => crc_reg[19].CLK
clk => crc_reg[20].CLK
clk => crc_reg[21].CLK
clk => crc_reg[22].CLK
clk => crc_reg[23].CLK
clk => crc_reg[24].CLK
clk => crc_reg[25].CLK
clk => crc_reg[26].CLK
clk => crc_reg[27].CLK
clk => crc_reg[28].CLK
clk => crc_reg[29].CLK
clk => crc_reg[30].CLK
clk => crc_reg[31].CLK
rst => crc_reset.IN0
rst => process_0.IN0
data[0] => crc_existing.DATAB
data[0] => crc_existing.DATAB
data[0] => crc_existing.DATAB
data[0] => crc_existing.DATAB
data[0] => rx_fcs_crc:crc_core.data[0]
data[1] => crc_existing.DATAB
data[1] => crc_existing.DATAB
data[1] => crc_existing.DATAB
data[1] => crc_existing.DATAB
data[1] => rx_fcs_crc:crc_core.data[1]
data[2] => crc_existing.DATAB
data[2] => crc_existing.DATAB
data[2] => crc_existing.DATAB
data[2] => crc_existing.DATAB
data[2] => rx_fcs_crc:crc_core.data[2]
data[3] => crc_existing.DATAB
data[3] => crc_existing.DATAB
data[3] => crc_existing.DATAB
data[3] => crc_existing.DATAB
data[3] => rx_fcs_crc:crc_core.data[3]
data[4] => crc_existing.DATAB
data[4] => crc_existing.DATAB
data[4] => crc_existing.DATAB
data[4] => crc_existing.DATAB
data[4] => rx_fcs_crc:crc_core.data[4]
data[5] => crc_existing.DATAB
data[5] => crc_existing.DATAB
data[5] => crc_existing.DATAB
data[5] => crc_existing.DATAB
data[5] => rx_fcs_crc:crc_core.data[5]
data[6] => crc_existing.DATAB
data[6] => crc_existing.DATAB
data[6] => crc_existing.DATAB
data[6] => crc_existing.DATAB
data[6] => rx_fcs_crc:crc_core.data[6]
data[7] => crc_existing.DATAB
data[7] => crc_existing.DATAB
data[7] => crc_existing.DATAB
data[7] => crc_existing.DATAB
data[7] => rx_fcs_crc:crc_core.data[7]
enable => crc_reset.IN1
enable => process_0.IN1
enable => process_0.IN1
enable => rx_fcs_crc:crc_core.crc_en
enable => process_0.IN1
begin_fcs => process_0.IN1
fcs_valid <= fcs_reg.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|rx_fcs_verify:crc|rx_fcs_crc:crc_core
crc_en => crc_in_signal[0].ENA
crc_en => crc_in_signal[31].ENA
crc_en => crc_in_signal[30].ENA
crc_en => crc_in_signal[29].ENA
crc_en => crc_in_signal[28].ENA
crc_en => crc_in_signal[27].ENA
crc_en => crc_in_signal[26].ENA
crc_en => crc_in_signal[25].ENA
crc_en => crc_in_signal[24].ENA
crc_en => crc_in_signal[23].ENA
crc_en => crc_in_signal[22].ENA
crc_en => crc_in_signal[21].ENA
crc_en => crc_in_signal[20].ENA
crc_en => crc_in_signal[19].ENA
crc_en => crc_in_signal[18].ENA
crc_en => crc_in_signal[17].ENA
crc_en => crc_in_signal[16].ENA
crc_en => crc_in_signal[15].ENA
crc_en => crc_in_signal[14].ENA
crc_en => crc_in_signal[13].ENA
crc_en => crc_in_signal[12].ENA
crc_en => crc_in_signal[11].ENA
crc_en => crc_in_signal[10].ENA
crc_en => crc_in_signal[9].ENA
crc_en => crc_in_signal[8].ENA
crc_en => crc_in_signal[7].ENA
crc_en => crc_in_signal[6].ENA
crc_en => crc_in_signal[5].ENA
crc_en => crc_in_signal[4].ENA
crc_en => crc_in_signal[3].ENA
crc_en => crc_in_signal[2].ENA
crc_en => crc_in_signal[1].ENA
clk => crc_in_signal[0].CLK
clk => crc_in_signal[1].CLK
clk => crc_in_signal[2].CLK
clk => crc_in_signal[3].CLK
clk => crc_in_signal[4].CLK
clk => crc_in_signal[5].CLK
clk => crc_in_signal[6].CLK
clk => crc_in_signal[7].CLK
clk => crc_in_signal[8].CLK
clk => crc_in_signal[9].CLK
clk => crc_in_signal[10].CLK
clk => crc_in_signal[11].CLK
clk => crc_in_signal[12].CLK
clk => crc_in_signal[13].CLK
clk => crc_in_signal[14].CLK
clk => crc_in_signal[15].CLK
clk => crc_in_signal[16].CLK
clk => crc_in_signal[17].CLK
clk => crc_in_signal[18].CLK
clk => crc_in_signal[19].CLK
clk => crc_in_signal[20].CLK
clk => crc_in_signal[21].CLK
clk => crc_in_signal[22].CLK
clk => crc_in_signal[23].CLK
clk => crc_in_signal[24].CLK
clk => crc_in_signal[25].CLK
clk => crc_in_signal[26].CLK
clk => crc_in_signal[27].CLK
clk => crc_in_signal[28].CLK
clk => crc_in_signal[29].CLK
clk => crc_in_signal[30].CLK
clk => crc_in_signal[31].CLK
rst => crc_in_signal[0].PRESET
rst => crc_in_signal[1].PRESET
rst => crc_in_signal[2].PRESET
rst => crc_in_signal[3].PRESET
rst => crc_in_signal[4].PRESET
rst => crc_in_signal[5].PRESET
rst => crc_in_signal[6].PRESET
rst => crc_in_signal[7].PRESET
rst => crc_in_signal[8].PRESET
rst => crc_in_signal[9].PRESET
rst => crc_in_signal[10].PRESET
rst => crc_in_signal[11].PRESET
rst => crc_in_signal[12].PRESET
rst => crc_in_signal[13].PRESET
rst => crc_in_signal[14].PRESET
rst => crc_in_signal[15].PRESET
rst => crc_in_signal[16].PRESET
rst => crc_in_signal[17].PRESET
rst => crc_in_signal[18].PRESET
rst => crc_in_signal[19].PRESET
rst => crc_in_signal[20].PRESET
rst => crc_in_signal[21].PRESET
rst => crc_in_signal[22].PRESET
rst => crc_in_signal[23].PRESET
rst => crc_in_signal[24].PRESET
rst => crc_in_signal[25].PRESET
rst => crc_in_signal[26].PRESET
rst => crc_in_signal[27].PRESET
rst => crc_in_signal[28].PRESET
rst => crc_in_signal[29].PRESET
rst => crc_in_signal[30].PRESET
rst => crc_in_signal[31].PRESET
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[0] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[1] => crc_out_signal.IN1
data[2] => crc_out_signal[0].IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal[10].IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[2] => crc_out_signal.IN1
data[3] => crc_out_signal[1].IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal[11].IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[3] => crc_out_signal.IN1
data[4] => crc_out_signal[2].IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal[12].IN1
data[4] => crc_out_signal[16].IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[4] => crc_out_signal.IN1
data[5] => crc_out_signal[3].IN1
data[5] => crc_out_signal[6].IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal[13].IN1
data[5] => crc_out_signal[17].IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[5] => crc_out_signal.IN1
data[6] => crc_out_signal[4].IN1
data[6] => crc_out_signal[7].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[14].IN1
data[6] => crc_out_signal[18].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[22].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[25].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal[28].IN1
data[6] => crc_out_signal.IN1
data[6] => crc_out_signal.IN1
data[7] => crc_out_signal[5].IN1
data[7] => crc_out_signal[8].IN1
data[7] => crc_out_signal[9].IN1
data[7] => crc_out_signal[15].IN1
data[7] => crc_out_signal[19].IN1
data[7] => crc_out_signal[20].IN1
data[7] => crc_out_signal[21].IN1
data[7] => crc_out_signal[23].IN1
data[7] => crc_out_signal[24].IN1
data[7] => crc_out_signal[26].IN1
data[7] => crc_out_signal[27].IN1
data[7] => crc_out_signal[29].IN1
data[7] => crc_out_signal[30].IN1
data[7] => crc_out_signal[31].IN1
crcOut[0] <= crc_in_signal[0].DB_MAX_OUTPUT_PORT_TYPE
crcOut[1] <= crc_in_signal[1].DB_MAX_OUTPUT_PORT_TYPE
crcOut[2] <= crc_in_signal[2].DB_MAX_OUTPUT_PORT_TYPE
crcOut[3] <= crc_in_signal[3].DB_MAX_OUTPUT_PORT_TYPE
crcOut[4] <= crc_in_signal[4].DB_MAX_OUTPUT_PORT_TYPE
crcOut[5] <= crc_in_signal[5].DB_MAX_OUTPUT_PORT_TYPE
crcOut[6] <= crc_in_signal[6].DB_MAX_OUTPUT_PORT_TYPE
crcOut[7] <= crc_in_signal[7].DB_MAX_OUTPUT_PORT_TYPE
crcOut[8] <= crc_in_signal[8].DB_MAX_OUTPUT_PORT_TYPE
crcOut[9] <= crc_in_signal[9].DB_MAX_OUTPUT_PORT_TYPE
crcOut[10] <= crc_in_signal[10].DB_MAX_OUTPUT_PORT_TYPE
crcOut[11] <= crc_in_signal[11].DB_MAX_OUTPUT_PORT_TYPE
crcOut[12] <= crc_in_signal[12].DB_MAX_OUTPUT_PORT_TYPE
crcOut[13] <= crc_in_signal[13].DB_MAX_OUTPUT_PORT_TYPE
crcOut[14] <= crc_in_signal[14].DB_MAX_OUTPUT_PORT_TYPE
crcOut[15] <= crc_in_signal[15].DB_MAX_OUTPUT_PORT_TYPE
crcOut[16] <= crc_in_signal[16].DB_MAX_OUTPUT_PORT_TYPE
crcOut[17] <= crc_in_signal[17].DB_MAX_OUTPUT_PORT_TYPE
crcOut[18] <= crc_in_signal[18].DB_MAX_OUTPUT_PORT_TYPE
crcOut[19] <= crc_in_signal[19].DB_MAX_OUTPUT_PORT_TYPE
crcOut[20] <= crc_in_signal[20].DB_MAX_OUTPUT_PORT_TYPE
crcOut[21] <= crc_in_signal[21].DB_MAX_OUTPUT_PORT_TYPE
crcOut[22] <= crc_in_signal[22].DB_MAX_OUTPUT_PORT_TYPE
crcOut[23] <= crc_in_signal[23].DB_MAX_OUTPUT_PORT_TYPE
crcOut[24] <= crc_in_signal[24].DB_MAX_OUTPUT_PORT_TYPE
crcOut[25] <= crc_in_signal[25].DB_MAX_OUTPUT_PORT_TYPE
crcOut[26] <= crc_in_signal[26].DB_MAX_OUTPUT_PORT_TYPE
crcOut[27] <= crc_in_signal[27].DB_MAX_OUTPUT_PORT_TYPE
crcOut[28] <= crc_in_signal[28].DB_MAX_OUTPUT_PORT_TYPE
crcOut[29] <= crc_in_signal[29].DB_MAX_OUTPUT_PORT_TYPE
crcOut[30] <= crc_in_signal[30].DB_MAX_OUTPUT_PORT_TYPE
crcOut[31] <= crc_in_signal[31].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|eth_port:c_eth1|eth_rx:c_rx|rx_fsm_adr:addr_reader
clock => fcs_fail~reg0.CLK
clock => cnt[0].CLK
clock => cnt[1].CLK
clock => begin_fcs~reg0.CLK
clock => size_lat[0].CLK
clock => size_lat[1].CLK
clock => size_lat[2].CLK
clock => size_lat[3].CLK
clock => size_lat[4].CLK
clock => size_lat[5].CLK
clock => size_lat[6].CLK
clock => size_lat[7].CLK
clock => size_lat[8].CLK
clock => size_lat[9].CLK
clock => size_lat[10].CLK
clock => addr_reg[0].CLK
clock => addr_reg[1].CLK
clock => addr_reg[2].CLK
clock => addr_reg[3].CLK
clock => addr_reg[4].CLK
clock => addr_reg[5].CLK
clock => addr_reg[6].CLK
clock => addr_reg[7].CLK
clock => addr_reg[8].CLK
clock => addr_reg[9].CLK
clock => addr_reg[10].CLK
clock => state~1.DATAIN
reset => fcs_fail~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => begin_fcs~reg0.ACLR
reset => size_lat[0].ACLR
reset => size_lat[1].ACLR
reset => size_lat[2].ACLR
reset => size_lat[3].ACLR
reset => size_lat[4].ACLR
reset => size_lat[5].ACLR
reset => size_lat[6].ACLR
reset => size_lat[7].ACLR
reset => size_lat[8].ACLR
reset => size_lat[9].ACLR
reset => size_lat[10].ACLR
reset => addr_reg[0].ACLR
reset => addr_reg[1].PRESET
reset => addr_reg[2].ACLR
reset => addr_reg[3].PRESET
reset => addr_reg[4].ACLR
reset => addr_reg[5].ACLR
reset => addr_reg[6].ACLR
reset => addr_reg[7].ACLR
reset => addr_reg[8].ACLR
reset => addr_reg[9].ACLR
reset => addr_reg[10].ACLR
reset => state~3.DATAIN
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => size_lat.OUTPUTSELECT
valid => process_1.IN1
valid => val_reg.DATAA
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => next_state.OUTPUTSELECT
tlast => axi_en.DATAA
tlast => process_0.IN0
fcs_valid => next_state.OUTPUTSELECT
fcs_valid => next_state.OUTPUTSELECT
fcs_valid => next_state.OUTPUTSELECT
size[0] => Add0.IN32
size[1] => Add0.IN31
size[2] => Add0.IN30
size[3] => Add0.IN29
size[4] => Add0.IN28
size[5] => Add0.IN27
size[6] => Add0.IN26
size[7] => Add0.IN25
size[8] => Add0.IN24
size[9] => Add0.IN23
size[10] => Add0.IN22
size[11] => Add0.IN21
size[12] => Add0.IN20
size[13] => Add0.IN19
size[14] => Add0.IN18
size[15] => Add0.IN17
axi_en <= axi_en.DB_MAX_OUTPUT_PORT_TYPE
crc_en <= crc_en.DB_MAX_OUTPUT_PORT_TYPE
begin_fcs <= begin_fcs~reg0.DB_MAX_OUTPUT_PORT_TYPE
fcs_fail <= fcs_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|ringbuffer:c_eth0_rb
clk => ram_2048x9_cascade:ram_inst.clk
clk => out_ready_phase.CLK
clk => m_axis_tvalid_i.CLK
clk => dropping.CLK
clk => in_packet.CLK
clk => sop_occ[0].CLK
clk => sop_occ[1].CLK
clk => sop_occ[2].CLK
clk => sop_occ[3].CLK
clk => sop_occ[4].CLK
clk => sop_occ[5].CLK
clk => sop_occ[6].CLK
clk => sop_occ[7].CLK
clk => sop_occ[8].CLK
clk => sop_occ[9].CLK
clk => sop_occ[10].CLK
clk => sop_occ[11].CLK
clk => sop_ptr[0].CLK
clk => sop_ptr[1].CLK
clk => sop_ptr[2].CLK
clk => sop_ptr[3].CLK
clk => sop_ptr[4].CLK
clk => sop_ptr[5].CLK
clk => sop_ptr[6].CLK
clk => sop_ptr[7].CLK
clk => sop_ptr[8].CLK
clk => sop_ptr[9].CLK
clk => sop_ptr[10].CLK
clk => pkt_count[0].CLK
clk => pkt_count[1].CLK
clk => pkt_count[2].CLK
clk => pkt_count[3].CLK
clk => pkt_count[4].CLK
clk => pkt_count[5].CLK
clk => pkt_count[6].CLK
clk => pkt_count[7].CLK
clk => pkt_count[8].CLK
clk => pkt_count[9].CLK
clk => pkt_count[10].CLK
clk => pkt_count[11].CLK
clk => pkt_count[12].CLK
clk => pkt_count[13].CLK
clk => pkt_count[14].CLK
clk => pkt_count[15].CLK
clk => occ_words[0].CLK
clk => occ_words[1].CLK
clk => occ_words[2].CLK
clk => occ_words[3].CLK
clk => occ_words[4].CLK
clk => occ_words[5].CLK
clk => occ_words[6].CLK
clk => occ_words[7].CLK
clk => occ_words[8].CLK
clk => occ_words[9].CLK
clk => occ_words[10].CLK
clk => occ_words[11].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => rd_ptr[4].CLK
clk => rd_ptr[5].CLK
clk => rd_ptr[6].CLK
clk => rd_ptr[7].CLK
clk => rd_ptr[8].CLK
clk => rd_ptr[9].CLK
clk => rd_ptr[10].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => wr_ptr[4].CLK
clk => wr_ptr[5].CLK
clk => wr_ptr[6].CLK
clk => wr_ptr[7].CLK
clk => wr_ptr[8].CLK
clk => wr_ptr[9].CLK
clk => wr_ptr[10].CLK
rst_n => s_handshake.IN0
rst_n => out_ready_phase.DATAIN
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => in_packet.OUTPUTSELECT
rst_n => dropping.OUTPUTSELECT
rst_n => m_axis_tvalid_i.OUTPUTSELECT
s_axis_tdata[0] => ram_2048x9_cascade:ram_inst.a_din[0]
s_axis_tdata[1] => ram_2048x9_cascade:ram_inst.a_din[1]
s_axis_tdata[2] => ram_2048x9_cascade:ram_inst.a_din[2]
s_axis_tdata[3] => ram_2048x9_cascade:ram_inst.a_din[3]
s_axis_tdata[4] => ram_2048x9_cascade:ram_inst.a_din[4]
s_axis_tdata[5] => ram_2048x9_cascade:ram_inst.a_din[5]
s_axis_tdata[6] => ram_2048x9_cascade:ram_inst.a_din[6]
s_axis_tdata[7] => ram_2048x9_cascade:ram_inst.a_din[7]
s_axis_tvalid => s_handshake.IN1
s_axis_tvalid => a_we.IN1
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => dropping.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => dropping.OUTPUTSELECT
s_axis_tlast => ram_2048x9_cascade:ram_inst.a_din[8]
s_axis_tlast => in_packet.DATAB
m_axis_tdata[0] <= ram_2048x9_cascade:ram_inst.b_dout[0]
m_axis_tdata[1] <= ram_2048x9_cascade:ram_inst.b_dout[1]
m_axis_tdata[2] <= ram_2048x9_cascade:ram_inst.b_dout[2]
m_axis_tdata[3] <= ram_2048x9_cascade:ram_inst.b_dout[3]
m_axis_tdata[4] <= ram_2048x9_cascade:ram_inst.b_dout[4]
m_axis_tdata[5] <= ram_2048x9_cascade:ram_inst.b_dout[5]
m_axis_tdata[6] <= ram_2048x9_cascade:ram_inst.b_dout[6]
m_axis_tdata[7] <= ram_2048x9_cascade:ram_inst.b_dout[7]
m_axis_tvalid <= m_axis_tvalid_i.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tlast <= ram_2048x9_cascade:ram_inst.b_dout[8]
m_axis_tready => process_0.IN1


|ethernet_switch|ringbuffer:c_eth0_rb|ram_2048x9_cascade:ram_inst
clk => ram0~19.CLK
clk => ram0~0.CLK
clk => ram0~1.CLK
clk => ram0~2.CLK
clk => ram0~3.CLK
clk => ram0~4.CLK
clk => ram0~5.CLK
clk => ram0~6.CLK
clk => ram0~7.CLK
clk => ram0~8.CLK
clk => ram0~9.CLK
clk => ram0~10.CLK
clk => ram0~11.CLK
clk => ram0~12.CLK
clk => ram0~13.CLK
clk => ram0~14.CLK
clk => ram0~15.CLK
clk => ram0~16.CLK
clk => ram0~17.CLK
clk => ram0~18.CLK
clk => ram1~0.CLK
clk => ram1~1.CLK
clk => ram1~2.CLK
clk => ram1~3.CLK
clk => ram1~4.CLK
clk => ram1~5.CLK
clk => ram1~6.CLK
clk => ram1~7.CLK
clk => ram1~8.CLK
clk => ram1~9.CLK
clk => ram1~10.CLK
clk => ram1~11.CLK
clk => ram1~12.CLK
clk => ram1~13.CLK
clk => ram1~14.CLK
clk => ram1~15.CLK
clk => ram1~16.CLK
clk => ram1~17.CLK
clk => ram1~18.CLK
clk => ram1~19.CLK
clk => sel_b_r.CLK
clk => dout_reg1[0].CLK
clk => dout_reg1[1].CLK
clk => dout_reg1[2].CLK
clk => dout_reg1[3].CLK
clk => dout_reg1[4].CLK
clk => dout_reg1[5].CLK
clk => dout_reg1[6].CLK
clk => dout_reg1[7].CLK
clk => dout_reg1[8].CLK
clk => dout_reg0[0].CLK
clk => dout_reg0[1].CLK
clk => dout_reg0[2].CLK
clk => dout_reg0[3].CLK
clk => dout_reg0[4].CLK
clk => dout_reg0[5].CLK
clk => dout_reg0[6].CLK
clk => dout_reg0[7].CLK
clk => dout_reg0[8].CLK
clk => ram0.CLK0
clk => ram1.CLK0
a_en => process_0.IN0
a_we => process_0.IN1
a_addr[0] => ram0~9.DATAIN
a_addr[0] => ram1~10.DATAIN
a_addr[0] => ram0.WADDR
a_addr[0] => ram1.WADDR
a_addr[1] => ram0~8.DATAIN
a_addr[1] => ram1~9.DATAIN
a_addr[1] => ram0.WADDR1
a_addr[1] => ram1.WADDR1
a_addr[2] => ram0~7.DATAIN
a_addr[2] => ram1~8.DATAIN
a_addr[2] => ram0.WADDR2
a_addr[2] => ram1.WADDR2
a_addr[3] => ram0~6.DATAIN
a_addr[3] => ram1~7.DATAIN
a_addr[3] => ram0.WADDR3
a_addr[3] => ram1.WADDR3
a_addr[4] => ram0~5.DATAIN
a_addr[4] => ram1~6.DATAIN
a_addr[4] => ram0.WADDR4
a_addr[4] => ram1.WADDR4
a_addr[5] => ram0~4.DATAIN
a_addr[5] => ram1~5.DATAIN
a_addr[5] => ram0.WADDR5
a_addr[5] => ram1.WADDR5
a_addr[6] => ram0~3.DATAIN
a_addr[6] => ram1~4.DATAIN
a_addr[6] => ram0.WADDR6
a_addr[6] => ram1.WADDR6
a_addr[7] => ram0~2.DATAIN
a_addr[7] => ram1~3.DATAIN
a_addr[7] => ram0.WADDR7
a_addr[7] => ram1.WADDR7
a_addr[8] => ram0~1.DATAIN
a_addr[8] => ram1~2.DATAIN
a_addr[8] => ram0.WADDR8
a_addr[8] => ram1.WADDR8
a_addr[9] => ram0~0.DATAIN
a_addr[9] => ram1~1.DATAIN
a_addr[9] => ram0.WADDR9
a_addr[9] => ram1.WADDR9
a_addr[10] => ram1.DATAB
a_addr[10] => ram0.DATAB
a_din[0] => ram0~18.DATAIN
a_din[0] => ram1~19.DATAIN
a_din[0] => ram0.DATAIN
a_din[0] => ram1.DATAIN
a_din[1] => ram0~17.DATAIN
a_din[1] => ram1~18.DATAIN
a_din[1] => ram0.DATAIN1
a_din[1] => ram1.DATAIN1
a_din[2] => ram0~16.DATAIN
a_din[2] => ram1~17.DATAIN
a_din[2] => ram0.DATAIN2
a_din[2] => ram1.DATAIN2
a_din[3] => ram0~15.DATAIN
a_din[3] => ram1~16.DATAIN
a_din[3] => ram0.DATAIN3
a_din[3] => ram1.DATAIN3
a_din[4] => ram0~14.DATAIN
a_din[4] => ram1~15.DATAIN
a_din[4] => ram0.DATAIN4
a_din[4] => ram1.DATAIN4
a_din[5] => ram0~13.DATAIN
a_din[5] => ram1~14.DATAIN
a_din[5] => ram0.DATAIN5
a_din[5] => ram1.DATAIN5
a_din[6] => ram0~12.DATAIN
a_din[6] => ram1~13.DATAIN
a_din[6] => ram0.DATAIN6
a_din[6] => ram1.DATAIN6
a_din[7] => ram0~11.DATAIN
a_din[7] => ram1~12.DATAIN
a_din[7] => ram0.DATAIN7
a_din[7] => ram1.DATAIN7
a_din[8] => ram0~10.DATAIN
a_din[8] => ram1~11.DATAIN
a_din[8] => ram0.DATAIN8
a_din[8] => ram1.DATAIN8
b_en => dout_reg1[0].ENA
b_en => dout_reg1[1].ENA
b_en => dout_reg1[2].ENA
b_en => dout_reg1[3].ENA
b_en => dout_reg1[4].ENA
b_en => dout_reg1[5].ENA
b_en => dout_reg1[6].ENA
b_en => dout_reg1[7].ENA
b_en => dout_reg1[8].ENA
b_en => dout_reg0[0].ENA
b_en => dout_reg0[1].ENA
b_en => dout_reg0[2].ENA
b_en => dout_reg0[3].ENA
b_en => dout_reg0[4].ENA
b_en => dout_reg0[5].ENA
b_en => dout_reg0[6].ENA
b_en => dout_reg0[7].ENA
b_en => dout_reg0[8].ENA
b_addr[0] => ram0.RADDR
b_addr[0] => ram1.RADDR
b_addr[1] => ram0.RADDR1
b_addr[1] => ram1.RADDR1
b_addr[2] => ram0.RADDR2
b_addr[2] => ram1.RADDR2
b_addr[3] => ram0.RADDR3
b_addr[3] => ram1.RADDR3
b_addr[4] => ram0.RADDR4
b_addr[4] => ram1.RADDR4
b_addr[5] => ram0.RADDR5
b_addr[5] => ram1.RADDR5
b_addr[6] => ram0.RADDR6
b_addr[6] => ram1.RADDR6
b_addr[7] => ram0.RADDR7
b_addr[7] => ram1.RADDR7
b_addr[8] => ram0.RADDR8
b_addr[8] => ram1.RADDR8
b_addr[9] => ram0.RADDR9
b_addr[9] => ram1.RADDR9
b_addr[10] => sel_b_r.DATAIN
b_dout[0] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[8] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|ringbuffer:c_eth1_rb
clk => ram_2048x9_cascade:ram_inst.clk
clk => out_ready_phase.CLK
clk => m_axis_tvalid_i.CLK
clk => dropping.CLK
clk => in_packet.CLK
clk => sop_occ[0].CLK
clk => sop_occ[1].CLK
clk => sop_occ[2].CLK
clk => sop_occ[3].CLK
clk => sop_occ[4].CLK
clk => sop_occ[5].CLK
clk => sop_occ[6].CLK
clk => sop_occ[7].CLK
clk => sop_occ[8].CLK
clk => sop_occ[9].CLK
clk => sop_occ[10].CLK
clk => sop_occ[11].CLK
clk => sop_ptr[0].CLK
clk => sop_ptr[1].CLK
clk => sop_ptr[2].CLK
clk => sop_ptr[3].CLK
clk => sop_ptr[4].CLK
clk => sop_ptr[5].CLK
clk => sop_ptr[6].CLK
clk => sop_ptr[7].CLK
clk => sop_ptr[8].CLK
clk => sop_ptr[9].CLK
clk => sop_ptr[10].CLK
clk => pkt_count[0].CLK
clk => pkt_count[1].CLK
clk => pkt_count[2].CLK
clk => pkt_count[3].CLK
clk => pkt_count[4].CLK
clk => pkt_count[5].CLK
clk => pkt_count[6].CLK
clk => pkt_count[7].CLK
clk => pkt_count[8].CLK
clk => pkt_count[9].CLK
clk => pkt_count[10].CLK
clk => pkt_count[11].CLK
clk => pkt_count[12].CLK
clk => pkt_count[13].CLK
clk => pkt_count[14].CLK
clk => pkt_count[15].CLK
clk => occ_words[0].CLK
clk => occ_words[1].CLK
clk => occ_words[2].CLK
clk => occ_words[3].CLK
clk => occ_words[4].CLK
clk => occ_words[5].CLK
clk => occ_words[6].CLK
clk => occ_words[7].CLK
clk => occ_words[8].CLK
clk => occ_words[9].CLK
clk => occ_words[10].CLK
clk => occ_words[11].CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => rd_ptr[4].CLK
clk => rd_ptr[5].CLK
clk => rd_ptr[6].CLK
clk => rd_ptr[7].CLK
clk => rd_ptr[8].CLK
clk => rd_ptr[9].CLK
clk => rd_ptr[10].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => wr_ptr[4].CLK
clk => wr_ptr[5].CLK
clk => wr_ptr[6].CLK
clk => wr_ptr[7].CLK
clk => wr_ptr[8].CLK
clk => wr_ptr[9].CLK
clk => wr_ptr[10].CLK
rst_n => s_handshake.IN0
rst_n => out_ready_phase.DATAIN
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => wr_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => rd_ptr.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => occ_words.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => pkt_count.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_ptr.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => sop_occ.OUTPUTSELECT
rst_n => in_packet.OUTPUTSELECT
rst_n => dropping.OUTPUTSELECT
rst_n => m_axis_tvalid_i.OUTPUTSELECT
s_axis_tdata[0] => ram_2048x9_cascade:ram_inst.a_din[0]
s_axis_tdata[1] => ram_2048x9_cascade:ram_inst.a_din[1]
s_axis_tdata[2] => ram_2048x9_cascade:ram_inst.a_din[2]
s_axis_tdata[3] => ram_2048x9_cascade:ram_inst.a_din[3]
s_axis_tdata[4] => ram_2048x9_cascade:ram_inst.a_din[4]
s_axis_tdata[5] => ram_2048x9_cascade:ram_inst.a_din[5]
s_axis_tdata[6] => ram_2048x9_cascade:ram_inst.a_din[6]
s_axis_tdata[7] => ram_2048x9_cascade:ram_inst.a_din[7]
s_axis_tvalid => s_handshake.IN1
s_axis_tvalid => a_we.IN1
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => pkt_count.OUTPUTSELECT
s_axis_tlast => dropping.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => wr_ptr.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => occ_words.OUTPUTSELECT
s_axis_tlast => dropping.OUTPUTSELECT
s_axis_tlast => ram_2048x9_cascade:ram_inst.a_din[8]
s_axis_tlast => in_packet.DATAB
m_axis_tdata[0] <= ram_2048x9_cascade:ram_inst.b_dout[0]
m_axis_tdata[1] <= ram_2048x9_cascade:ram_inst.b_dout[1]
m_axis_tdata[2] <= ram_2048x9_cascade:ram_inst.b_dout[2]
m_axis_tdata[3] <= ram_2048x9_cascade:ram_inst.b_dout[3]
m_axis_tdata[4] <= ram_2048x9_cascade:ram_inst.b_dout[4]
m_axis_tdata[5] <= ram_2048x9_cascade:ram_inst.b_dout[5]
m_axis_tdata[6] <= ram_2048x9_cascade:ram_inst.b_dout[6]
m_axis_tdata[7] <= ram_2048x9_cascade:ram_inst.b_dout[7]
m_axis_tvalid <= m_axis_tvalid_i.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tlast <= ram_2048x9_cascade:ram_inst.b_dout[8]
m_axis_tready => process_0.IN1


|ethernet_switch|ringbuffer:c_eth1_rb|ram_2048x9_cascade:ram_inst
clk => ram0~19.CLK
clk => ram0~0.CLK
clk => ram0~1.CLK
clk => ram0~2.CLK
clk => ram0~3.CLK
clk => ram0~4.CLK
clk => ram0~5.CLK
clk => ram0~6.CLK
clk => ram0~7.CLK
clk => ram0~8.CLK
clk => ram0~9.CLK
clk => ram0~10.CLK
clk => ram0~11.CLK
clk => ram0~12.CLK
clk => ram0~13.CLK
clk => ram0~14.CLK
clk => ram0~15.CLK
clk => ram0~16.CLK
clk => ram0~17.CLK
clk => ram0~18.CLK
clk => ram1~0.CLK
clk => ram1~1.CLK
clk => ram1~2.CLK
clk => ram1~3.CLK
clk => ram1~4.CLK
clk => ram1~5.CLK
clk => ram1~6.CLK
clk => ram1~7.CLK
clk => ram1~8.CLK
clk => ram1~9.CLK
clk => ram1~10.CLK
clk => ram1~11.CLK
clk => ram1~12.CLK
clk => ram1~13.CLK
clk => ram1~14.CLK
clk => ram1~15.CLK
clk => ram1~16.CLK
clk => ram1~17.CLK
clk => ram1~18.CLK
clk => ram1~19.CLK
clk => sel_b_r.CLK
clk => dout_reg1[0].CLK
clk => dout_reg1[1].CLK
clk => dout_reg1[2].CLK
clk => dout_reg1[3].CLK
clk => dout_reg1[4].CLK
clk => dout_reg1[5].CLK
clk => dout_reg1[6].CLK
clk => dout_reg1[7].CLK
clk => dout_reg1[8].CLK
clk => dout_reg0[0].CLK
clk => dout_reg0[1].CLK
clk => dout_reg0[2].CLK
clk => dout_reg0[3].CLK
clk => dout_reg0[4].CLK
clk => dout_reg0[5].CLK
clk => dout_reg0[6].CLK
clk => dout_reg0[7].CLK
clk => dout_reg0[8].CLK
clk => ram0.CLK0
clk => ram1.CLK0
a_en => process_0.IN0
a_we => process_0.IN1
a_addr[0] => ram0~9.DATAIN
a_addr[0] => ram1~10.DATAIN
a_addr[0] => ram0.WADDR
a_addr[0] => ram1.WADDR
a_addr[1] => ram0~8.DATAIN
a_addr[1] => ram1~9.DATAIN
a_addr[1] => ram0.WADDR1
a_addr[1] => ram1.WADDR1
a_addr[2] => ram0~7.DATAIN
a_addr[2] => ram1~8.DATAIN
a_addr[2] => ram0.WADDR2
a_addr[2] => ram1.WADDR2
a_addr[3] => ram0~6.DATAIN
a_addr[3] => ram1~7.DATAIN
a_addr[3] => ram0.WADDR3
a_addr[3] => ram1.WADDR3
a_addr[4] => ram0~5.DATAIN
a_addr[4] => ram1~6.DATAIN
a_addr[4] => ram0.WADDR4
a_addr[4] => ram1.WADDR4
a_addr[5] => ram0~4.DATAIN
a_addr[5] => ram1~5.DATAIN
a_addr[5] => ram0.WADDR5
a_addr[5] => ram1.WADDR5
a_addr[6] => ram0~3.DATAIN
a_addr[6] => ram1~4.DATAIN
a_addr[6] => ram0.WADDR6
a_addr[6] => ram1.WADDR6
a_addr[7] => ram0~2.DATAIN
a_addr[7] => ram1~3.DATAIN
a_addr[7] => ram0.WADDR7
a_addr[7] => ram1.WADDR7
a_addr[8] => ram0~1.DATAIN
a_addr[8] => ram1~2.DATAIN
a_addr[8] => ram0.WADDR8
a_addr[8] => ram1.WADDR8
a_addr[9] => ram0~0.DATAIN
a_addr[9] => ram1~1.DATAIN
a_addr[9] => ram0.WADDR9
a_addr[9] => ram1.WADDR9
a_addr[10] => ram1.DATAB
a_addr[10] => ram0.DATAB
a_din[0] => ram0~18.DATAIN
a_din[0] => ram1~19.DATAIN
a_din[0] => ram0.DATAIN
a_din[0] => ram1.DATAIN
a_din[1] => ram0~17.DATAIN
a_din[1] => ram1~18.DATAIN
a_din[1] => ram0.DATAIN1
a_din[1] => ram1.DATAIN1
a_din[2] => ram0~16.DATAIN
a_din[2] => ram1~17.DATAIN
a_din[2] => ram0.DATAIN2
a_din[2] => ram1.DATAIN2
a_din[3] => ram0~15.DATAIN
a_din[3] => ram1~16.DATAIN
a_din[3] => ram0.DATAIN3
a_din[3] => ram1.DATAIN3
a_din[4] => ram0~14.DATAIN
a_din[4] => ram1~15.DATAIN
a_din[4] => ram0.DATAIN4
a_din[4] => ram1.DATAIN4
a_din[5] => ram0~13.DATAIN
a_din[5] => ram1~14.DATAIN
a_din[5] => ram0.DATAIN5
a_din[5] => ram1.DATAIN5
a_din[6] => ram0~12.DATAIN
a_din[6] => ram1~13.DATAIN
a_din[6] => ram0.DATAIN6
a_din[6] => ram1.DATAIN6
a_din[7] => ram0~11.DATAIN
a_din[7] => ram1~12.DATAIN
a_din[7] => ram0.DATAIN7
a_din[7] => ram1.DATAIN7
a_din[8] => ram0~10.DATAIN
a_din[8] => ram1~11.DATAIN
a_din[8] => ram0.DATAIN8
a_din[8] => ram1.DATAIN8
b_en => dout_reg1[0].ENA
b_en => dout_reg1[1].ENA
b_en => dout_reg1[2].ENA
b_en => dout_reg1[3].ENA
b_en => dout_reg1[4].ENA
b_en => dout_reg1[5].ENA
b_en => dout_reg1[6].ENA
b_en => dout_reg1[7].ENA
b_en => dout_reg1[8].ENA
b_en => dout_reg0[0].ENA
b_en => dout_reg0[1].ENA
b_en => dout_reg0[2].ENA
b_en => dout_reg0[3].ENA
b_en => dout_reg0[4].ENA
b_en => dout_reg0[5].ENA
b_en => dout_reg0[6].ENA
b_en => dout_reg0[7].ENA
b_en => dout_reg0[8].ENA
b_addr[0] => ram0.RADDR
b_addr[0] => ram1.RADDR
b_addr[1] => ram0.RADDR1
b_addr[1] => ram1.RADDR1
b_addr[2] => ram0.RADDR2
b_addr[2] => ram1.RADDR2
b_addr[3] => ram0.RADDR3
b_addr[3] => ram1.RADDR3
b_addr[4] => ram0.RADDR4
b_addr[4] => ram1.RADDR4
b_addr[5] => ram0.RADDR5
b_addr[5] => ram1.RADDR5
b_addr[6] => ram0.RADDR6
b_addr[6] => ram1.RADDR6
b_addr[7] => ram0.RADDR7
b_addr[7] => ram1.RADDR7
b_addr[8] => ram0.RADDR8
b_addr[8] => ram1.RADDR8
b_addr[9] => ram0.RADDR9
b_addr[9] => ram1.RADDR9
b_addr[10] => sel_b_r.DATAIN
b_dout[0] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE
b_dout[8] <= b_dout.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_switch|axi4s_interconnect:c_interconnect
clk => PE_TX_tlast_reg.CLK
clk => PE_TX_tvalid_reg.CLK
clk => PE_TX_tdata_reg[0].CLK
clk => PE_TX_tdata_reg[1].CLK
clk => PE_TX_tdata_reg[2].CLK
clk => PE_TX_tdata_reg[3].CLK
clk => PE_TX_tdata_reg[4].CLK
clk => PE_TX_tdata_reg[5].CLK
clk => PE_TX_tdata_reg[6].CLK
clk => PE_TX_tdata_reg[7].CLK
clk => PD_TX_tlast_reg.CLK
clk => PD_TX_tvalid_reg.CLK
clk => PD_TX_tdata_reg[0].CLK
clk => PD_TX_tdata_reg[1].CLK
clk => PD_TX_tdata_reg[2].CLK
clk => PD_TX_tdata_reg[3].CLK
clk => PD_TX_tdata_reg[4].CLK
clk => PD_TX_tdata_reg[5].CLK
clk => PD_TX_tdata_reg[6].CLK
clk => PD_TX_tdata_reg[7].CLK
clk => PC_TX_tlast_reg.CLK
clk => PC_TX_tvalid_reg.CLK
clk => PC_TX_tdata_reg[0].CLK
clk => PC_TX_tdata_reg[1].CLK
clk => PC_TX_tdata_reg[2].CLK
clk => PC_TX_tdata_reg[3].CLK
clk => PC_TX_tdata_reg[4].CLK
clk => PC_TX_tdata_reg[5].CLK
clk => PC_TX_tdata_reg[6].CLK
clk => PC_TX_tdata_reg[7].CLK
clk => PB_TX_tlast_reg.CLK
clk => PB_TX_tvalid_reg.CLK
clk => PB_TX_tdata_reg[0].CLK
clk => PB_TX_tdata_reg[1].CLK
clk => PB_TX_tdata_reg[2].CLK
clk => PB_TX_tdata_reg[3].CLK
clk => PB_TX_tdata_reg[4].CLK
clk => PB_TX_tdata_reg[5].CLK
clk => PB_TX_tdata_reg[6].CLK
clk => PB_TX_tdata_reg[7].CLK
clk => PA_TX_tlast_reg.CLK
clk => PA_TX_tvalid_reg.CLK
clk => PA_TX_tdata_reg[0].CLK
clk => PA_TX_tdata_reg[1].CLK
clk => PA_TX_tdata_reg[2].CLK
clk => PA_TX_tdata_reg[3].CLK
clk => PA_TX_tdata_reg[4].CLK
clk => PA_TX_tdata_reg[5].CLK
clk => PA_TX_tdata_reg[6].CLK
clk => PA_TX_tdata_reg[7].CLK
clk => last_port~7.DATAIN
clk => active_port~7.DATAIN
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tdata_reg.OUTPUTSELECT
resetn => PA_TX_tvalid_reg.OUTPUTSELECT
resetn => PA_TX_tlast_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tdata_reg.OUTPUTSELECT
resetn => PB_TX_tvalid_reg.OUTPUTSELECT
resetn => PB_TX_tlast_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tdata_reg.OUTPUTSELECT
resetn => PC_TX_tvalid_reg.OUTPUTSELECT
resetn => PC_TX_tlast_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tdata_reg.OUTPUTSELECT
resetn => PD_TX_tvalid_reg.OUTPUTSELECT
resetn => PD_TX_tlast_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tdata_reg.OUTPUTSELECT
resetn => PE_TX_tvalid_reg.OUTPUTSELECT
resetn => PE_TX_tlast_reg.OUTPUTSELECT
resetn => active_port.OUTPUTSELECT
resetn => active_port.OUTPUTSELECT
resetn => active_port.OUTPUTSELECT
resetn => active_port.OUTPUTSELECT
resetn => active_port.OUTPUTSELECT
resetn => active_port.OUTPUTSELECT
resetn => last_port.OUTPUTSELECT
resetn => last_port.OUTPUTSELECT
resetn => last_port.OUTPUTSELECT
resetn => last_port.OUTPUTSELECT
resetn => last_port.OUTPUTSELECT
resetn => last_port.OUTPUTSELECT
PA_RX_tdata[0] => Selector35.IN2
PA_RX_tdata[0] => Selector45.IN2
PA_RX_tdata[0] => Selector55.IN2
PA_RX_tdata[0] => Selector65.IN2
PA_RX_tdata[1] => Selector34.IN2
PA_RX_tdata[1] => Selector44.IN2
PA_RX_tdata[1] => Selector54.IN2
PA_RX_tdata[1] => Selector64.IN2
PA_RX_tdata[2] => Selector33.IN2
PA_RX_tdata[2] => Selector43.IN2
PA_RX_tdata[2] => Selector53.IN2
PA_RX_tdata[2] => Selector63.IN2
PA_RX_tdata[3] => Selector32.IN2
PA_RX_tdata[3] => Selector42.IN2
PA_RX_tdata[3] => Selector52.IN2
PA_RX_tdata[3] => Selector62.IN2
PA_RX_tdata[4] => Selector31.IN2
PA_RX_tdata[4] => Selector41.IN2
PA_RX_tdata[4] => Selector51.IN2
PA_RX_tdata[4] => Selector61.IN2
PA_RX_tdata[5] => Selector30.IN2
PA_RX_tdata[5] => Selector40.IN2
PA_RX_tdata[5] => Selector50.IN2
PA_RX_tdata[5] => Selector60.IN2
PA_RX_tdata[6] => Selector29.IN2
PA_RX_tdata[6] => Selector39.IN2
PA_RX_tdata[6] => Selector49.IN2
PA_RX_tdata[6] => Selector59.IN2
PA_RX_tdata[7] => Selector28.IN2
PA_RX_tdata[7] => Selector38.IN2
PA_RX_tdata[7] => Selector48.IN2
PA_RX_tdata[7] => Selector58.IN2
PA_RX_tvalid => p_contention_controller.IN0
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => active_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => last_port.OUTPUTSELECT
PA_RX_tvalid => Selector36.IN2
PA_RX_tvalid => Selector46.IN2
PA_RX_tvalid => Selector56.IN2
PA_RX_tvalid => Selector66.IN2
PA_RX_tvalid => p_contention_controller.IN1
PA_RX_tlast => p_contention_controller.IN1
PA_RX_tlast => Selector37.IN2
PA_RX_tlast => Selector47.IN2
PA_RX_tlast => Selector57.IN2
PA_RX_tlast => Selector67.IN2
PA_RX_tready <= PA_RX_tready.DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[0] <= PA_TX_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[1] <= PA_TX_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[2] <= PA_TX_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[3] <= PA_TX_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[4] <= PA_TX_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[5] <= PA_TX_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[6] <= PA_TX_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tdata[7] <= PA_TX_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tvalid <= PA_TX_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
PA_TX_tlast <= PA_TX_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
PB_RX_tdata[0] => Selector25.IN2
PB_RX_tdata[0] => Selector45.IN3
PB_RX_tdata[0] => Selector55.IN3
PB_RX_tdata[0] => Selector65.IN3
PB_RX_tdata[1] => Selector24.IN2
PB_RX_tdata[1] => Selector44.IN3
PB_RX_tdata[1] => Selector54.IN3
PB_RX_tdata[1] => Selector64.IN3
PB_RX_tdata[2] => Selector23.IN2
PB_RX_tdata[2] => Selector43.IN3
PB_RX_tdata[2] => Selector53.IN3
PB_RX_tdata[2] => Selector63.IN3
PB_RX_tdata[3] => Selector22.IN2
PB_RX_tdata[3] => Selector42.IN3
PB_RX_tdata[3] => Selector52.IN3
PB_RX_tdata[3] => Selector62.IN3
PB_RX_tdata[4] => Selector21.IN2
PB_RX_tdata[4] => Selector41.IN3
PB_RX_tdata[4] => Selector51.IN3
PB_RX_tdata[4] => Selector61.IN3
PB_RX_tdata[5] => Selector20.IN2
PB_RX_tdata[5] => Selector40.IN3
PB_RX_tdata[5] => Selector50.IN3
PB_RX_tdata[5] => Selector60.IN3
PB_RX_tdata[6] => Selector19.IN2
PB_RX_tdata[6] => Selector39.IN3
PB_RX_tdata[6] => Selector49.IN3
PB_RX_tdata[6] => Selector59.IN3
PB_RX_tdata[7] => Selector18.IN2
PB_RX_tdata[7] => Selector38.IN3
PB_RX_tdata[7] => Selector48.IN3
PB_RX_tdata[7] => Selector58.IN3
PB_RX_tvalid => p_contention_controller.IN0
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => active_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => last_port.OUTPUTSELECT
PB_RX_tvalid => Selector26.IN2
PB_RX_tvalid => Selector46.IN3
PB_RX_tvalid => Selector56.IN3
PB_RX_tvalid => Selector66.IN3
PB_RX_tvalid => p_contention_controller.IN1
PB_RX_tlast => p_contention_controller.IN1
PB_RX_tlast => Selector27.IN2
PB_RX_tlast => Selector47.IN3
PB_RX_tlast => Selector57.IN3
PB_RX_tlast => Selector67.IN3
PB_RX_tready <= PB_RX_tready.DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[0] <= PB_TX_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[1] <= PB_TX_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[2] <= PB_TX_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[3] <= PB_TX_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[4] <= PB_TX_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[5] <= PB_TX_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[6] <= PB_TX_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tdata[7] <= PB_TX_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tvalid <= PB_TX_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
PB_TX_tlast <= PB_TX_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
PC_RX_tdata[0] => Selector25.IN3
PC_RX_tdata[0] => Selector35.IN3
PC_RX_tdata[0] => Selector55.IN4
PC_RX_tdata[0] => Selector65.IN4
PC_RX_tdata[1] => Selector24.IN3
PC_RX_tdata[1] => Selector34.IN3
PC_RX_tdata[1] => Selector54.IN4
PC_RX_tdata[1] => Selector64.IN4
PC_RX_tdata[2] => Selector23.IN3
PC_RX_tdata[2] => Selector33.IN3
PC_RX_tdata[2] => Selector53.IN4
PC_RX_tdata[2] => Selector63.IN4
PC_RX_tdata[3] => Selector22.IN3
PC_RX_tdata[3] => Selector32.IN3
PC_RX_tdata[3] => Selector52.IN4
PC_RX_tdata[3] => Selector62.IN4
PC_RX_tdata[4] => Selector21.IN3
PC_RX_tdata[4] => Selector31.IN3
PC_RX_tdata[4] => Selector51.IN4
PC_RX_tdata[4] => Selector61.IN4
PC_RX_tdata[5] => Selector20.IN3
PC_RX_tdata[5] => Selector30.IN3
PC_RX_tdata[5] => Selector50.IN4
PC_RX_tdata[5] => Selector60.IN4
PC_RX_tdata[6] => Selector19.IN3
PC_RX_tdata[6] => Selector29.IN3
PC_RX_tdata[6] => Selector49.IN4
PC_RX_tdata[6] => Selector59.IN4
PC_RX_tdata[7] => Selector18.IN3
PC_RX_tdata[7] => Selector28.IN3
PC_RX_tdata[7] => Selector48.IN4
PC_RX_tdata[7] => Selector58.IN4
PC_RX_tvalid => p_contention_controller.IN0
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => active_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => last_port.OUTPUTSELECT
PC_RX_tvalid => Selector26.IN3
PC_RX_tvalid => Selector36.IN3
PC_RX_tvalid => Selector56.IN4
PC_RX_tvalid => Selector66.IN4
PC_RX_tvalid => p_contention_controller.IN1
PC_RX_tlast => p_contention_controller.IN1
PC_RX_tlast => Selector27.IN3
PC_RX_tlast => Selector37.IN3
PC_RX_tlast => Selector57.IN4
PC_RX_tlast => Selector67.IN4
PC_RX_tready <= PC_RX_tready.DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[0] <= PC_TX_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[1] <= PC_TX_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[2] <= PC_TX_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[3] <= PC_TX_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[4] <= PC_TX_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[5] <= PC_TX_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[6] <= PC_TX_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tdata[7] <= PC_TX_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tvalid <= PC_TX_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
PC_TX_tlast <= PC_TX_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
PD_RX_tdata[0] => Selector25.IN4
PD_RX_tdata[0] => Selector35.IN4
PD_RX_tdata[0] => Selector45.IN4
PD_RX_tdata[0] => Selector65.IN5
PD_RX_tdata[1] => Selector24.IN4
PD_RX_tdata[1] => Selector34.IN4
PD_RX_tdata[1] => Selector44.IN4
PD_RX_tdata[1] => Selector64.IN5
PD_RX_tdata[2] => Selector23.IN4
PD_RX_tdata[2] => Selector33.IN4
PD_RX_tdata[2] => Selector43.IN4
PD_RX_tdata[2] => Selector63.IN5
PD_RX_tdata[3] => Selector22.IN4
PD_RX_tdata[3] => Selector32.IN4
PD_RX_tdata[3] => Selector42.IN4
PD_RX_tdata[3] => Selector62.IN5
PD_RX_tdata[4] => Selector21.IN4
PD_RX_tdata[4] => Selector31.IN4
PD_RX_tdata[4] => Selector41.IN4
PD_RX_tdata[4] => Selector61.IN5
PD_RX_tdata[5] => Selector20.IN4
PD_RX_tdata[5] => Selector30.IN4
PD_RX_tdata[5] => Selector40.IN4
PD_RX_tdata[5] => Selector60.IN5
PD_RX_tdata[6] => Selector19.IN4
PD_RX_tdata[6] => Selector29.IN4
PD_RX_tdata[6] => Selector39.IN4
PD_RX_tdata[6] => Selector59.IN5
PD_RX_tdata[7] => Selector18.IN4
PD_RX_tdata[7] => Selector28.IN4
PD_RX_tdata[7] => Selector38.IN4
PD_RX_tdata[7] => Selector58.IN5
PD_RX_tvalid => p_contention_controller.IN0
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => active_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => last_port.OUTPUTSELECT
PD_RX_tvalid => Selector26.IN4
PD_RX_tvalid => Selector36.IN4
PD_RX_tvalid => Selector46.IN4
PD_RX_tvalid => Selector66.IN5
PD_RX_tvalid => p_contention_controller.IN1
PD_RX_tlast => p_contention_controller.IN1
PD_RX_tlast => Selector27.IN4
PD_RX_tlast => Selector37.IN4
PD_RX_tlast => Selector47.IN4
PD_RX_tlast => Selector67.IN5
PD_RX_tready <= PD_RX_tready.DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[0] <= PD_TX_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[1] <= PD_TX_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[2] <= PD_TX_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[3] <= PD_TX_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[4] <= PD_TX_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[5] <= PD_TX_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[6] <= PD_TX_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tdata[7] <= PD_TX_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tvalid <= PD_TX_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
PD_TX_tlast <= PD_TX_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
PE_RX_tdata[0] => Selector25.IN5
PE_RX_tdata[0] => Selector35.IN5
PE_RX_tdata[0] => Selector45.IN5
PE_RX_tdata[0] => Selector55.IN5
PE_RX_tdata[1] => Selector24.IN5
PE_RX_tdata[1] => Selector34.IN5
PE_RX_tdata[1] => Selector44.IN5
PE_RX_tdata[1] => Selector54.IN5
PE_RX_tdata[2] => Selector23.IN5
PE_RX_tdata[2] => Selector33.IN5
PE_RX_tdata[2] => Selector43.IN5
PE_RX_tdata[2] => Selector53.IN5
PE_RX_tdata[3] => Selector22.IN5
PE_RX_tdata[3] => Selector32.IN5
PE_RX_tdata[3] => Selector42.IN5
PE_RX_tdata[3] => Selector52.IN5
PE_RX_tdata[4] => Selector21.IN5
PE_RX_tdata[4] => Selector31.IN5
PE_RX_tdata[4] => Selector41.IN5
PE_RX_tdata[4] => Selector51.IN5
PE_RX_tdata[5] => Selector20.IN5
PE_RX_tdata[5] => Selector30.IN5
PE_RX_tdata[5] => Selector40.IN5
PE_RX_tdata[5] => Selector50.IN5
PE_RX_tdata[6] => Selector19.IN5
PE_RX_tdata[6] => Selector29.IN5
PE_RX_tdata[6] => Selector39.IN5
PE_RX_tdata[6] => Selector49.IN5
PE_RX_tdata[7] => Selector18.IN5
PE_RX_tdata[7] => Selector28.IN5
PE_RX_tdata[7] => Selector38.IN5
PE_RX_tdata[7] => Selector48.IN5
PE_RX_tvalid => p_contention_controller.IN0
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => active_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => last_port.OUTPUTSELECT
PE_RX_tvalid => Selector26.IN5
PE_RX_tvalid => Selector36.IN5
PE_RX_tvalid => Selector46.IN5
PE_RX_tvalid => Selector56.IN5
PE_RX_tvalid => p_contention_controller.IN1
PE_RX_tlast => p_contention_controller.IN1
PE_RX_tlast => Selector27.IN5
PE_RX_tlast => Selector37.IN5
PE_RX_tlast => Selector47.IN5
PE_RX_tlast => Selector57.IN5
PE_RX_tready <= PE_RX_tready.DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[0] <= PE_TX_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[1] <= PE_TX_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[2] <= PE_TX_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[3] <= PE_TX_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[4] <= PE_TX_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[5] <= PE_TX_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[6] <= PE_TX_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tdata[7] <= PE_TX_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tvalid <= PE_TX_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
PE_TX_tlast <= PE_TX_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE


