<stg><name>get_acceptanceCorners</name>


<trans_list>

<trans id="208" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %a_corner_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="a_corner_list_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %b_corner_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_corner_list_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %c_corner_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_corner_list_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %d_corner_list_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="d_corner_list_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %latest_patch_index_constprop_load = load i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="latest_patch_index_constprop_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %zext_ln174 = zext i2 %latest_patch_index_constprop_load

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %latest_patch_index_constprop_load, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %add_ln174 = add i4 %tmp, i4 %zext_ln174

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %zext_ln174_1 = zext i4 %add_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %shadow_bottomL_jR_addr = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %add_ln174_1 = add i4 %add_ln174, i4 1

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %zext_ln174_2 = zext i4 %add_ln174_1

]]></Node>
<StgValue><ssdm name="zext_ln174_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %shadow_bottomL_jR_addr_1 = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:20 %shadow_bottomR_jR_addr = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:21 %shadow_bottomR_jR_addr_1 = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:24 %shadow_bottomL_jL_addr = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:25 %shadow_bottomL_jL_addr_1 = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:28 %shadow_bottomR_jL_addr = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:29 %shadow_bottomR_jL_addr_1 = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_2

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:32 %z1_min_addr = getelementptr i26 %z1_min, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="z1_min_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:33 %z1_max_addr = getelementptr i26 %z1_max, i64 0, i64 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="z1_max_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:35 %shadow_bottomL_jR_load = load i4 %shadow_bottomL_jR_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:38 %shadow_bottomR_jR_load = load i4 %shadow_bottomR_jR_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:41 %shadow_bottomL_jL_load = load i4 %shadow_bottomL_jL_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:44 %shadow_bottomR_jL_load = load i4 %shadow_bottomR_jL_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:47 %shadow_bottomL_jR_load_1 = load i4 %shadow_bottomL_jR_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:50 %shadow_bottomR_jR_load_1 = load i4 %shadow_bottomR_jR_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:53 %shadow_bottomL_jL_load_1 = load i4 %shadow_bottomL_jL_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:56 %shadow_bottomR_jL_load_1 = load i4 %shadow_bottomR_jL_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %add_ln174_2 = add i4 %add_ln174, i4 2

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %zext_ln174_3 = zext i4 %add_ln174_2

]]></Node>
<StgValue><ssdm name="zext_ln174_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:16 %shadow_bottomL_jR_addr_2 = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:17 %add_ln174_3 = add i4 %add_ln174, i4 3

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:18 %zext_ln174_4 = zext i4 %add_ln174_3

]]></Node>
<StgValue><ssdm name="zext_ln174_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:19 %shadow_bottomL_jR_addr_3 = getelementptr i32 %shadow_bottomL_jR, i64 0, i64 %zext_ln174_4

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:22 %shadow_bottomR_jR_addr_2 = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:23 %shadow_bottomR_jR_addr_3 = getelementptr i32 %shadow_bottomR_jR, i64 0, i64 %zext_ln174_4

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_addr_3"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:26 %shadow_bottomL_jL_addr_2 = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:27 %shadow_bottomL_jL_addr_3 = getelementptr i32 %shadow_bottomL_jL, i64 0, i64 %zext_ln174_4

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:30 %shadow_bottomR_jL_addr_2 = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_3

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:31 %shadow_bottomR_jL_addr_3 = getelementptr i32 %shadow_bottomR_jL, i64 0, i64 %zext_ln174_4

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:34 %a_corner_list_V_addr = getelementptr i32 %a_corner_list_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_corner_list_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:35 %shadow_bottomL_jR_load = load i4 %shadow_bottomL_jR_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:36 %store_ln174 = store i32 %shadow_bottomL_jR_load, i2 %a_corner_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:37 %b_corner_list_V_addr = getelementptr i32 %b_corner_list_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_corner_list_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:38 %shadow_bottomR_jR_load = load i4 %shadow_bottomR_jR_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:39 %store_ln175 = store i32 %shadow_bottomR_jR_load, i2 %b_corner_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:40 %c_corner_list_V_addr = getelementptr i32 %c_corner_list_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="c_corner_list_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:41 %shadow_bottomL_jL_load = load i4 %shadow_bottomL_jL_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:42 %store_ln176 = store i32 %shadow_bottomL_jL_load, i2 %c_corner_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:43 %d_corner_list_V_addr = getelementptr i32 %d_corner_list_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="d_corner_list_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:44 %shadow_bottomR_jL_load = load i4 %shadow_bottomR_jL_addr

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:45 %store_ln177 = store i32 %shadow_bottomR_jL_load, i2 %d_corner_list_V_addr

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:46 %a_corner_list_V_addr_1 = getelementptr i32 %a_corner_list_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_corner_list_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:47 %shadow_bottomL_jR_load_1 = load i4 %shadow_bottomL_jR_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:48 %store_ln174 = store i32 %shadow_bottomL_jR_load_1, i2 %a_corner_list_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:49 %b_corner_list_V_addr_1 = getelementptr i32 %b_corner_list_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_corner_list_V_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:50 %shadow_bottomR_jR_load_1 = load i4 %shadow_bottomR_jR_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:51 %store_ln175 = store i32 %shadow_bottomR_jR_load_1, i2 %b_corner_list_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:52 %c_corner_list_V_addr_1 = getelementptr i32 %c_corner_list_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="c_corner_list_V_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:53 %shadow_bottomL_jL_load_1 = load i4 %shadow_bottomL_jL_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:54 %store_ln176 = store i32 %shadow_bottomL_jL_load_1, i2 %c_corner_list_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:55 %d_corner_list_V_addr_1 = getelementptr i32 %d_corner_list_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="d_corner_list_V_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:56 %shadow_bottomR_jL_load_1 = load i4 %shadow_bottomR_jL_addr_1

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:57 %store_ln177 = store i32 %shadow_bottomR_jL_load_1, i2 %d_corner_list_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:59 %shadow_bottomL_jR_load_2 = load i4 %shadow_bottomL_jR_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:62 %shadow_bottomR_jR_load_2 = load i4 %shadow_bottomR_jR_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:65 %shadow_bottomL_jL_load_2 = load i4 %shadow_bottomL_jL_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:68 %shadow_bottomR_jL_load_2 = load i4 %shadow_bottomR_jL_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:71 %shadow_bottomL_jR_load_3 = load i4 %shadow_bottomL_jR_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:74 %shadow_bottomR_jR_load_3 = load i4 %shadow_bottomR_jR_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:77 %shadow_bottomL_jL_load_3 = load i4 %shadow_bottomL_jL_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:80 %shadow_bottomR_jL_load_3 = load i4 %shadow_bottomR_jL_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %idxprom = zext i2 %latest_patch_index_constprop_load

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:58 %a_corner_list_V_addr_2 = getelementptr i32 %a_corner_list_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_corner_list_V_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:59 %shadow_bottomL_jR_load_2 = load i4 %shadow_bottomL_jR_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load_2"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:60 %store_ln174 = store i32 %shadow_bottomL_jR_load_2, i2 %a_corner_list_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:61 %b_corner_list_V_addr_2 = getelementptr i32 %b_corner_list_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_corner_list_V_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:62 %shadow_bottomR_jR_load_2 = load i4 %shadow_bottomR_jR_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:63 %store_ln175 = store i32 %shadow_bottomR_jR_load_2, i2 %b_corner_list_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:64 %c_corner_list_V_addr_2 = getelementptr i32 %c_corner_list_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="c_corner_list_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:65 %shadow_bottomL_jL_load_2 = load i4 %shadow_bottomL_jL_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:66 %store_ln176 = store i32 %shadow_bottomL_jL_load_2, i2 %c_corner_list_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:67 %d_corner_list_V_addr_2 = getelementptr i32 %d_corner_list_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="d_corner_list_V_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:68 %shadow_bottomR_jL_load_2 = load i4 %shadow_bottomR_jL_addr_2

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:69 %store_ln177 = store i32 %shadow_bottomR_jL_load_2, i2 %d_corner_list_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:70 %a_corner_list_V_addr_3 = getelementptr i32 %a_corner_list_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_corner_list_V_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:71 %shadow_bottomL_jR_load_3 = load i4 %shadow_bottomL_jR_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jR_load_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:72 %store_ln174 = store i32 %shadow_bottomL_jR_load_3, i2 %a_corner_list_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln174"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:73 %b_corner_list_V_addr_3 = getelementptr i32 %b_corner_list_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_corner_list_V_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:74 %shadow_bottomR_jR_load_3 = load i4 %shadow_bottomR_jR_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jR_load_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:75 %store_ln175 = store i32 %shadow_bottomR_jR_load_3, i2 %b_corner_list_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:76 %c_corner_list_V_addr_3 = getelementptr i32 %c_corner_list_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="c_corner_list_V_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:77 %shadow_bottomL_jL_load_3 = load i4 %shadow_bottomL_jL_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomL_jL_load_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:78 %store_ln176 = store i32 %shadow_bottomL_jL_load_3, i2 %c_corner_list_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:79 %d_corner_list_V_addr_3 = getelementptr i32 %d_corner_list_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="d_corner_list_V_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:80 %shadow_bottomR_jL_load_3 = load i4 %shadow_bottomR_jL_addr_3

]]></Node>
<StgValue><ssdm name="shadow_bottomR_jL_load_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:81 %store_ln177 = store i32 %shadow_bottomR_jL_load_3, i2 %d_corner_list_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:82 %br_ln195 = br void

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i3 %add_ln195, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %a_corner_min_V = phi i32 2146435072, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %a_corner_min_V_1, void %.split

]]></Node>
<StgValue><ssdm name="a_corner_min_V"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %b_corner_min_V = phi i32 2146435072, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %b_corner_min_V_2, void %.split

]]></Node>
<StgValue><ssdm name="b_corner_min_V"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %c_corner_max_V = phi i32 2147483648, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %c_corner_max_V_1, void %.split

]]></Node>
<StgValue><ssdm name="c_corner_max_V"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %d_corner_max_V = phi i32 2147483648, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i32 %d_corner_max_V_2, void %.split

]]></Node>
<StgValue><ssdm name="d_corner_max_V"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5 %add_ln195 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %icmp_ln195 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln195 = br i1 %icmp_ln195, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="3">
<![CDATA[
.split:0 %zext_ln195 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %op2_V_addr = getelementptr i32 %a_corner_list_V, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="op2_V_addr"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
.split:4 %op2_V_load = load i2 %op2_V_addr

]]></Node>
<StgValue><ssdm name="op2_V_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %b_corner_list_V_addr_4 = getelementptr i32 %b_corner_list_V, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="b_corner_list_V_addr_4"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="2">
<![CDATA[
.split:8 %b_corner_min_V_1 = load i2 %b_corner_list_V_addr_4

]]></Node>
<StgValue><ssdm name="b_corner_min_V_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %c_corner_list_V_addr_4 = getelementptr i32 %c_corner_list_V, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="c_corner_list_V_addr_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="2">
<![CDATA[
.split:12 %c_corner_list_V_load = load i2 %c_corner_list_V_addr_4

]]></Node>
<StgValue><ssdm name="c_corner_list_V_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %d_corner_list_V_addr_4 = getelementptr i32 %d_corner_list_V, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="d_corner_list_V_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2">
<![CDATA[
.split:16 %d_corner_max_V_1 = load i2 %d_corner_list_V_addr_4

]]></Node>
<StgValue><ssdm name="d_corner_max_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln192"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln192"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="2">
<![CDATA[
.split:4 %op2_V_load = load i2 %op2_V_addr

]]></Node>
<StgValue><ssdm name="op2_V_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:5 %icmp_ln1495 = icmp_slt  i32 %op2_V_load, i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:6 %a_corner_min_V_1 = select i1 %icmp_ln1495, i32 %op2_V_load, i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="a_corner_min_V_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="2">
<![CDATA[
.split:8 %b_corner_min_V_1 = load i2 %b_corner_list_V_addr_4

]]></Node>
<StgValue><ssdm name="b_corner_min_V_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:9 %icmp_ln1495_1 = icmp_slt  i32 %b_corner_min_V_1, i32 %b_corner_min_V

]]></Node>
<StgValue><ssdm name="icmp_ln1495_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:10 %b_corner_min_V_2 = select i1 %icmp_ln1495_1, i32 %b_corner_min_V_1, i32 %b_corner_min_V

]]></Node>
<StgValue><ssdm name="b_corner_min_V_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="2">
<![CDATA[
.split:12 %c_corner_list_V_load = load i2 %c_corner_list_V_addr_4

]]></Node>
<StgValue><ssdm name="c_corner_list_V_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:13 %icmp_ln1494 = icmp_sgt  i32 %c_corner_list_V_load, i32 %c_corner_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:14 %c_corner_max_V_1 = select i1 %icmp_ln1494, i32 %c_corner_list_V_load, i32 %c_corner_max_V

]]></Node>
<StgValue><ssdm name="c_corner_max_V_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="2">
<![CDATA[
.split:16 %d_corner_max_V_1 = load i2 %d_corner_list_V_addr_4

]]></Node>
<StgValue><ssdm name="d_corner_max_V_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:17 %icmp_ln1494_1 = icmp_sgt  i32 %d_corner_max_V_1, i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:18 %d_corner_max_V_2 = select i1 %icmp_ln1494_1, i32 %d_corner_max_V_1, i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="d_corner_max_V_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split:19 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="4">
<![CDATA[
:1 %z1_min_load = load i4 %z1_min_addr

]]></Node>
<StgValue><ssdm name="z1_min_load"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="4">
<![CDATA[
:6 %z1_max_load = load i4 %z1_max_addr

]]></Node>
<StgValue><ssdm name="z1_max_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %icmp_ln1499 = icmp_eq  i32 %a_corner_min_V, i32 %shadow_bottomL_jR_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln1499"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %a_corner_0_addr = getelementptr i26 %a_corner_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="a_corner_0_addr"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="4">
<![CDATA[
:1 %z1_min_load = load i4 %z1_min_addr

]]></Node>
<StgValue><ssdm name="z1_min_load"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
:2 %store_ln211 = store i26 %z1_min_load, i2 %a_corner_0_addr

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %a_corner_1_addr = getelementptr i32 %a_corner_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="a_corner_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:4 %store_ln212 = store i32 %a_corner_min_V, i2 %a_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %b_corner_0_addr = getelementptr i26 %b_corner_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="b_corner_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="4">
<![CDATA[
:6 %z1_max_load = load i4 %z1_max_addr

]]></Node>
<StgValue><ssdm name="z1_max_load"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
:7 %store_ln213 = store i26 %z1_max_load, i2 %b_corner_0_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %b_corner_1_addr = getelementptr i32 %b_corner_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="b_corner_1_addr"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:9 %store_ln214 = store i32 %b_corner_min_V, i2 %b_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %c_corner_0_addr = getelementptr i26 %c_corner_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="c_corner_0_addr"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
:11 %store_ln215 = store i26 %z1_min_load, i2 %c_corner_0_addr

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %c_corner_1_addr = getelementptr i32 %c_corner_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="c_corner_1_addr"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:13 %store_ln216 = store i32 %c_corner_max_V, i2 %c_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %d_corner_0_addr = getelementptr i26 %d_corner_0, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="d_corner_0_addr"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="26" op_1_bw="2">
<![CDATA[
:15 %store_ln217 = store i26 %z1_max_load, i2 %d_corner_0_addr

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %d_corner_1_addr = getelementptr i32 %d_corner_1, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="d_corner_1_addr"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:17 %store_ln218 = store i32 %d_corner_max_V, i2 %d_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln231 = br i1 %icmp_ln1499, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %squareAcceptance_addr = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="squareAcceptance_addr"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
:1 %store_ln232 = store i1 0, i2 %squareAcceptance_addr

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %flatTop_addr = getelementptr i1 %flatTop, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="flatTop_addr"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
:3 %store_ln233 = store i1 0, i2 %flatTop_addr

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln234 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0 %icmp_ln1499_1 = icmp_eq  i32 %b_corner_min_V, i32 %shadow_bottomR_jR_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln1499_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %br_ln236 = br i1 %icmp_ln1499_1, void, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln236"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %squareAcceptance_addr_1 = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="squareAcceptance_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="2" op_2_bw="0">
<![CDATA[
:1 %store_ln237 = store i1 0, i2 %squareAcceptance_addr_1

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %flatTop_addr_1 = getelementptr i1 %flatTop, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="flatTop_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="2" op_2_bw="0">
<![CDATA[
:3 %store_ln238 = store i1 0, i2 %flatTop_addr_1

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln239 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:0 %icmp_ln1499_2 = icmp_eq  i32 %c_corner_max_V, i32 %shadow_bottomL_jL_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln1499_2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:1 %br_ln241 = br i1 %icmp_ln1499_2, void, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %flatBottom_addr = getelementptr i1 %flatBottom, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="flatBottom_addr"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
:3 %store_ln243 = store i1 0, i2 %flatBottom_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %squareAcceptance_addr_2 = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="squareAcceptance_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
:1 %store_ln242 = store i1 0, i2 %squareAcceptance_addr_2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln244 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:0 %icmp_ln1499_3 = icmp_eq  i32 %d_corner_max_V, i32 %shadow_bottomR_jL_load_3

]]></Node>
<StgValue><ssdm name="icmp_ln1499_3"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:1 %br_ln246 = br i1 %icmp_ln1499_3, void, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %flatBottom_addr_1 = getelementptr i1 %flatBottom, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="flatBottom_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="2" op_2_bw="0">
<![CDATA[
:3 %store_ln248 = store i1 0, i2 %flatBottom_addr_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %squareAcceptance_addr_3 = getelementptr i1 %squareAcceptance, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="squareAcceptance_addr_3"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="2" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:1 %store_ln247 = store i1 0, i2 %squareAcceptance_addr_3

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1499_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln249 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:0 %icmp_ln1494_2 = icmp_sgt  i32 %c_corner_max_V, i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:1 %br_ln254 = br i1 %icmp_ln1494_2, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %triangleAcceptance_addr = getelementptr i1 %triangleAcceptance, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="triangleAcceptance_addr"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="2">
<![CDATA[
:1 %store_ln255 = store i1 1, i2 %triangleAcceptance_addr

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
:2 %store_ln256 = store i32 %b_corner_min_V, i2 %c_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
:3 %store_ln257 = store i32 %b_corner_min_V, i2 %a_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln258 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge4:0 %arrayidx158191_load_0 = phi i32 %b_corner_min_V, void, i32 %c_corner_max_V, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="arrayidx158191_load_0"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:1 %icmp_ln1495_2 = icmp_slt  i32 %b_corner_min_V, i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln1495_2"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:2 %br_ln260 = br i1 %icmp_ln1495_2, void %._crit_edge5, void

]]></Node>
<StgValue><ssdm name="br_ln260"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1495_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
:2 %store_ln262 = store i32 %arrayidx158191_load_0, i2 %b_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln262"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1495_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="2" op_2_bw="0">
<![CDATA[
:3 %store_ln263 = store i32 %arrayidx158191_load_0, i2 %d_corner_1_addr

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1495_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %triangleAcceptance_addr_1 = getelementptr i1 %triangleAcceptance, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="triangleAcceptance_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1495_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="2" op_2_bw="0">
<![CDATA[
:1 %store_ln261 = store i1 1, i2 %triangleAcceptance_addr_1

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1495_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln264 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0">
<![CDATA[
._crit_edge5:0 %ret_ln277 = ret

]]></Node>
<StgValue><ssdm name="ret_ln277"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
