{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616557645230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616557645289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 23:47:24 2021 " "Processing started: Tue Mar 23 23:47:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616557645289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616557645289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm " "Command: quartus_map --read_settings_files=on --write_settings_files=off midterm -c midterm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616557645289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616557650807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616557650808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_beha.v 1 1 " "Found 1 design units, including 1 entities, in source file alu8_beha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_Beha " "Found entity 1: ALU8_Beha" {  } { { "ALU8_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU8_Beha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616557704077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616557704077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16_beha.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16_beha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16_Beha " "Found entity 1: ALU16_Beha" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616557704107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616557704107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU16_Beha " "Elaborating entity \"ALU16_Beha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616557704330 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(17) " "Verilog HDL Always Construct warning at ALU16_Beha.v(17): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704343 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(17) " "Verilog HDL Always Construct warning at ALU16_Beha.v(17): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704343 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(18) " "Verilog HDL Always Construct warning at ALU16_Beha.v(18): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704344 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(18) " "Verilog HDL Always Construct warning at ALU16_Beha.v(18): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704344 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(19) " "Verilog HDL Always Construct warning at ALU16_Beha.v(19): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704344 "|ALU16_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU16_Beha.v(19) " "Verilog HDL assignment warning at ALU16_Beha.v(19): truncated value with size 32 to match size of target (4)" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616557704344 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(20) " "Verilog HDL Always Construct warning at ALU16_Beha.v(20): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704344 "|ALU16_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU16_Beha.v(20) " "Verilog HDL assignment warning at ALU16_Beha.v(20): truncated value with size 32 to match size of target (4)" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616557704345 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(21) " "Verilog HDL Always Construct warning at ALU16_Beha.v(21): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704345 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(22) " "Verilog HDL Always Construct warning at ALU16_Beha.v(22): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704345 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(23) " "Verilog HDL Always Construct warning at ALU16_Beha.v(23): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704345 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(23) " "Verilog HDL Always Construct warning at ALU16_Beha.v(23): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704346 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(24) " "Verilog HDL Always Construct warning at ALU16_Beha.v(24): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704347 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(24) " "Verilog HDL Always Construct warning at ALU16_Beha.v(24): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704347 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(25) " "Verilog HDL Always Construct warning at ALU16_Beha.v(25): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704347 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(25) " "Verilog HDL Always Construct warning at ALU16_Beha.v(25): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704348 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(26) " "Verilog HDL Always Construct warning at ALU16_Beha.v(26): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704348 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ALU16_Beha.v(26) " "Verilog HDL Always Construct warning at ALU16_Beha.v(26): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704348 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(27) " "Verilog HDL Always Construct warning at ALU16_Beha.v(27): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704348 "|ALU16_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU16_Beha.v(27) " "Verilog HDL assignment warning at ALU16_Beha.v(27): truncated value with size 32 to match size of target (4)" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616557704348 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(28) " "Verilog HDL Always Construct warning at ALU16_Beha.v(28): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704348 "|ALU16_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ALU16_Beha.v(28) " "Verilog HDL assignment warning at ALU16_Beha.v(28): truncated value with size 32 to match size of target (4)" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616557704349 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(29) " "Verilog HDL Always Construct warning at ALU16_Beha.v(29): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704349 "|ALU16_Beha"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B ALU16_Beha.v(30) " "Verilog HDL Always Construct warning at ALU16_Beha.v(30): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1616557704350 "|ALU16_Beha"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 ALU16_Beha.v(32) " "Verilog HDL assignment warning at ALU16_Beha.v(32): truncated value with size 6 to match size of target (4)" {  } { { "ALU16_Beha.v" "" { Text "C:/Users/aatol/Dropbox (City Tech)/Repo/Max 10/CET 4805/Midterm/ALU16_Beha.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616557704350 "|ALU16_Beha"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616557707949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616557713009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616557713009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616557713597 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616557713597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616557713597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616557713597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616557713876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 23:48:33 2021 " "Processing ended: Tue Mar 23 23:48:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616557713876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616557713876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616557713876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616557713876 ""}
