# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Wall --trace --timing --build -Mdir /home/shaw/CA_project/multiplier/build/obj_dir -top-module testbench /home/shaw/CA_project/multiplier/csrc/sim_main.cpp /home/shaw/CA_project/multiplier/vsrc/CLA.v /home/shaw/CA_project/multiplier/vsrc/mul.v /home/shaw/CA_project/multiplier/vsrc/Pretree.v /home/shaw/CA_project/multiplier/vsrc/testbench.v /home/shaw/CA_project/multiplier/vsrc/top.v -CFLAGS -DSIM_TIME=50000000 -DENABLE_WAVEFORM"
T      5256   176271  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench.cpp"
T      3562   176267  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench.h"
T      2102   176319  1751893226   958620027  1751893226   958620027 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench.mk"
T       848   171783  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__Syms.cpp"
T      1146   171789  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__Syms.h"
T       308   176308  1751893226   957620026  1751893226   957620026 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__TraceDecls__0__Slow.cpp"
T     90173   176317  1751893226   958620027  1751893226   958620027 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__Trace__0.cpp"
T    106107   176307  1751893226   957620026  1751893226   957620026 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__Trace__0__Slow.cpp"
T     19638   176273  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench___024root.h"
T    889579   176284  1751893226   956620026  1751893226   956620026 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T    465083   176282  1751893226   950620022  1751893226   950620022 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T      4395   176382  1751893226   956620026  1751893226   956620026 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench___024root__DepSet_hed41eec4__1.cpp"
T      1502   176283  1751893226   951620022  1751893226   951620022 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T       911   176275  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       740   176274  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench___024root__Slow.cpp"
T       776   176272  1751893226   947620020  1751893226   947620020 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__pch.h"
T      1882   176320  1751893226   958620027  1751893226   958620027 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__ver.d"
T         0        0  1751893226   958620027  1751893226   958620027 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench__verFiles.dat"
T      1936   176318  1751893226   958620027  1751893226   958620027 "/home/shaw/CA_project/multiplier/build/obj_dir/Vtestbench_classes.mk"
S      1002   544228  1751892292   486124866  1751892292   480124877 "/home/shaw/CA_project/multiplier/vsrc/CLA.v"
S       493   544232  1751890793   592976443  1751890793   587976464 "/home/shaw/CA_project/multiplier/vsrc/Pretree.v"
S      1944   544065  1751893224   398618417  1751893224   393618413 "/home/shaw/CA_project/multiplier/vsrc/mul.v"
S      1549   544091  1751883770   783443989  1751883770   779443988 "/home/shaw/CA_project/multiplier/vsrc/testbench.v"
S      2066   544090  1751881622   812923012  1751881622   807923031 "/home/shaw/CA_project/multiplier/vsrc/top.v"
S  13896224   271812  1742400913   103621371  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/libexec/verilator_bin"
S      5345   161503  1742400913    74621625  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787   161486  1742400913    75621616  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
