INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/imports/CECS 361 Sec 01 9447 Digital Design Tech Verificatn - 9102020 - 712 PM/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/imports/CECS 361 Sec 01 9447 Digital Design Tech Verificatn - 9102020 - 712 PM/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/imports/CECS 361 Sec 01 9447 Digital Design Tech Verificatn - 9102020 - 712 PM/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrMult_4bit
INFO: [VRFC 10-2458] undeclared symbol prod3_fa1_c_out, assumed default net type wire [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sim_1/new/ArrMult_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrMult_4bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
