$date
	Mon Jan 23 19:43:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_rca_bitadder $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " cout $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module m1 $end
$var wire 8 ( a [7:0] $end
$var wire 8 ) b [7:0] $end
$var wire 1 % cin $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 7 * bit_carry [6:0] $end
$var reg 1 " cout $end
$var reg 8 + sum [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
x'
0&
x%
bx $
bx #
x"
bx !
$end
#10
bx0 *
bx0 !
bx0 +
1'
0%
b100000 $
b100000 )
b100000 #
b100000 (
1&
#20
0&
#30
bx00 *
bx00 !
bx00 +
1&
#40
0&
#50
bx000 *
bx000 !
bx000 +
1&
#60
0&
#70
bx0000 *
bx0000 !
bx0000 +
1&
#80
0&
#90
bx00000 *
bx00000 !
bx00000 +
1&
#100
0&
#110
bx100000 *
bx000000 !
bx000000 +
1&
#120
0&
#130
b100000 *
bx1000000 !
bx1000000 +
1&
#140
0&
#150
0"
b1000000 !
b1000000 +
1&
#160
0&
#170
1&
#180
0&
#190
1&
#200
0&
#210
1&
#220
0&
#230
1&
#240
0&
#250
1&
#260
0&
#270
1&
#280
0&
#290
1&
#300
0&
#310
1&
#320
0&
#330
1&
#340
0&
#350
1&
#360
0&
#370
1&
#380
0&
#390
1&
#400
0&
#410
1&
#420
0&
#430
1&
#440
0&
#450
1&
#460
0&
#470
1&
#480
0&
#490
1&
#500
0&
#510
1&
#520
0&
#530
1&
#540
0&
#550
1&
#560
0&
#570
1&
#580
0&
#590
1&
#600
0&
#610
1&
#620
0&
#630
1&
#640
0&
#650
1&
#660
0&
#670
1&
#680
0&
#690
1&
#700
0&
#710
1&
#720
0&
#730
1&
#740
0&
#750
1&
#760
0&
#770
1&
#780
0&
#790
1&
#800
0&
#810
1&
#820
0&
#830
1&
#840
0&
#850
1&
#860
0&
#870
1&
#880
0&
#890
1&
#900
0&
#910
1&
#920
0&
#930
1&
#940
0&
#950
1&
#960
0&
#970
1&
#980
0&
#990
1&
#1000
0&
