
---------- Begin Simulation Statistics ----------
final_tick                                 3252402500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 694344                       # Number of bytes of host memory used
host_op_rate                                   319427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    57.86                       # Real time elapsed on the host
host_tick_rate                               56208094                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15479421                       # Number of instructions simulated
sim_ops                                      18483159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003252                       # Number of seconds simulated
sim_ticks                                  3252402500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4423421                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12194594                       # number of cc regfile writes
system.cpu.committedInsts                    15479421                       # Number of Instructions Simulated
system.cpu.committedOps                      18483159                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.420223                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.420223                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37702                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21647                       # number of floating regfile writes
system.cpu.idleCycles                          133148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14376                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   540810                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.883770                       # Inst execution rate
system.cpu.iew.exec_refs                      6222874                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1726439                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  194899                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4516456                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                347                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1745772                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19011237                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4496435                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25552                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18758363                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    900                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6353                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  13168                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9329                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            226                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10366                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28952677                       # num instructions consuming a value
system.cpu.iew.wb_count                      18731328                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.557950                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16154150                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.879614                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18736649                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 35929491                       # number of integer regfile reads
system.cpu.int_regfile_writes                16423065                       # number of integer regfile writes
system.cpu.ipc                               2.379690                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.379690                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             33189      0.18%      0.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12495565     66.52%     66.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1067      0.01%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3027      0.02%     66.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2365      0.01%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 581      0.00%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1472      0.01%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4825      0.03%     66.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     66.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4232      0.02%     66.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2569      0.01%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                752      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              14      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              8      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4496126     23.94%     90.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1723836      9.18%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9054      0.05%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5221      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18783915                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41743                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               75070                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28771                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              76408                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3965584                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.211116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2288616     57.71%     57.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     57.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     820      0.02%     57.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2058      0.05%     57.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     57.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   546      0.01%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     57.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1010      0.03%     57.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     57.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    310      0.01%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    64      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   19      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1222300     30.82%     88.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                444336     11.20%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2123      0.05%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3338      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22674567                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47868646                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18702557                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19463120                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19010810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18783915                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 427                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          528071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             38644                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       847866                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6371658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.948042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.528489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              502841      7.89%      7.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              615490      9.66%     17.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1133534     17.79%     35.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1890496     29.67%     65.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1217835     19.11%     84.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              716390     11.24%     95.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              288939      4.53%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                6119      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6371658                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.887698                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            362358                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           112355                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4516456                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1745772                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                32286043                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                          6504806                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  632695                       # Number of BP lookups
system.cpu.branchPred.condPredicted            553928                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13552                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               440673                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  437174                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.205987                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   23085                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            4950                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                599                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4351                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          776                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          482523                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12706                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6299395                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.934117                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.969776                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1518387     24.10%     24.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1594649     25.31%     49.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          545576      8.66%     58.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          574759      9.12%     67.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          309071      4.91%     72.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          240697      3.82%     75.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          144002      2.29%     78.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          208732      3.31%     81.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1163522     18.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6299395                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             15479421                       # Number of instructions committed
system.cpu.commit.opsCommitted               18483159                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     6161066                       # Number of memory references committed
system.cpu.commit.loads                       4443812                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                     521644                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      20046                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18448029                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 20048                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        25325      0.14%      0.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     12282145     66.45%     66.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1030      0.01%     66.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2830      0.02%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          908      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          512      0.00%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1258      0.01%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2377      0.01%     66.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     66.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2780      0.02%     66.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2272      0.01%     66.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.66% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          644      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      4439557     24.02%     90.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1712790      9.27%     99.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4255      0.02%     99.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4464      0.02%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18483159                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1163522                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      5572949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5572949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5572949                       # number of overall hits
system.cpu.dcache.overall_hits::total         5572949                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16332                       # number of overall misses
system.cpu.dcache.overall_misses::total         16332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    989957952                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    989957952                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    989957952                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    989957952                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5589281                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5589281                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5589281                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5589281                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002922                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002922                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60614.618663                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60614.618663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60614.618663                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60614.618663                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       104676                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1135                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.225551                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3464                       # number of writebacks
system.cpu.dcache.writebacks::total              3464                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11841                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4491                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4491                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    298150452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    298150452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    298150452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    298150452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000804                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66388.432866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66388.432866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66388.432866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66388.432866                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3464                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3856693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3856693                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15330                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    927171000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    927171000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3872023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3872023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60480.821918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60480.821918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67701.859800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67701.859800                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1716256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1716256                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62786952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62786952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1717258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1717258                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62661.628743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62661.628743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     61532452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61532452                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61779.570281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61779.570281                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1003.947906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5577440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4488                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1242.745098                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1003.947906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980418                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980418                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          924                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11183050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11183050                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   562662                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1683534                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3483715                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                628579                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  13168                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               424208                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1474                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               19156268                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                107178                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4483633                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1726444                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1268                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              92308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16063843                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      632695                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             460858                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6257668                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   29166                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  728                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6101                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   4077969                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1887                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            6371658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.066770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.353928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1839067     28.86%     28.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    91784      1.44%     30.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   418841      6.57%     36.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   945496     14.84%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   916742     14.39%     66.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1548080     24.30%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   165332      2.59%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   195434      3.07%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   250882      3.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              6371658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.097266                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.469535                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      4074722                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4074722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4074722                       # number of overall hits
system.cpu.icache.overall_hits::total         4074722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3245                       # number of overall misses
system.cpu.icache.overall_misses::total          3245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191033999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191033999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191033999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191033999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4077967                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4077967                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4077967                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4077967                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000796                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000796                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000796                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000796                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58870.261633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58870.261633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58870.261633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58870.261633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          693                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1871                       # number of writebacks
system.cpu.icache.writebacks::total              1871                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          862                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          862                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          862                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          862                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2383                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2383                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2383                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2383                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    152322499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152322499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    152322499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152322499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000584                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000584                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000584                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000584                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63920.477969                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63920.477969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63920.477969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63920.477969                       # average overall mshr miss latency
system.cpu.icache.replacements                   1871                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4074722                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4074722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191033999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191033999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4077967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4077967                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58870.261633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58870.261633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          862                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          862                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2383                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    152322499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152322499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000584                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63920.477969                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63920.477969                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.336599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4077105                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2383                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1710.912715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.336599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8158317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8158317                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     4078724                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1083                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      610348                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   72644                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 226                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  28518                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1101                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3252402500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  13168                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1021904                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  284492                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6664                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3651869                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1393561                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               19057904                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 45302                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 26817                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 734728                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 286332                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  40548                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           99643                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            29040983                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    48598456                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36456862                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     75306                       # Number of floating rename lookups
system.cpu.rename.committedMaps              28364693                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   676281                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     346                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 309                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2531837                       # count of insts added to the skid buffer
system.cpu.rob.reads                         24098266                       # The number of ROB reads
system.cpu.rob.writes                        38003922                       # The number of ROB writes
system.cpu.thread_0.numInsts                 15479421                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18483159                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005658798750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          321                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18696                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4979                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5330                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6868                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5330                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    147                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5330                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.928349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.254522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.240566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            303     94.39%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            14      4.36%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.31%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.501558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.466073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.140517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              259     80.69%     80.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.93%     81.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     11.53%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      3.74%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.56%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.62%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           321                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  439552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               341120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    135.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3252397500                       # Total gap between requests
system.mem_ctrls.avgGap                     266633.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       145600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       284544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       339008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 44766906.924957782030                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 87487326.676203206182                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 104233101.530330270529                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2380                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4488                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5330                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     78539750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    153690250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  69512892250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32999.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34244.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13041818.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       152320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       287232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        439552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       152320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       152320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        61376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        61376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2380                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4488                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6868                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           959                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46833072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     88313793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        135146865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46833072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46833072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18870973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18870973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18870973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46833072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     88313793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       154017838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6721                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5297                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          535                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          246                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               106211250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33605000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          232230000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15802.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34552.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4975                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3761                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   234.758030                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   152.542642                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.310902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1259     38.51%     38.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1009     30.87%     69.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          381     11.65%     81.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          196      6.00%     87.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          104      3.18%     90.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           71      2.17%     92.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      1.35%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           26      0.80%     94.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          179      5.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3269                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                430144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             339008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              132.254234                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.233102                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12330780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6534990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       24568740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      13498920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 256304880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    231108780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1054304640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1598651730                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.529486                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2738911500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    108420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    405071000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11102700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5870865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       23419200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14151420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 256304880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    231072870                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1054334880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1596256815                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.793134                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2739033500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    108420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    404949000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          959                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4376                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               994                       # Transaction distribution
system.membus.trans_dist::ReadExResp              994                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3494                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6634                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12443                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12443                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  19077                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       272064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       272064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       508928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       508928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  780992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6874                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001746                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041748                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6862     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6874                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3252402500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            35687500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12686750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23858750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
