{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603207514360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603207514361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 22:25:14 2020 " "Processing started: Tue Oct 20 22:25:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603207514361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603207514361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map SRAM -c SRAM --generate_functional_sim_netlist " "Command: quartus_map SRAM -c SRAM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603207514361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603207514661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603207514703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603207514703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603207514706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603207514706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_main.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_main " "Found entity 1: decoder_main" {  } { { "decoder_main.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603207514709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603207514709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycell.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryCell " "Found entity 1: MemoryCell" {  } { { "MemoryCell.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/MemoryCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603207514711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603207514711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603207514714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603207514714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603207514716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603207514716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word.v 1 1 " "Found 1 design units, including 1 entities, in source file word.v" { { "Info" "ISGN_ENTITY_NAME" "1 word " "Found entity 1: word" {  } { { "word.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603207514719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603207514719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_latch " "Elaborating entity \"D_latch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603207514748 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qout D_latch.v(18) " "Verilog HDL Always Construct warning at D_latch.v(18): inferring latch(es) for variable \"Qout\", which holds its previous value in one or more paths through the always construct" {  } { { "D_latch.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1603207514749 "|D_latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qout D_latch.v(18) " "Inferred latch for \"Qout\" at D_latch.v(18)" {  } { { "D_latch.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1603207514749 "|D_latch"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603207514812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 22:25:14 2020 " "Processing ended: Tue Oct 20 22:25:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603207514812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603207514812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603207514812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603207514812 ""}
