{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583105053987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583105053987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 15:24:13 2020 " "Processing started: Sun Mar 01 15:24:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583105053987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105053987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105053987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583105054611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583105054611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105063855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105063855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_execution.sv 2 2 " "Found 2 design units, including 2 entities, in source file code_execution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 code_execution " "Found entity 1: code_execution" {  } { { "code_execution.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105063855 ""} { "Info" "ISGN_ENTITY_NAME" "2 code_execution_testbench " "Found entity 2: code_execution_testbench" {  } { { "code_execution.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105063855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105063855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105063871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105063871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file code_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 code_memory " "Found entity 1: code_memory" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105063871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105063871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(26) " "Verilog HDL warning at operation.sv(26): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(27) " "Verilog HDL warning at operation.sv(27): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(28) " "Verilog HDL warning at operation.sv(28): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(30) " "Verilog HDL warning at operation.sv(30): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(31) " "Verilog HDL warning at operation.sv(31): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(33) " "Verilog HDL warning at operation.sv(33): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(36) " "Verilog HDL warning at operation.sv(36): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "operation.sv(37) " "Verilog HDL warning at operation.sv(37): extended using \"x\" or \"z\"" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "operation.sv(26) " "Verilog HDL information at operation.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.sv 1 1 " "Found 1 design units, including 1 entities, in source file operation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105063887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583105063887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105063887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "code_execution " "Elaborating entity \"code_execution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583105063949 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_addr 0 code_execution.sv(8) " "Net \"rd_addr\" at code_execution.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "code_execution.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583105063949 "|code_execution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_memory code_memory:cm1 " "Elaborating entity \"code_memory\" for hierarchy \"code_memory:cm1\"" {  } { { "code_execution.sv" "cm1" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105063965 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_set.data_a 0 code_memory.sv(5) " "Net \"inst_set.data_a\" at code_memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583105063965 "|code_execution|code_memory:cm1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_set.waddr_a 0 code_memory.sv(5) " "Net \"inst_set.waddr_a\" at code_memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583105063965 "|code_execution|code_memory:cm1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_set.we_a 0 code_memory.sv(5) " "Net \"inst_set.we_a\" at code_memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "code_memory.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583105063965 "|code_execution|code_memory:cm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation operation:op " "Elaborating entity \"operation\" for hierarchy \"operation:op\"" {  } { { "code_execution.sv" "op" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105063980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uns_res operation.sv(17) " "Verilog HDL or VHDL warning at operation.sv(17): object \"uns_res\" assigned a value but never read" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583105063996 "|code_execution|operation:op"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 operation.sv(55) " "Verilog HDL assignment warning at operation.sv(55): truncated value with size 33 to match size of target (32)" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583105063996 "|code_execution|operation:op"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 operation.sv(138) " "Verilog HDL assignment warning at operation.sv(138): truncated value with size 64 to match size of target (16)" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583105063996 "|code_execution|operation:op"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 operation.sv(149) " "Verilog HDL assignment warning at operation.sv(149): truncated value with size 64 to match size of target (16)" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583105063996 "|code_execution|operation:op"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "operation.sv(39) " "Verilog HDL Case Statement warning at operation.sv(39): incomplete case statement has no default case item" {  } { { "operation.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1583105063996 "|code_execution|operation:op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory operation:op\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"operation:op\|memory:mem\"" {  } { { "operation.sv" "mem" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/operation.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105063996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "code_execution.sv" "rf" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_execution.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105064511 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "regfile.sv(12) " "Verilog HDL or VHDL warning at the regfile.sv(12): index expression is not wide enough to address all of the elements in the array" {  } { { "regfile.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv" 12 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1583105064543 "|code_execution|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "regfile.sv(13) " "Verilog HDL or VHDL warning at the regfile.sv(13): index expression is not wide enough to address all of the elements in the array" {  } { { "regfile.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv" 13 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1583105064543 "|code_execution|regfile:rf"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "regfile.sv(14) " "Verilog HDL or VHDL warning at the regfile.sv(14): index expression is not wide enough to address all of the elements in the array" {  } { { "regfile.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv" 14 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1583105064543 "|code_execution|regfile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 regfile.sv(54) " "Verilog HDL assignment warning at regfile.sv(54): truncated value with size 64 to match size of target (32)" {  } { { "regfile.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583105064543 "|code_execution|regfile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 regfile.sv(57) " "Verilog HDL assignment warning at regfile.sv(57): truncated value with size 64 to match size of target (32)" {  } { { "regfile.sv" "" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/regfile.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583105064543 "|code_execution|regfile:rf"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm4\|inst_set " "RAM logic \"code_memory:cm4\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583105069964 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm3\|inst_set " "RAM logic \"code_memory:cm3\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583105069964 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm2\|inst_set " "RAM logic \"code_memory:cm2\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583105069964 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "code_memory:cm1\|inst_set " "RAM logic \"code_memory:cm1\|inst_set\" is uninferred due to inappropriate RAM size" {  } { { "code_memory.sv" "inst_set" { Text "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/code_memory.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583105069964 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1583105069964 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583105069973 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583105069973 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583105069973 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/db/DE1_SoC.ram0_code_memory_21ce7e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583105069973 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583105078967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Jiarong Qian/Documents/Course Materials/wi2020/ee469/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105085071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583105085508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583105085508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6383 " "Implemented 6383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583105085836 ""} { "Info" "ICUT_CUT_TM_OPINS" "264 " "Implemented 264 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583105085836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6117 " "Implemented 6117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583105085836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583105085836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583105085883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 01 15:24:45 2020 " "Processing ended: Sun Mar 01 15:24:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583105085883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583105085883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583105085883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583105085883 ""}
