

================================================================
== Vitis HLS Report for 'KeySchedule'
================================================================
* Date:           Sat Apr 17 15:33:47 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        aes_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.039 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_154_1_VITIS_LOOP_155_2  |       16|       32|         2|          1|          1|  16 ~ 32|       yes|
        |- VITIS_LOOP_161_3                   |        ?|        ?|        25|          7|          1|        ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 7, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 7, D = 25, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 30 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 30 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 5 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%type_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %type_r" [aes_hls/src/common/aes_KeySchedule.cpp:104]   --->   Operation 31 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.70ns)   --->   "%switch_ln104 = switch i32 %type_read, void %._crit_edge, i32 128128, void %._crit_edge10, i32 128192, void, i32 128256, void, i32 192128, void, i32 192192, void, i32 192256, void, i32 256128, void, i32 256192, void, i32 256256, void" [aes_hls/src/common/aes_KeySchedule.cpp:104]   --->   Operation 32 'switch' 'switch_ln104' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%br_ln149 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:149]   --->   Operation 33 'br' 'br_ln149' <Predicate = (type_read == 256256)> <Delay = 1.70>
ST_1 : Operation 34 [1/1] (1.70ns)   --->   "%br_ln144 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:144]   --->   Operation 34 'br' 'br_ln144' <Predicate = (type_read == 256192)> <Delay = 1.70>
ST_1 : Operation 35 [1/1] (1.70ns)   --->   "%br_ln139 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:139]   --->   Operation 35 'br' 'br_ln139' <Predicate = (type_read == 256128)> <Delay = 1.70>
ST_1 : Operation 36 [1/1] (1.70ns)   --->   "%br_ln134 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:134]   --->   Operation 36 'br' 'br_ln134' <Predicate = (type_read == 192256)> <Delay = 1.70>
ST_1 : Operation 37 [1/1] (1.70ns)   --->   "%br_ln129 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:129]   --->   Operation 37 'br' 'br_ln129' <Predicate = (type_read == 192192)> <Delay = 1.70>
ST_1 : Operation 38 [1/1] (1.70ns)   --->   "%br_ln124 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:124]   --->   Operation 38 'br' 'br_ln124' <Predicate = (type_read == 192128)> <Delay = 1.70>
ST_1 : Operation 39 [1/1] (1.70ns)   --->   "%br_ln119 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:119]   --->   Operation 39 'br' 'br_ln119' <Predicate = (type_read == 128256)> <Delay = 1.70>
ST_1 : Operation 40 [1/1] (1.70ns)   --->   "%br_ln114 = br void %._crit_edge10" [aes_hls/src/common/aes_KeySchedule.cpp:114]   --->   Operation 40 'br' 'br_ln114' <Predicate = (type_read == 128192)> <Delay = 1.70>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%nb = phi i4 8, void, i4 6, void, i4 4, void, i4 8, void, i4 6, void, i4 4, void, i4 8, void, i4 6, void, i4 4, void"   --->   Operation 41 'phi' 'nb' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%nk = phi i4 8, void, i4 8, void, i4 8, void, i4 6, void, i4 6, void, i4 6, void, i4 4, void, i4 4, void, i4 4, void"   --->   Operation 42 'phi' 'nk' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%round_val = phi i4 15, void, i4 15, void, i4 15, void, i4 15, void, i4 13, void, i4 13, void, i4 15, void, i4 13, void, i4 11, void"   --->   Operation 43 'phi' 'round_val' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i4 %nk" [aes_hls/src/common/aes_KeySchedule.cpp:101]   --->   Operation 44 'zext' 'zext_ln101' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i4 %nk" [aes_hls/src/common/aes_KeySchedule.cpp:154]   --->   Operation 45 'zext' 'zext_ln154' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %nk, i2 0" [aes_hls/src/common/aes_KeySchedule.cpp:101]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln154 = br void" [aes_hls/src/common/aes_KeySchedule.cpp:154]   --->   Operation 47 'br' 'br_ln154' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %._crit_edge10, i6 %add_ln154, void %.split9" [aes_hls/src/common/aes_KeySchedule.cpp:154]   --->   Operation 48 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %._crit_edge10, i4 %select_ln102_1, void %.split9" [aes_hls/src/common/aes_KeySchedule.cpp:102]   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %._crit_edge10, i3 %add_ln155, void %.split9" [aes_hls/src/common/aes_KeySchedule.cpp:155]   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln154 = add i6 %indvar_flatten, i6 1" [aes_hls/src/common/aes_KeySchedule.cpp:154]   --->   Operation 51 'add' 'add_ln154' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.42ns)   --->   "%icmp_ln154 = icmp_eq  i6 %indvar_flatten, i6 %tmp_s" [aes_hls/src/common/aes_KeySchedule.cpp:154]   --->   Operation 53 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.split9, void %.lr.ph.preheader" [aes_hls/src/common/aes_KeySchedule.cpp:154]   --->   Operation 54 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%j_10 = add i4 %j, i4 1" [aes_hls/src/common/aes_KeySchedule.cpp:154]   --->   Operation 55 'add' 'j_10' <Predicate = (!icmp_ln154)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.13ns)   --->   "%icmp_ln155 = icmp_eq  i3 %i, i3 4" [aes_hls/src/common/aes_KeySchedule.cpp:155]   --->   Operation 56 'icmp' 'icmp_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.98ns)   --->   "%select_ln102 = select i1 %icmp_ln155, i3 0, i3 %i" [aes_hls/src/common/aes_KeySchedule.cpp:102]   --->   Operation 57 'select' 'select_ln102' <Predicate = (!icmp_ln154)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.02ns)   --->   "%select_ln102_1 = select i1 %icmp_ln155, i4 %j_10, i4 %j" [aes_hls/src/common/aes_KeySchedule.cpp:102]   --->   Operation 58 'select' 'select_ln102_1' <Predicate = (!icmp_ln154)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i3 %select_ln102" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 59 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln157_1 = trunc i4 %select_ln102_1" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 60 'trunc' 'trunc_ln157_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln157_1, i2 %trunc_ln157" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 61 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i5 %add_ln" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 62 'zext' 'zext_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%key_addr = getelementptr i8 %key, i64 0, i64 %zext_ln157" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 63 'getelementptr' 'key_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%key_load = load i5 %key_addr" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 64 'load' 'key_load' <Predicate = (!icmp_ln154)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 65 [1/1] (1.65ns)   --->   "%add_ln155 = add i3 %select_ln102, i3 1" [aes_hls/src/common/aes_KeySchedule.cpp:155]   --->   Operation 65 'add' 'add_ln155' <Predicate = (!icmp_ln154)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_154_1_VITIS_LOOP_155_2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0"   --->   Operation 67 'speclooptripcount' 'empty' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%select_ln102_1_cast = zext i4 %select_ln102_1" [aes_hls/src/common/aes_KeySchedule.cpp:102]   --->   Operation 68 'zext' 'select_ln102_1_cast' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln157, i7 0" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 70 'bitconcatenate' 'tmp_16_cast' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln102, i3 0" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 71 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i6 %tmp_1" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 72 'zext' 'zext_ln157_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157 = sub i9 %tmp_16_cast, i9 %zext_ln157_1" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 73 'sub' 'sub_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 74 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln157 = add i9 %sub_ln157, i9 %select_ln102_1_cast" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 74 'add' 'add_ln157' <Predicate = (!icmp_ln154)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i9 %add_ln157" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 75 'zext' 'zext_ln157_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%word_addr_13 = getelementptr i8 %word, i64 0, i64 %zext_ln157_2" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 76 'getelementptr' 'word_addr_13' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [aes_hls/src/common/aes_KeySchedule.cpp:102]   --->   Operation 77 'specloopname' 'specloopname_ln102' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%key_load = load i5 %key_addr" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 78 'load' 'key_load' <Predicate = (!icmp_ln154)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln157 = store i8 %key_load, i9 %word_addr_13" [aes_hls/src/common/aes_KeySchedule.cpp:157]   --->   Operation 79 'store' 'store_ln157' <Predicate = (!icmp_ln154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.34>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%nb_cast = zext i4 %nb"   --->   Operation 81 'zext' 'nb_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%add141_cast = zext i4 %round_val"   --->   Operation 82 'zext' 'add141_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.34ns)   --->   "%mul15 = mul i8 %add141_cast, i8 %nb_cast"   --->   Operation 83 'mul' 'mul15' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.30ns)   --->   "%cmp130 = icmp_ugt  i4 %nk, i4 6"   --->   Operation 84 'icmp' 'cmp130' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 4.21>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%j_9 = phi i7 %j_11, void %.loopexit, i7 %zext_ln101, void %.lr.ph.preheader"   --->   Operation 86 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%j_9_cast = zext i7 %j_9" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 87 'zext' 'j_9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln161 = icmp_ult  i8 %j_9_cast, i8 %mul15" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 89 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %._crit_edge.loopexit, void %.split4" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 90 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [11/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 91 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 4.21>
ST_6 : Operation 92 [10/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 92 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 4.21>
ST_7 : Operation 93 [9/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 93 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 4.21>
ST_8 : Operation 94 [8/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 94 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 4.21>
ST_9 : Operation 95 [7/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 95 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 4.21>
ST_10 : Operation 96 [6/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 96 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 4.21>
ST_11 : Operation 97 [5/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 97 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (1.87ns)   --->   "%j_11 = add i7 %j_9, i7 1" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 98 'add' 'j_11' <Predicate = (icmp_ln161)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 4.21>
ST_12 : Operation 99 [4/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 99 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 4.21>
ST_13 : Operation 100 [3/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 100 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 4.21>
ST_14 : Operation 101 [2/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 101 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 6.32>
ST_15 : Operation 102 [1/11] (4.21ns)   --->   "%urem_ln164 = urem i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 102 'urem' 'urem_ln164' <Predicate = (icmp_ln161)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i3 %urem_ln164" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 103 'trunc' 'trunc_ln164' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln164 = icmp_eq  i3 %trunc_ln164, i3 0" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 104 'icmp' 'icmp_ln164' <Predicate = (icmp_ln161)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void, void %.thread" [aes_hls/src/common/aes_KeySchedule.cpp:164]   --->   Operation 105 'br' 'br_ln164' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (1.13ns)   --->   "%icmp_ln178 = icmp_eq  i3 %trunc_ln164, i3 4" [aes_hls/src/common/aes_KeySchedule.cpp:178]   --->   Operation 106 'icmp' 'icmp_ln178' <Predicate = (icmp_ln161 & !icmp_ln164)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln178 = and i1 %cmp130, i1 %icmp_ln178" [aes_hls/src/common/aes_KeySchedule.cpp:178]   --->   Operation 107 'and' 'and_ln178' <Predicate = (icmp_ln161 & !icmp_ln164)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [11/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 108 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 4.21>
ST_16 : Operation 109 [10/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 109 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 4.21>
ST_17 : Operation 110 [9/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 110 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 4.21>
ST_18 : Operation 111 [8/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 111 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 4.21>
ST_19 : Operation 112 [7/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 112 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 4.21>
ST_20 : Operation 113 [6/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 113 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 4.21>
ST_21 : Operation 114 [5/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 114 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 4.21>
ST_22 : Operation 115 [4/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 115 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.03>
ST_23 : Operation 116 [1/1] (1.87ns)   --->   "%idxprom22 = add i7 %j_9, i7 127" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 116 'add' 'idxprom22' <Predicate = (icmp_ln161)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %idxprom22" [aes_hls/src/common/aes_KeySchedule.cpp:174]   --->   Operation 117 'zext' 'zext_ln174' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i7 %idxprom22" [aes_hls/src/common/aes_KeySchedule.cpp:174]   --->   Operation 118 'zext' 'zext_ln174_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (1.91ns)   --->   "%add_ln174 = add i8 %zext_ln174_1, i8 120" [aes_hls/src/common/aes_KeySchedule.cpp:174]   --->   Operation 119 'add' 'add_ln174' <Predicate = (icmp_ln161)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i8 %add_ln174" [aes_hls/src/common/aes_KeySchedule.cpp:174]   --->   Operation 120 'zext' 'zext_ln174_2' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "%word_addr = getelementptr i8 %word, i64 0, i64 %zext_ln174_2" [aes_hls/src/common/aes_KeySchedule.cpp:174]   --->   Operation 121 'getelementptr' 'word_addr' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_23 : Operation 122 [1/1] (1.82ns)   --->   "%add_ln175 = add i9 %zext_ln174, i9 240" [aes_hls/src/common/aes_KeySchedule.cpp:175]   --->   Operation 122 'add' 'add_ln175' <Predicate = (icmp_ln161)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i9 %add_ln175" [aes_hls/src/common/aes_KeySchedule.cpp:175]   --->   Operation 123 'zext' 'zext_ln175' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%word_addr_10 = getelementptr i8 %word, i64 0, i64 %zext_ln175" [aes_hls/src/common/aes_KeySchedule.cpp:175]   --->   Operation 124 'getelementptr' 'word_addr_10' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_23 : Operation 125 [2/2] (3.25ns)   --->   "%temp_1_1 = load i9 %word_addr" [aes_hls/src/common/aes_KeySchedule.cpp:174]   --->   Operation 125 'load' 'temp_1_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_23 : Operation 126 [2/2] (3.25ns)   --->   "%temp_2_1 = load i9 %word_addr_10" [aes_hls/src/common/aes_KeySchedule.cpp:175]   --->   Operation 126 'load' 'temp_2_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_23 : Operation 127 [3/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 127 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 6.50>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%idxprom22_cast = zext i7 %idxprom22" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 128 'zext' 'idxprom22_cast' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln176 = add i9 %zext_ln174, i9 360" [aes_hls/src/common/aes_KeySchedule.cpp:176]   --->   Operation 129 'add' 'add_ln176' <Predicate = (icmp_ln161)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i9 %add_ln176" [aes_hls/src/common/aes_KeySchedule.cpp:176]   --->   Operation 130 'zext' 'zext_ln176' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%word_addr_11 = getelementptr i8 %word, i64 0, i64 %zext_ln176" [aes_hls/src/common/aes_KeySchedule.cpp:176]   --->   Operation 131 'getelementptr' 'word_addr_11' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%word_addr_12 = getelementptr i8 %word, i64 0, i64 %idxprom22_cast" [aes_hls/src/common/aes_KeySchedule.cpp:173]   --->   Operation 132 'getelementptr' 'word_addr_12' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_24 : Operation 133 [1/2] (3.25ns)   --->   "%temp_1_1 = load i9 %word_addr" [aes_hls/src/common/aes_KeySchedule.cpp:174]   --->   Operation 133 'load' 'temp_1_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_24 : Operation 134 [1/2] (3.25ns)   --->   "%temp_2_1 = load i9 %word_addr_10" [aes_hls/src/common/aes_KeySchedule.cpp:175]   --->   Operation 134 'load' 'temp_2_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_24 : Operation 135 [2/2] (3.25ns)   --->   "%temp_3_1 = load i9 %word_addr_11" [aes_hls/src/common/aes_KeySchedule.cpp:176]   --->   Operation 135 'load' 'temp_3_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_24 : Operation 136 [2/2] (3.25ns)   --->   "%temp_0_1 = load i9 %word_addr_12" [aes_hls/src/common/aes_KeySchedule.cpp:173]   --->   Operation 136 'load' 'temp_0_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i8 %temp_1_1" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 137 'zext' 'zext_ln181_1' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%Sbox_addr_5 = getelementptr i8 %Sbox, i64 0, i64 %zext_ln181_1" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 138 'getelementptr' 'Sbox_addr_5' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_24 : Operation 139 [2/2] (3.25ns)   --->   "%temp_1_2 = load i8 %Sbox_addr_5" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 139 'load' 'temp_1_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i8 %temp_2_1" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 140 'zext' 'zext_ln181_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%Sbox_addr_6 = getelementptr i8 %Sbox, i64 0, i64 %zext_ln181_2" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 141 'getelementptr' 'Sbox_addr_6' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_24 : Operation 142 [2/2] (3.25ns)   --->   "%temp_2_2 = load i8 %Sbox_addr_6" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 142 'load' 'temp_2_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %temp_1_1" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 143 'zext' 'zext_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%Sbox_addr = getelementptr i8 %Sbox, i64 0, i64 %zext_ln166" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 144 'getelementptr' 'Sbox_addr' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_24 : Operation 145 [2/2] (3.25ns)   --->   "%Sbox_load = load i8 %Sbox_addr" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 145 'load' 'Sbox_load' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_24 : Operation 146 [2/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 146 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %temp_2_1" [aes_hls/src/common/aes_KeySchedule.cpp:167]   --->   Operation 147 'zext' 'zext_ln167' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%Sbox_addr_1 = getelementptr i8 %Sbox, i64 0, i64 %zext_ln167" [aes_hls/src/common/aes_KeySchedule.cpp:167]   --->   Operation 148 'getelementptr' 'Sbox_addr_1' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_24 : Operation 149 [2/2] (3.25ns)   --->   "%temp_1 = load i8 %Sbox_addr_1" [aes_hls/src/common/aes_KeySchedule.cpp:167]   --->   Operation 149 'load' 'temp_1' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 25 <SV = 23> <Delay = 7.03>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [aes_hls/src/common/aes_KeySchedule.cpp:102]   --->   Operation 150 'specloopname' 'specloopname_ln102' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_25 : Operation 151 [1/2] (3.25ns)   --->   "%temp_3_1 = load i9 %word_addr_11" [aes_hls/src/common/aes_KeySchedule.cpp:176]   --->   Operation 151 'load' 'temp_3_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_25 : Operation 152 [1/2] (3.25ns)   --->   "%temp_0_1 = load i9 %word_addr_12" [aes_hls/src/common/aes_KeySchedule.cpp:173]   --->   Operation 152 'load' 'temp_0_1' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_25 : Operation 153 [1/1] (1.70ns)   --->   "%br_ln178 = br i1 %and_ln178, void %.loopexit, void %.split.0" [aes_hls/src/common/aes_KeySchedule.cpp:178]   --->   Operation 153 'br' 'br_ln178' <Predicate = (icmp_ln161 & !icmp_ln164)> <Delay = 1.70>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i8 %temp_0_1" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 154 'zext' 'zext_ln181' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%Sbox_addr_4 = getelementptr i8 %Sbox, i64 0, i64 %zext_ln181" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 155 'getelementptr' 'Sbox_addr_4' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_25 : Operation 156 [2/2] (3.25ns)   --->   "%temp_0_2 = load i8 %Sbox_addr_4" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 156 'load' 'temp_0_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 157 [1/2] (3.25ns)   --->   "%temp_1_2 = load i8 %Sbox_addr_5" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 157 'load' 'temp_1_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 158 [1/2] (3.25ns)   --->   "%temp_2_2 = load i8 %Sbox_addr_6" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 158 'load' 'temp_2_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i8 %temp_3_1" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 159 'zext' 'zext_ln181_3' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%Sbox_addr_7 = getelementptr i8 %Sbox, i64 0, i64 %zext_ln181_3" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 160 'getelementptr' 'Sbox_addr_7' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 0.00>
ST_25 : Operation 161 [2/2] (3.25ns)   --->   "%temp_3_2 = load i8 %Sbox_addr_7" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 161 'load' 'temp_3_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 162 [1/2] (3.25ns)   --->   "%Sbox_load = load i8 %Sbox_addr" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 162 'load' 'Sbox_load' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 163 [1/11] (4.21ns)   --->   "%udiv_ln166 = udiv i7 %j_9, i7 %zext_ln101" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 163 'udiv' 'udiv_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 164 [1/2] (3.25ns)   --->   "%temp_1 = load i8 %Sbox_addr_1" [aes_hls/src/common/aes_KeySchedule.cpp:167]   --->   Operation 164 'load' 'temp_1' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %temp_3_1" [aes_hls/src/common/aes_KeySchedule.cpp:168]   --->   Operation 165 'zext' 'zext_ln168' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%Sbox_addr_2 = getelementptr i8 %Sbox, i64 0, i64 %zext_ln168" [aes_hls/src/common/aes_KeySchedule.cpp:168]   --->   Operation 166 'getelementptr' 'Sbox_addr_2' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_25 : Operation 167 [2/2] (3.25ns)   --->   "%temp_2 = load i8 %Sbox_addr_2" [aes_hls/src/common/aes_KeySchedule.cpp:168]   --->   Operation 167 'load' 'temp_2' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i8 %temp_0_1" [aes_hls/src/common/aes_KeySchedule.cpp:169]   --->   Operation 168 'zext' 'zext_ln169' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%Sbox_addr_3 = getelementptr i8 %Sbox, i64 0, i64 %zext_ln169" [aes_hls/src/common/aes_KeySchedule.cpp:169]   --->   Operation 169 'getelementptr' 'Sbox_addr_3' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_25 : Operation 170 [2/2] (3.25ns)   --->   "%temp_3 = load i8 %Sbox_addr_3" [aes_hls/src/common/aes_KeySchedule.cpp:169]   --->   Operation 170 'load' 'temp_3' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_25 : Operation 171 [1/1] (1.87ns)   --->   "%sub158 = sub i8 %j_9_cast, i8 %zext_ln154" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 171 'sub' 'sub158' <Predicate = (icmp_ln161)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%idxprom159 = sext i8 %sub158" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 172 'sext' 'idxprom159' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%word_addr_14 = getelementptr i8 %word, i64 0, i64 %idxprom159" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 173 'getelementptr' 'word_addr_14' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (1.91ns)   --->   "%add_ln184 = add i8 %sub158, i8 120" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 174 'add' 'add_ln184' <Predicate = (icmp_ln161)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i8 %add_ln184" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 175 'zext' 'zext_ln184' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%word_addr_16 = getelementptr i8 %word, i64 0, i64 %zext_ln184" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 176 'getelementptr' 'word_addr_16' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_25 : Operation 177 [2/2] (3.25ns)   --->   "%word_load = load i9 %word_addr_14" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 177 'load' 'word_load' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_25 : Operation 178 [2/2] (3.25ns)   --->   "%word_load_14 = load i9 %word_addr_16" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 178 'load' 'word_load_14' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 26 <SV = 24> <Delay = 5.07>
ST_26 : Operation 179 [1/2] (3.25ns)   --->   "%temp_0_2 = load i8 %Sbox_addr_4" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 179 'load' 'temp_0_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 180 [1/2] (3.25ns)   --->   "%temp_3_2 = load i8 %Sbox_addr_7" [aes_hls/src/common/aes_KeySchedule.cpp:181]   --->   Operation 180 'load' 'temp_3_2' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 181 [1/1] (1.70ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 181 'br' 'br_ln0' <Predicate = (icmp_ln161 & !icmp_ln164 & and_ln178)> <Delay = 1.70>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i5 %udiv_ln166" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 182 'trunc' 'trunc_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (1.78ns)   --->   "%add_ln166 = add i5 %trunc_ln166, i5 31" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 183 'add' 'add_ln166' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i5 %add_ln166" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 184 'zext' 'zext_ln166_1' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%Rcon0_addr = getelementptr i8 %Rcon0, i64 0, i64 %zext_ln166_1" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 185 'getelementptr' 'Rcon0_addr' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.00>
ST_26 : Operation 186 [2/2] (2.32ns)   --->   "%Rcon0_load = load i5 %Rcon0_addr" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 186 'load' 'Rcon0_load' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 30> <ROM>
ST_26 : Operation 187 [1/2] (3.25ns)   --->   "%temp_2 = load i8 %Sbox_addr_2" [aes_hls/src/common/aes_KeySchedule.cpp:168]   --->   Operation 187 'load' 'temp_2' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 188 [1/2] (3.25ns)   --->   "%temp_3 = load i8 %Sbox_addr_3" [aes_hls/src/common/aes_KeySchedule.cpp:169]   --->   Operation 188 'load' 'temp_3' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln184 = sext i8 %sub158" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 189 'sext' 'sext_ln184' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (1.82ns)   --->   "%add_ln184_1 = add i9 %sext_ln184, i9 240" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 190 'add' 'add_ln184_1' <Predicate = (icmp_ln161)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i9 %add_ln184_1" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 191 'zext' 'zext_ln184_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns)   --->   "%word_addr_18 = getelementptr i8 %word, i64 0, i64 %zext_ln184_1" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 192 'getelementptr' 'word_addr_18' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_26 : Operation 193 [1/1] (1.82ns)   --->   "%add_ln184_2 = add i9 %sext_ln184, i9 360" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 193 'add' 'add_ln184_2' <Predicate = (icmp_ln161)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i9 %add_ln184_2" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 194 'zext' 'zext_ln184_2' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%word_addr_20 = getelementptr i8 %word, i64 0, i64 %zext_ln184_2" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 195 'getelementptr' 'word_addr_20' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_26 : Operation 196 [1/2] (3.25ns)   --->   "%word_load = load i9 %word_addr_14" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 196 'load' 'word_load' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_26 : Operation 197 [1/2] (3.25ns)   --->   "%word_load_14 = load i9 %word_addr_16" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 197 'load' 'word_load_14' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_26 : Operation 198 [2/2] (3.25ns)   --->   "%word_load_15 = load i9 %word_addr_18" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 198 'load' 'word_load_15' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_26 : Operation 199 [2/2] (3.25ns)   --->   "%word_load_16 = load i9 %word_addr_20" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 199 'load' 'word_load_16' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 27 <SV = 25> <Delay = 3.31>
ST_27 : Operation 200 [1/2] (2.32ns)   --->   "%Rcon0_load = load i5 %Rcon0_addr" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 200 'load' 'Rcon0_load' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 30> <ROM>
ST_27 : Operation 201 [1/1] (0.99ns)   --->   "%temp_0 = xor i8 %Rcon0_load, i8 %Sbox_load" [aes_hls/src/common/aes_KeySchedule.cpp:166]   --->   Operation 201 'xor' 'temp_0' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/1] (1.70ns)   --->   "%br_ln178 = br void %.loopexit" [aes_hls/src/common/aes_KeySchedule.cpp:178]   --->   Operation 202 'br' 'br_ln178' <Predicate = (icmp_ln161 & icmp_ln164)> <Delay = 1.70>
ST_27 : Operation 203 [1/2] (3.25ns)   --->   "%word_load_15 = load i9 %word_addr_18" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 203 'load' 'word_load_15' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_27 : Operation 204 [1/2] (3.25ns)   --->   "%word_load_16 = load i9 %word_addr_20" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 204 'load' 'word_load_16' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 28 <SV = 26> <Delay = 5.07>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%temp_3_0 = phi i8 %temp_3, void %.thread, i8 %temp_3_2, void %.split.0, i8 %temp_3_1, void"   --->   Operation 205 'phi' 'temp_3_0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%temp_2_0 = phi i8 %temp_2, void %.thread, i8 %temp_2_2, void %.split.0, i8 %temp_2_1, void"   --->   Operation 206 'phi' 'temp_2_0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%temp_1_0 = phi i8 %temp_1, void %.thread, i8 %temp_1_2, void %.split.0, i8 %temp_1_1, void"   --->   Operation 207 'phi' 'temp_1_0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%temp_0_0 = phi i8 %temp_0, void %.thread, i8 %temp_0_2, void %.split.0, i8 %temp_0_1, void"   --->   Operation 208 'phi' 'temp_0_0' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%idxprom169 = zext i7 %j_9" [aes_hls/src/common/aes_KeySchedule.cpp:161]   --->   Operation 209 'zext' 'idxprom169' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i7 %j_9" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 210 'zext' 'zext_ln184_3' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 211 [1/1] (0.00ns)   --->   "%word_addr_15 = getelementptr i8 %word, i64 0, i64 %idxprom169" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 211 'getelementptr' 'word_addr_15' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (1.82ns)   --->   "%add_ln184_5 = add i9 %zext_ln184_3, i9 360" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 212 'add' 'add_ln184_5' <Predicate = (icmp_ln161)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i9 %add_ln184_5" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 213 'zext' 'zext_ln184_6' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%word_addr_21 = getelementptr i8 %word, i64 0, i64 %zext_ln184_6" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 214 'getelementptr' 'word_addr_21' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.99ns)   --->   "%xor_ln184 = xor i8 %word_load, i8 %temp_0_0" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 215 'xor' 'xor_ln184' <Predicate = (icmp_ln161)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %xor_ln184, i9 %word_addr_15" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 216 'store' 'store_ln184' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_28 : Operation 217 [1/1] (0.99ns)   --->   "%xor_ln184_1 = xor i8 %word_load_14, i8 %temp_1_0" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 217 'xor' 'xor_ln184_1' <Predicate = (icmp_ln161)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 218 [1/1] (0.99ns)   --->   "%xor_ln184_2 = xor i8 %word_load_15, i8 %temp_2_0" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 218 'xor' 'xor_ln184_2' <Predicate = (icmp_ln161)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 219 [1/1] (0.99ns)   --->   "%xor_ln184_3 = xor i8 %word_load_16, i8 %temp_3_0" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 219 'xor' 'xor_ln184_3' <Predicate = (icmp_ln161)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %xor_ln184_3, i9 %word_addr_21" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 220 'store' 'store_ln184' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 29 <SV = 27> <Delay = 5.16>
ST_29 : Operation 221 [1/1] (1.91ns)   --->   "%add_ln184_3 = add i8 %j_9_cast, i8 120" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 221 'add' 'add_ln184_3' <Predicate = (icmp_ln161)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i8 %add_ln184_3" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 222 'zext' 'zext_ln184_4' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%word_addr_17 = getelementptr i8 %word, i64 0, i64 %zext_ln184_4" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 223 'getelementptr' 'word_addr_17' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (1.82ns)   --->   "%add_ln184_4 = add i9 %zext_ln184_3, i9 240" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 224 'add' 'add_ln184_4' <Predicate = (icmp_ln161)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i9 %add_ln184_4" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 225 'zext' 'zext_ln184_5' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%word_addr_19 = getelementptr i8 %word, i64 0, i64 %zext_ln184_5" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 226 'getelementptr' 'word_addr_19' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %xor_ln184_1, i9 %word_addr_17" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 227 'store' 'store_ln184' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_29 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln184 = store i8 %xor_ln184_2, i9 %word_addr_19" [aes_hls/src/common/aes_KeySchedule.cpp:184]   --->   Operation 228 'store' 'store_ln184' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 229 'br' 'br_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 30 <SV = 4> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 230 'br' 'br_ln0' <Predicate = (type_read == 256256) | (type_read == 256192) | (type_read == 256128) | (type_read == 192256) | (type_read == 192192) | (type_read == 192128) | (type_read == 128256) | (type_read == 128192) | (type_read == 128128)> <Delay = 0.00>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 231 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('nb') [27]  (1.71 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j', aes_hls/src/common/aes_KeySchedule.cpp:102) with incoming values : ('select_ln102_1', aes_hls/src/common/aes_KeySchedule.cpp:102) [36]  (0 ns)
	'add' operation ('j', aes_hls/src/common/aes_KeySchedule.cpp:154) [43]  (1.74 ns)
	'select' operation ('select_ln102_1', aes_hls/src/common/aes_KeySchedule.cpp:102) [48]  (1.02 ns)
	'getelementptr' operation ('key_addr', aes_hls/src/common/aes_KeySchedule.cpp:157) [63]  (0 ns)
	'load' operation ('key_load', aes_hls/src/common/aes_KeySchedule.cpp:157) on array 'key' [64]  (2.32 ns)

 <State 3>: 6.95ns
The critical path consists of the following:
	'add' operation ('add_ln157', aes_hls/src/common/aes_KeySchedule.cpp:157) [56]  (3.7 ns)
	'getelementptr' operation ('word_addr_13', aes_hls/src/common/aes_KeySchedule.cpp:157) [58]  (0 ns)
	'store' operation ('store_ln157', aes_hls/src/common/aes_KeySchedule.cpp:157) of variable 'key_load', aes_hls/src/common/aes_KeySchedule.cpp:157 on array 'word' [65]  (3.25 ns)

 <State 4>: 2.34ns
The critical path consists of the following:
	'mul' operation ('mul15') [71]  (2.34 ns)

 <State 5>: 4.21ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('zext_ln101', aes_hls/src/common/aes_KeySchedule.cpp:101) ('j', aes_hls/src/common/aes_KeySchedule.cpp:161) [75]  (0 ns)
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 6>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 7>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 8>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 9>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 10>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 11>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 12>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 13>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 14>: 4.21ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)

 <State 15>: 6.32ns
The critical path consists of the following:
	'urem' operation ('urem_ln164', aes_hls/src/common/aes_KeySchedule.cpp:164) [82]  (4.21 ns)
	'icmp' operation ('icmp_ln178', aes_hls/src/common/aes_KeySchedule.cpp:178) [105]  (1.13 ns)
	'and' operation ('and_ln178', aes_hls/src/common/aes_KeySchedule.cpp:178) [106]  (0.978 ns)

 <State 16>: 4.21ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln166', aes_hls/src/common/aes_KeySchedule.cpp:166) [126]  (4.21 ns)

 <State 17>: 4.21ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln166', aes_hls/src/common/aes_KeySchedule.cpp:166) [126]  (4.21 ns)

 <State 18>: 4.21ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln166', aes_hls/src/common/aes_KeySchedule.cpp:166) [126]  (4.21 ns)

 <State 19>: 4.21ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln166', aes_hls/src/common/aes_KeySchedule.cpp:166) [126]  (4.21 ns)

 <State 20>: 4.21ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln166', aes_hls/src/common/aes_KeySchedule.cpp:166) [126]  (4.21 ns)

 <State 21>: 4.21ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln166', aes_hls/src/common/aes_KeySchedule.cpp:166) [126]  (4.21 ns)

 <State 22>: 4.21ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln166', aes_hls/src/common/aes_KeySchedule.cpp:166) [126]  (4.21 ns)

 <State 23>: 7.04ns
The critical path consists of the following:
	'add' operation ('idxprom22', aes_hls/src/common/aes_KeySchedule.cpp:161) [85]  (1.87 ns)
	'add' operation ('add_ln174', aes_hls/src/common/aes_KeySchedule.cpp:174) [89]  (1.92 ns)
	'getelementptr' operation ('word_addr', aes_hls/src/common/aes_KeySchedule.cpp:174) [91]  (0 ns)
	'load' operation ('temp[1]', aes_hls/src/common/aes_KeySchedule.cpp:174) on array 'word' [99]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('temp[1]', aes_hls/src/common/aes_KeySchedule.cpp:174) on array 'word' [99]  (3.25 ns)
	'getelementptr' operation ('Sbox_addr', aes_hls/src/common/aes_KeySchedule.cpp:166) [124]  (0 ns)
	'load' operation ('Sbox_load', aes_hls/src/common/aes_KeySchedule.cpp:166) on array 'Sbox' [125]  (3.25 ns)

 <State 25>: 7.04ns
The critical path consists of the following:
	'sub' operation ('sub158', aes_hls/src/common/aes_KeySchedule.cpp:161) [148]  (1.87 ns)
	'add' operation ('add_ln184', aes_hls/src/common/aes_KeySchedule.cpp:184) [152]  (1.92 ns)
	'getelementptr' operation ('word_addr_16', aes_hls/src/common/aes_KeySchedule.cpp:184) [154]  (0 ns)
	'load' operation ('word_load_14', aes_hls/src/common/aes_KeySchedule.cpp:184) on array 'word' [176]  (3.25 ns)

 <State 26>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln184_1', aes_hls/src/common/aes_KeySchedule.cpp:184) [155]  (1.82 ns)
	'getelementptr' operation ('word_addr_18', aes_hls/src/common/aes_KeySchedule.cpp:184) [157]  (0 ns)
	'load' operation ('word_load_15', aes_hls/src/common/aes_KeySchedule.cpp:184) on array 'word' [179]  (3.25 ns)

 <State 27>: 3.31ns
The critical path consists of the following:
	'load' operation ('Rcon0_load', aes_hls/src/common/aes_KeySchedule.cpp:166) on array 'Rcon0' [131]  (2.32 ns)
	'xor' operation ('temp[0]', aes_hls/src/common/aes_KeySchedule.cpp:166) [132]  (0.99 ns)

 <State 28>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln184_5', aes_hls/src/common/aes_KeySchedule.cpp:184) [170]  (1.82 ns)
	'getelementptr' operation ('word_addr_21', aes_hls/src/common/aes_KeySchedule.cpp:184) [172]  (0 ns)
	'store' operation ('store_ln184', aes_hls/src/common/aes_KeySchedule.cpp:184) of variable 'xor_ln184_3', aes_hls/src/common/aes_KeySchedule.cpp:184 on array 'word' [184]  (3.25 ns)

 <State 29>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln184_3', aes_hls/src/common/aes_KeySchedule.cpp:184) [164]  (1.92 ns)
	'getelementptr' operation ('word_addr_17', aes_hls/src/common/aes_KeySchedule.cpp:184) [166]  (0 ns)
	'store' operation ('store_ln184', aes_hls/src/common/aes_KeySchedule.cpp:184) of variable 'xor_ln184_1', aes_hls/src/common/aes_KeySchedule.cpp:184 on array 'word' [178]  (3.25 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
