#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May  7 10:21:42 2024
# Process ID: 10352
# Current directory: D:/Ishan Thisara Processor new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11664 D:\Ishan Thisara Processor new\Ishan Thisara Processor.xpr
# Log file: D:/Ishan Thisara Processor new/vivado.log
# Journal file: D:/Ishan Thisara Processor new\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {D:/Ishan Thisara Processor new/Ishan Thisara Processor.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Lab 3/Lab 3.srcs/sources_1/new/FA.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Lab 3/Lab 3.srcs/sources_1/new/HA.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 10:23:33 2024...
ompile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 988.074 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_2 [mux_2_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_bit [reg_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multi4X4 [multi4x4_default]
Compiling architecture behavioral of entity xil_defaultlib.ASUnit [asunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_4 [mux_2_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.System [system_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_system
Built simulation snapshot TB_System_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.574 ; gain = 3.113
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top Mux_2_to_1_bit_4 [current_fileset]
update_compile_order -fileset sources_1
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.125 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top TB_Mux_2_to_1_bit_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top System [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_2_to_1_bit_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Mux_2_to_1_bit_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_Mux_2_to_1_bit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_2_to_1_bit_4
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Mux_2_to_1_bit_4_behav xil_defaultlib.TB_Mux_2_to_1_bit_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_4 [mux_2_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_2_to_1_bit_4
Built simulation snapshot TB_Mux_2_to_1_bit_4_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_2_to_1_bit_4_behav -key {Behavioral:sim_1:Functional:TB_Mux_2_to_1_bit_4} -tclbatch {TB_Mux_2_to_1_bit_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Mux_2_to_1_bit_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_2_to_1_bit_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.777 ; gain = 14.660
set_property top TB_ProgramCounter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ProgramCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ProgramCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ProgramCounter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ProgramCounter_behav xil_defaultlib.TB_ProgramCounter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_programcounter
Built simulation snapshot TB_ProgramCounter_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Ishan -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Ishan" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May  7 10:36:22 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ProgramCounter_behav -key {Behavioral:sim_1:Functional:TB_ProgramCounter} -tclbatch {TB_ProgramCounter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_ProgramCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ProgramCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1041.523 ; gain = 12.164
set_property top TB_InstructionDecoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InstructionDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InstructionDecoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_InstructionDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InstructionDecoder_behav xil_defaultlib.TB_InstructionDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 13 [D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_InstructionDecoder.vhd:96]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_instructiondecoder in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InstructionDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InstructionDecoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_InstructionDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InstructionDecoder_behav xil_defaultlib.TB_InstructionDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instructiondecoder
Built simulation snapshot TB_InstructionDecoder_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Ishan -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Ishan" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May  7 10:44:23 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_InstructionDecoder_behav -key {Behavioral:sim_1:Functional:TB_InstructionDecoder} -tclbatch {TB_InstructionDecoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_InstructionDecoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_InstructionDecoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1064.758 ; gain = 5.652
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InstructionDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InstructionDecoder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InstructionDecoder_behav xil_defaultlib.TB_InstructionDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_InstructionDecoder_behav -key {Behavioral:sim_1:Functional:TB_InstructionDecoder} -tclbatch {TB_InstructionDecoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_InstructionDecoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_InstructionDecoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1072.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InstructionDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InstructionDecoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_InstructionDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InstructionDecoder_behav xil_defaultlib.TB_InstructionDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instructiondecoder
Built simulation snapshot TB_InstructionDecoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_InstructionDecoder_behav -key {Behavioral:sim_1:Functional:TB_InstructionDecoder} -tclbatch {TB_InstructionDecoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_InstructionDecoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_InstructionDecoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.359 ; gain = 0.000
set_property top TB_System [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
ERROR: [Common 17-190] Invalid Tcl eval of 'current_sim simulation_5' during processing of event '454'.
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.359 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_5
set_property top TB_ROM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ROM_behav xil_defaultlib.TB_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 13 [D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_ROM.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rom in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ROM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ROM_behav xil_defaultlib.TB_ROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_rom
Built simulation snapshot TB_ROM_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Ishan -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Ishan" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May  7 11:07:53 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ROM_behav -key {Behavioral:sim_1:Functional:TB_ROM} -tclbatch {TB_ROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_ROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1079.527 ; gain = 1.168
set_property top TB_InstructionDecoder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_InstructionDecoder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_InstructionDecoder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_InstructionDecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_InstructionDecoder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_InstructionDecoder_behav xil_defaultlib.TB_InstructionDecoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_instructiondecoder
Built simulation snapshot TB_InstructionDecoder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_InstructionDecoder_behav -key {Behavioral:sim_1:Functional:TB_InstructionDecoder} -tclbatch {TB_InstructionDecoder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_InstructionDecoder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_InstructionDecoder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.238 ; gain = 10.199
set_property top TB_System [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
ERROR: [Common 17-190] Invalid Tcl eval of 'current_sim simulation_10' during processing of event '454'.
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:TB_System' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:TB_System' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1093.328 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
set_property top TB_nano_processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_nano_processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_nano_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_2 [mux_2_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_bit [reg_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multi4X4 [multi4x4_default]
Compiling architecture behavioral of entity xil_defaultlib.ASUnit [asunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_4 [mux_2_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_nano_processor
Built simulation snapshot TB_nano_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top TB_Slow_Clk [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Slow_Clk' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Slow_Clk_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sim_1/new/TB_Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Slow_Clk_behav xil_defaultlib.TB_Slow_Clk -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_slow_clk
Built simulation snapshot TB_Slow_Clk_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Ishan -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Ishan" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue May  7 11:24:37 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Slow_Clk_behav -key {Behavioral:sim_1:Functional:TB_Slow_Clk} -tclbatch {TB_Slow_Clk.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Slow_Clk.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Slow_Clk_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1093.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Slow_Clk' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Slow_Clk_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Slow_Clk_behav xil_defaultlib.TB_Slow_Clk -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_slow_clk
Built simulation snapshot TB_Slow_Clk_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Slow_Clk_behav -key {Behavioral:sim_1:Functional:TB_Slow_Clk} -tclbatch {TB_Slow_Clk.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Slow_Clk.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Slow_Clk_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.328 ; gain = 0.000
set_property top TB_System [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_2 [mux_2_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_bit [reg_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multi4X4 [multi4x4_default]
Compiling architecture behavioral of entity xil_defaultlib.ASUnit [asunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_4 [mux_2_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.System [system_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_system
Built simulation snapshot TB_System_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.328 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.328 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue May  7 11:38:44 2024] Launched synth_1...
Run output will be captured here: D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1/runme.log
[Tue May  7 11:38:44 2024] Launched impl_1...
Run output will be captured here: D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/impl_1/runme.log
current_sim simulation_15
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/impl_1/System.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/impl_1/System.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue May  7 11:41:23 2024] Launched synth_1...
Run output will be captured here: D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/synth_1/runme.log
[Tue May  7 11:41:24 2024] Launched impl_1...
Run output will be captured here: D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Ishan Thisara Processor new/Ishan Thisara Processor.runs/impl_1/System.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:TB_System' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:TB_System' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
set_property top TB_nano_processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_nano_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_nano_processor_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_nano_processor_behav xil_defaultlib.TB_nano_processor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_nano_processor_behav -key {Behavioral:sim_1:Functional:TB_nano_processor} -tclbatch {TB_nano_processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_nano_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_nano_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.262 ; gain = 0.000
set_property top TB_System [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:TB_System' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_System' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_System_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Ishan Thisara Processor new/Ishan Thisara Processor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9afbf9deccd54a5c9f6c9da91898057f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_System_behav xil_defaultlib.TB_System -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_2 [mux_2_to_2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_3 [mux_2_to_1_bit_3_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3bit [adder_3bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoder [instructiondecoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_4_bit [reg_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegBank [regbank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1_bit_4 [mux_8_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Multi4X4 [multi4x4_default]
Compiling architecture behavioral of entity xil_defaultlib.ASUnit [asunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1_bit_4 [mux_2_to_1_bit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.nano_processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.System [system_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_system
Built simulation snapshot TB_System_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Ishan Thisara Processor new/Ishan Thisara Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_System_behav -key {Behavioral:sim_1:Functional:TB_System} -tclbatch {TB_System.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Ishan' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1868.672 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
