set ::env(PROJECT_NAME) debounce
set ::env(DESIGN_TOP) debounce
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/debounce/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/debounce/rtl/debounce.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
