============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  05:02:18 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (38759 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    4210                  
             Slack:=   38759                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y          -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y          -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y          -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y         -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y         -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y          -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y       -       A->Y  F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18241__7410/Y          -       A->Y  R     NOR2X1         2  2.8   168   204   13437    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   264   13702    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   14060    (-,-) 
  g17818__4319/Y          -       A1->Y R     AO22X1         1  1.9    62   259   14318    (-,-) 
  ram_0_char_num_reg[3]/D -       -     R     DFFHQX1        1    -     -     0   14318    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (38759 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    4210                  
             Slack:=   38759                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y          -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y          -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y          -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y         -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y         -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y          -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y       -       A->Y  F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18241__7410/Y          -       A->Y  R     NOR2X1         2  2.8   168   204   13437    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   264   13702    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   14060    (-,-) 
  g17816__2398/Y          -       A1->Y R     AO22X1         1  1.9    62   259   14318    (-,-) 
  ram_0_char_num_reg[2]/D -       -     R     DFFHQX1        1    -     -     0   14318    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (38759 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    4210                  
             Slack:=   38759                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y          -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y          -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y          -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y         -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y         -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y          -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y       -       A->Y  F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18241__7410/Y          -       A->Y  R     NOR2X1         2  2.8   168   204   13437    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   264   13702    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   14060    (-,-) 
  g17817__5107/Y          -       A1->Y R     AO22X1         1  1.9    62   259   14318    (-,-) 
  ram_0_char_num_reg[1]/D -       -     R     DFFHQX1        1    -     -     0   14318    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (38759 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    4210                  
             Slack:=   38759                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y          -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y          -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y          -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y         -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y         -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y          -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y       -       A->Y  F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18241__7410/Y          -       A->Y  R     NOR2X1         2  2.8   168   204   13437    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   264   13702    (-,-) 
  g18049__9315/Y          -       D->Y  R     AND4X1         4  4.8   138   358   14060    (-,-) 
  g17815__6260/Y          -       A1->Y R     AO22X1         1  1.9    62   259   14318    (-,-) 
  ram_0_char_num_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   14318    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (39088 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -540                  
       Uncertainty:-    2500                  
     Required Time:=   53040                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3844                  
             Slack:=   39088                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y          -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y          -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y          -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y          -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y         -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y         -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y          -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y       -       A->Y  F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18241__7410/Y          -       A->Y  R     NOR2X1         2  2.8   168   204   13437    (-,-) 
  g18175__8246/Y          -       B->Y  R     MX2X1          2  3.0    81   264   13702    (-,-) 
  g18166/Y                -       A->Y  F     INVX1          2  2.9    95    98   13799    (-,-) 
  g17801__8246/Y          -       C->Y  R     NOR3X1         1  1.8   176   153   13952    (-,-) 
  ram_0_src_ram_sel_reg/D -       -     R     DFFQXL         1    -     -     0   13952    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (39109 ps) Setup Check with Pin rom_0_chipsel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3854                  
             Slack:=   39109                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y            (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y      -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y            -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y      -       B->Y  R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y      -       A->Y  F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y      -       A->Y  F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y      -       A1->Y F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y      -       C0->Y R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y      -       C->Y  F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y      -       C->Y  F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y      -       D->Y  R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y      -       C->Y  F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y   -       A->Y  F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18130__7482/Y      -       A->Y  R     NOR4X2         2  3.0   226   296   13524    (-,-) 
  g17828__6417/Y      -       C->Y  F     NAND3BX1       1  2.0   243   263   13787    (-,-) 
  g17802__9945/Y      -       B0->Y R     OAI2BB1X1      1  1.9    95   175   13962    (-,-) 
  rom_0_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   13962    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (39113 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3850                  
             Slack:=   39113                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y            (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y      -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y            -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y      -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y      -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y      -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y     -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y     -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18519__6783/Y      -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18453__2883/Y      -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18391__5477/Y      -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18378__5477/Y      -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18341__7098/Y      -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g90__6131/Y   -       A->Y  F     TBUFX2         8 15.3   197   291   13232    (-,-) 
  g18127__7098/Y      -       A->Y  R     NOR4X2         2  3.0   223   290   13522    (-,-) 
  g17829__7410/Y      -       C->Y  F     NAND3BX1       1  2.0   242   262   13783    (-,-) 
  g17803__5115/Y      -       B0->Y R     OAI2BB1X1      1  1.9    95   175   13958    (-,-) 
  rom_1_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   13958    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (39150 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -564                  
       Uncertainty:-    2500                  
     Required Time:=   53064                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3805                  
             Slack:=   39150                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y            (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y      -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y            -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y      -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y      -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y      -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y     -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y     -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y      -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y      -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y      -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y      -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y      -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y   -       A->Y  F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18241__7410/Y      -       A->Y  R     NOR2X1         2  2.8   168   204   13437    (-,-) 
  g17863__5122/Y      -       B->Y  F     MXI2XL         1  1.9   256   270   13708    (-,-) 
  g17778__1666/Y      -       B->Y  R     NOR2X1         1  1.9   134   206   13914    (-,-) 
  ram_0_ram_sel_reg/D -       -     R     DFFHQX1        1    -     -     0   13914    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (39155 ps) Setup Check with Pin i4004_sp_board_din_n_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -540                  
       Uncertainty:-    2500                  
     Required Time:=   53040                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3777                  
             Slack:=   39155                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                      (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y                -       B->Y   R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y                -       A->Y   R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y                -       B->Y   F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y               -       A->Y   R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y               -       A->Y   F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y                -       B1->Y  R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y             -       A->Y   F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18190__5115/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   212   13445    (-,-) 
  i4004_tio_board_g53__6260/Y   -       A->Y   F     TBUFX1         3  9.0   225   256   13701    (-,-) 
  drc_bufs19700/Y               -       A->Y   R     INVX1          3  4.2   131   184   13885    (-,-) 
  i4004_sp_board_din_n_reg[3]/D -       -      R     SDFFQX1        3    -     -     0   13885    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (39155 ps) Setup Check with Pin i4004_sp_board_din_n_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -540                  
       Uncertainty:-    2500                  
     Required Time:=   53040                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3777                  
             Slack:=   39155                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                      (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y                -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y                -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y                -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y                -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y                -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y             -       A->Y   F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18196__6161/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   217   13445    (-,-) 
  i4004_tio_board_g54__2398/Y   -       A->Y   F     TBUFX1         3  9.0   225   256   13701    (-,-) 
  drc_bufs19688/Y               -       A->Y   R     INVX1          3  4.2   131   184   13885    (-,-) 
  i4004_sp_board_din_n_reg[2]/D -       -      R     SDFFQX1        3    -     -     0   13885    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (39157 ps) Setup Check with Pin i4004_sp_board_din_n_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -540                  
       Uncertainty:-    2500                  
     Required Time:=   53040                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3774                  
             Slack:=   39157                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                      (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y                -       B->Y   R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y                -       A->Y   R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y                -       B->Y   F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y               -       A->Y   R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y               -       A->Y   F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18519__6783/Y                -       B1->Y  R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18453__2883/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18391__5477/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18378__5477/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18341__7098/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g90__6131/Y             -       A->Y   F     TBUFX2         8 15.3   197   291   13232    (-,-) 
  g18193__1881/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   210   13442    (-,-) 
  i4004_tio_board_g3__5477/Y    -       A->Y   F     TBUFX1         3  9.0   225   256   13699    (-,-) 
  drc_bufs19694/Y               -       A->Y   R     INVX1          3  4.2   131   184   13883    (-,-) 
  i4004_sp_board_din_n_reg[1]/D -       -      R     SDFFQX1        3    -     -     0   13883    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (39168 ps) Setup Check with Pin rom_1_n0161_reg/CK->SI
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -578                  
       Uncertainty:-    2500                  
     Required Time:=   53078                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3801                  
             Slack:=   39168                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y           (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y     -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y           -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y     -       B->Y  R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y     -       A->Y  F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y     -       A->Y  F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y     -       A1->Y F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y     -       C0->Y R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y     -       C->Y  F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y     -       C->Y  F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y     -       D->Y  R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y     -       C->Y  F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y  -       A->Y  F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18219__2802/Y     -       AN->Y F     NAND3BX1       1  1.9   228   290   13517    (-,-) 
  g18172__2883/Y     -       C->Y  R     NOR3X1         1  1.8   182   220   13737    (-,-) 
  g2/Y               -       B0->Y R     AO21X1         1  1.8    56   172   13910    (-,-) 
  rom_1_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   13910    (-,-) 
#-------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (39188 ps) Setup Check with Pin rom_0_n0161_reg/CK->SI
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -578                  
       Uncertainty:-    2500                  
     Required Time:=   53078                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3781                  
             Slack:=   39188                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  poc_pad            -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y           (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y     -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y           -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y     -       B->Y  R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y     -       A->Y  F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y     -       A->Y  F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18586__2346/Y     -       A1->Y F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18547__8428/Y     -       C0->Y R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18480__7410/Y     -       C->Y  F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18394__6260/Y     -       C->Y  F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18380__5107/Y     -       D->Y  R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18340__8246/Y     -       C->Y  F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g91__5115/Y  -       A->Y  F     TBUFX2         8 15.1   195   290   13218    (-,-) 
  g18287/Y           -       A->Y  R     INVX1          3  4.6   134   172   13390    (-,-) 
  g18173__3680/Y     -       B->Y  R     AND4XL         1  1.8    86   377   13766    (-,-) 
  g19574/Y           -       B0->Y R     AO21X1         1  1.8    56   123   13890    (-,-) 
  rom_0_n0161_reg/SI -       -     R     SDFFQX1        1    -     -     0   13890    (-,-) 
#-------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (39198 ps) Setup Check with Pin i4004_sp_board_din_n_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_sp_board_din_n_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -551                  
       Uncertainty:-    2500                  
     Required Time:=   53051                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3745                  
             Slack:=   39198                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  poc_pad                       -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                      (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y                -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                      -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y                -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y                -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y                -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18586__2346/Y                -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18547__8428/Y                -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18480__7410/Y                -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18394__6260/Y                -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18380__5107/Y                -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18340__8246/Y                -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g91__5115/Y             -       A->Y   F     TBUFX2         8 15.1   195   290   13218    (-,-) 
  g18194__4733/Y                -       A1N->Y F     OAI2BB1X1      1  2.0   154   209   13428    (-,-) 
  i4004_tio_board_g55__5107/Y   -       A->Y   F     TBUFX1         3  9.0   225   256   13684    (-,-) 
  drc_bufs19682/Y               -       A->Y   R     INVX1          2  3.0   106   170   13854    (-,-) 
  i4004_sp_board_din_n_reg[0]/D -       -      R     SDFFQX1        2    -     -     0   13854    (-,-) 
#-------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (39222 ps) Setup Check with Pin i4004_alu_board_tmp_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3754                  
             Slack:=   39222                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                     (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18780__5107/Y               -       B->Y   F     OR2X1          6  7.3   198   293   11144    (-,-) 
  g18776__1705/Y               -       A->Y   R     NOR2X1         4  4.8   253   254   11398    (-,-) 
  g18739__1705/Y               -       A->Y   R     AND2X1         4  4.8   115   277   11675    (-,-) 
  g18586__2346/Y               -       A1->Y  R     AO22X1         1  2.0    64   248   11923    (-,-) 
  g18547__8428/Y               -       C0->Y  F     AOI221X1       1  1.9   196    78   12001    (-,-) 
  g18480__7410/Y               -       C->Y   R     NAND3X1        1  1.8    92   146   12147    (-,-) 
  g18394__6260/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12288    (-,-) 
  g18380__5107/Y               -       D->Y   F     NOR4BX1        1  1.9    94    76   12364    (-,-) 
  g18340__8246/Y               -       C->Y   R     NAND3X1        1  2.0    79    90   12454    (-,-) 
  ram_0_g91__5115/Y            -       A->Y   R     TBUFX2         8 15.3   173   244   12698    (-,-) 
  g18194__4733/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   103   211   12909    (-,-) 
  i4004_tio_board_g55__5107/Y  -       A->Y   R     TBUFX1         3  9.1   193   246   13155    (-,-) 
  drc_bufs19682/Y              -       A->Y   F     INVX1          2  2.9   115   164   13319    (-,-) 
  drc_bufs19681/Y              -       A->Y   R     INVX1          3  3.8   104   117   13436    (-,-) 
  g17861__7482/Y               -       A->Y   F     MXI2XL         1  1.9   258   233   13669    (-,-) 
  g17776__3680/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13849    (-,-) 
  i4004_alu_board_tmp_reg[0]/D -       -      R     DFFHQX1        1    -     -     0   13849    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (39411 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3566                  
             Slack:=   39411                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                     (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y               -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y               -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y               -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y              -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y              -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y               -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y               -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y               -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y               -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y            -       A->Y   R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g18190__5115/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12949    (-,-) 
  i4004_tio_board_g53__6260/Y  -       A->Y   R     TBUFX1         3  9.1   193   246   13195    (-,-) 
  g17860__6131/Y               -       A->Y   F     MXI2XL         1  1.9   258   286   13481    (-,-) 
  g17775__6783/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13660    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0   13660    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (39413 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3563                  
             Slack:=   39413                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                     (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y               -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y               -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y               -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y              -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y              -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18519__6783/Y               -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18453__2883/Y               -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18391__5477/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18378__5477/Y               -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18341__7098/Y               -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g90__6131/Y            -       A->Y   R     TBUFX2         8 15.5   175   245   12736    (-,-) 
  g18193__1881/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12947    (-,-) 
  i4004_tio_board_g3__5477/Y   -       A->Y   R     TBUFX1         3  9.1   193   246   13193    (-,-) 
  g17862__4733/Y               -       A->Y   F     MXI2XL         1  1.9   258   286   13478    (-,-) 
  g17777__1617/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13658    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0   13658    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (39434 ps) Setup Check with Pin i4004_alu_board_tmp_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -571                  
       Uncertainty:-    2500                  
     Required Time:=   53071                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3542                  
             Slack:=   39434                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                     (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y               -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                     -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18780__5107/Y               -       B->Y   F     OR2X1          6  7.3   198   293   11144    (-,-) 
  g18776__1705/Y               -       A->Y   R     NOR2X1         4  4.8   253   254   11398    (-,-) 
  g18739__1705/Y               -       A->Y   R     AND2X1         4  4.8   115   277   11675    (-,-) 
  g18624__6783/Y               -       A1->Y  R     AO22X1         1  2.0    64   248   11923    (-,-) 
  g18526__2398/Y               -       C0->Y  F     AOI221X1       1  1.9   196    78   12001    (-,-) 
  g18462__7098/Y               -       C->Y   R     NAND3X1        1  1.8    92   146   12147    (-,-) 
  g18395__1666/Y               -       C->Y   R     OR4X1          1  2.0    58   140   12288    (-,-) 
  g18379__6260/Y               -       D->Y   F     NOR4BX1        1  1.9    94    76   12364    (-,-) 
  g18342__6131/Y               -       C->Y   R     NAND3X1        1  2.0    79    90   12454    (-,-) 
  ram_0_g89__1881/Y            -       A->Y   R     TBUFX2         9 16.9   190   253   12708    (-,-) 
  g18196__6161/Y               -       A1N->Y R     OAI2BB1X1      1  2.0   103   218   12926    (-,-) 
  i4004_tio_board_g54__2398/Y  -       A->Y   R     TBUFX1         3  9.1   193   246   13172    (-,-) 
  g17859__1881/Y               -       A->Y   F     MXI2XL         1  1.9   258   286   13457    (-,-) 
  g17774__5122/Y               -       B->Y   R     NAND2X1        1  1.9    95   180   13637    (-,-) 
  i4004_alu_board_tmp_reg[2]/D -       -      R     DFFHQX1        1    -     -     0   13637    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (39470 ps) Setup Check with Pin rom_0_srcff_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_srcff_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -494                  
       Uncertainty:-    2500                  
     Required Time:=   52994                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3416                  
             Slack:=   39470                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  poc_pad           -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y          (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y    -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y          -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y    -       B->Y  R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y    -       A->Y  F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y    -       A->Y  F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y    -       A1->Y F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y    -       C0->Y R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y    -       C->Y  F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y    -       C->Y  F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y    -       D->Y  R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y    -       C->Y  F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y -       A->Y  F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18130__7482/Y    -       A->Y  R     NOR4X2         2  3.0   226   296   13524    (-,-) 
  rom_0_srcff_reg/D -       -     R     SDFFQX1        2    -     -     0   13524    (-,-) 
#------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (39474 ps) Setup Check with Pin rom_1_srcff_reg/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_srcff_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-    -496                  
       Uncertainty:-    2500                  
     Required Time:=   52996                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3413                  
             Slack:=   39474                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  poc_pad           -       -     F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y          (a)     A->Y  R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y    -       S0->Y F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y          -       A->Y  R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y    -       B->Y  R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y    -       A->Y  R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y    -       B->Y  F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y   -       A->Y  R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y   -       A->Y  F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18519__6783/Y    -       B1->Y R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18453__2883/Y    -       C->Y  F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18391__5477/Y    -       C->Y  F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18378__5477/Y    -       D->Y  R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18341__7098/Y    -       C->Y  F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g90__6131/Y -       A->Y  F     TBUFX2         8 15.3   197   291   13232    (-,-) 
  g18127__7098/Y    -       A->Y  R     NOR4X2         2  3.0   223   290   13522    (-,-) 
  rom_1_srcff_reg/D -       -     R     SDFFQX1        2    -     -     0   13522    (-,-) 
#------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (39479 ps) Setup Check with Pin i4004_sp_board_row_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_row_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1145                  
       Uncertainty:-    2500                  
     Required Time:=   53645                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    4058                  
             Slack:=   39479                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                    (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y              -       B->Y   R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y              -       A->Y   R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y              -       B->Y   F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y             -       A->Y   R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y             -       A->Y   F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18544__6260/Y              -       B1->Y  R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18473__2346/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18392__2398/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18381__2398/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18339__5122/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g88__7482/Y           -       A->Y   F     TBUFX2         8 15.5   200   293   13233    (-,-) 
  g18190__5115/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   212   13445    (-,-) 
  i4004_tio_board_g53__6260/Y -       A->Y   F     TBUFX1         3  9.0   225   256   13701    (-,-) 
  drc_bufs19700/Y             -       A->Y   R     INVX1          3  4.2   131   184   13885    (-,-) 
  g17804__1705/Y              -       A1->Y  F     OAI221X1       1  1.9   275   281   14166    (-,-) 
  i4004_sp_board_row_reg[2]/D -       -      F     DFFHQX1        1    -     -     0   14166    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (39479 ps) Setup Check with Pin i4004_sp_board_row_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_row_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1145                  
       Uncertainty:-    2500                  
     Required Time:=   53645                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    4058                  
             Slack:=   39479                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                    (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y           -       A->Y   F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18196__6161/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   217   13445    (-,-) 
  i4004_tio_board_g54__2398/Y -       A->Y   F     TBUFX1         3  9.0   225   256   13701    (-,-) 
  drc_bufs19688/Y             -       A->Y   R     INVX1          3  4.2   131   184   13885    (-,-) 
  g17814__2802/Y              -       A1->Y  F     OAI221X1       1  1.9   275   281   14166    (-,-) 
  i4004_sp_board_row_reg[1]/D -       -      F     DFFHQX1        1    -     -     0   14166    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (39482 ps) Setup Check with Pin i4004_sp_board_row_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_row_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1145                  
       Uncertainty:-    2500                  
     Required Time:=   53645                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    4055                  
             Slack:=   39482                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                    (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18781__2398/Y              -       B->Y   R     OR2X1          6  7.1   159   240   11086    (-,-) 
  g18771__5526/Y              -       A->Y   R     OR2X1          4  6.8   153   219   11305    (-,-) 
  g18746__7482/Y              -       B->Y   F     NOR2X1         3  4.3   163   162   11467    (-,-) 
  drc_bufs19862/Y             -       A->Y   R     CLKINVX1       1  2.4    84   128   11595    (-,-) 
  drc_bufs19861/Y             -       A->Y   F     CLKINVX2       2  3.2    62    77   11672    (-,-) 
  g18519__6783/Y              -       B1->Y  R     AOI221X1       1  2.0   209   190   11862    (-,-) 
  g18453__2883/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12107    (-,-) 
  g18391__5477/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12462    (-,-) 
  g18378__5477/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12657    (-,-) 
  g18341__7098/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12941    (-,-) 
  ram_0_g90__6131/Y           -       A->Y   F     TBUFX2         8 15.3   197   291   13232    (-,-) 
  g18193__1881/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   210   13442    (-,-) 
  i4004_tio_board_g3__5477/Y  -       A->Y   F     TBUFX1         3  9.0   225   256   13699    (-,-) 
  drc_bufs19694/Y             -       A->Y   R     INVX1          3  4.2   131   184   13883    (-,-) 
  g17813__5526/Y              -       A1->Y  F     OAI221X1       1  1.9   275   281   14164    (-,-) 
  i4004_sp_board_row_reg[0]/D -       -      F     DFFHQX1        1    -     -     0   14164    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (39541 ps) Setup Check with Pin i4004_id_board_opr_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -550                  
       Uncertainty:-    2500                  
     Required Time:=   53050                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3415                  
             Slack:=   39541                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                    (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y              -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                    -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y              -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y              -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y              -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y             -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y             -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y              -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y              -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y              -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y              -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y              -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y           -       A->Y   R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g18190__5115/Y              -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12949    (-,-) 
  i4004_tio_board_g53__6260/Y -       A->Y   R     TBUFX1         3  9.1   193   246   13195    (-,-) 
  drc_bufs19700/Y             -       A->Y   F     INVX1          3  4.1   144   181   13376    (-,-) 
  drc_bufs19699/Y             -       A->Y   R     INVX1          3  3.8   109   134   13509    (-,-) 
  i4004_id_board_opr_reg[3]/D -       -      R     SDFFQX1        3    -     -     0   13509    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (39541 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -550                  
       Uncertainty:-    2500                  
     Required Time:=   53050                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3415                  
             Slack:=   39541                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                         -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                        (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                  -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                        -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                  -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                  -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                  -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                 -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                 -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                  -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                  -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                  -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                  -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                  -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y               -       A->Y   R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g18190__5115/Y                  -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12949    (-,-) 
  i4004_tio_board_g53__6260/Y     -       A->Y   R     TBUFX1         3  9.1   193   246   13195    (-,-) 
  drc_bufs19700/Y                 -       A->Y   F     INVX1          3  4.1   144   181   13376    (-,-) 
  drc_bufs19699/Y                 -       A->Y   R     INVX1          3  3.8   109   134   13509    (-,-) 
  i4004_ip_board_incr_in_reg[3]/D -       -      R     SDFFQX1        3    -     -     0   13509    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (39541 ps) Setup Check with Pin i4004_tio_board_data_out_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -550                  
       Uncertainty:-    2500                  
     Required Time:=   53050                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3415                  
             Slack:=   39541                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y   R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g18190__5115/Y                    -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12949    (-,-) 
  i4004_tio_board_g53__6260/Y       -       A->Y   R     TBUFX1         3  9.1   193   246   13195    (-,-) 
  drc_bufs19700/Y                   -       A->Y   F     INVX1          3  4.1   144   181   13376    (-,-) 
  drc_bufs19699/Y                   -       A->Y   R     INVX1          3  3.8   109   134   13509    (-,-) 
  i4004_tio_board_data_out_reg[3]/D -       -      R     SDFFQX1        3    -     -     0   13509    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (39543 ps) Setup Check with Pin i4004_id_board_opr_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_opr_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -550                  
       Uncertainty:-    2500                  
     Required Time:=   53050                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3412                  
             Slack:=   39543                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                    (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y              -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                    -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y              -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y              -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y              -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y             -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y             -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18519__6783/Y              -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18453__2883/Y              -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18391__5477/Y              -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18378__5477/Y              -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18341__7098/Y              -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g90__6131/Y           -       A->Y   R     TBUFX2         8 15.5   175   245   12736    (-,-) 
  g18193__1881/Y              -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12947    (-,-) 
  i4004_tio_board_g3__5477/Y  -       A->Y   R     TBUFX1         3  9.1   193   246   13193    (-,-) 
  drc_bufs19694/Y             -       A->Y   F     INVX1          3  4.1   144   181   13374    (-,-) 
  drc_bufs19693/Y             -       A->Y   R     INVX1          3  3.8   109   134   13507    (-,-) 
  i4004_id_board_opr_reg[1]/D -       -      R     SDFFQX1        3    -     -     0   13507    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (39543 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_incr_in_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -550                  
       Uncertainty:-    2500                  
     Required Time:=   53050                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3412                  
             Slack:=   39543                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                         -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                        (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                  -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                        -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                  -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                  -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                  -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                 -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                 -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18519__6783/Y                  -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18453__2883/Y                  -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18391__5477/Y                  -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18378__5477/Y                  -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18341__7098/Y                  -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g90__6131/Y               -       A->Y   R     TBUFX2         8 15.5   175   245   12736    (-,-) 
  g18193__1881/Y                  -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12947    (-,-) 
  i4004_tio_board_g3__5477/Y      -       A->Y   R     TBUFX1         3  9.1   193   246   13193    (-,-) 
  drc_bufs19694/Y                 -       A->Y   F     INVX1          3  4.1   144   181   13374    (-,-) 
  drc_bufs19693/Y                 -       A->Y   R     INVX1          3  3.8   109   134   13507    (-,-) 
  i4004_ip_board_incr_in_reg[1]/D -       -      R     SDFFQX1        3    -     -     0   13507    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (39543 ps) Setup Check with Pin i4004_tio_board_data_out_reg[1]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_tio_board_data_out_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -550                  
       Uncertainty:-    2500                  
     Required Time:=   53050                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3412                  
             Slack:=   39543                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y   F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y  R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y   F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y   F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y   F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y   R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y   F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y   R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18519__6783/Y                    -       B1->Y  F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18453__2883/Y                    -       C->Y   R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18391__5477/Y                    -       C->Y   R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18378__5477/Y                    -       D->Y   F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18341__7098/Y                    -       C->Y   R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g90__6131/Y                 -       A->Y   R     TBUFX2         8 15.5   175   245   12736    (-,-) 
  g18193__1881/Y                    -       A1N->Y R     OAI2BB1X1      1  2.0   103   212   12947    (-,-) 
  i4004_tio_board_g3__5477/Y        -       A->Y   R     TBUFX1         3  9.1   193   246   13193    (-,-) 
  drc_bufs19694/Y                   -       A->Y   F     INVX1          3  4.1   144   181   13374    (-,-) 
  drc_bufs19693/Y                   -       A->Y   R     INVX1          3  3.8   109   134   13507    (-,-) 
  i4004_tio_board_data_out_reg[1]/D -       -      R     SDFFQX1        3    -     -     0   13507    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (39559 ps) Setup Check with Pin i4004_id_board_opr_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opr_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1083                  
       Uncertainty:-    2500                  
     Required Time:=   53583                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3916                  
             Slack:=   39559                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                    (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y           -       A->Y   F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18196__6161/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   217   13445    (-,-) 
  i4004_tio_board_g54__2398/Y -       A->Y   F     TBUFX1         3  9.0   225   256   13701    (-,-) 
  drc_bufs19688/Y             -       A->Y   R     INVX1          3  4.2   131   184   13885    (-,-) 
  drc_bufs19687/Y             -       A->Y   F     INVX1          3  3.8   126   140   14025    (-,-) 
  i4004_id_board_opr_reg[2]/D -       -      F     SDFFQX1        3    -     -     0   14025    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (39559 ps) Setup Check with Pin i4004_ip_board_incr_in_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_ip_board_incr_in_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1083                  
       Uncertainty:-    2500                  
     Required Time:=   53583                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3916                  
             Slack:=   39559                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#---------------------------------------------------------------------------------------------------------
#          Timing Point           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                         -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                        (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y                  -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                        -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y                  -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y                  -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y                  -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y                  -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y                  -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y                  -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y                  -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y                  -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y                  -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y               -       A->Y   F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18196__6161/Y                  -       A1N->Y F     OAI2BB1X1      1  2.0   154   217   13445    (-,-) 
  i4004_tio_board_g54__2398/Y     -       A->Y   F     TBUFX1         3  9.0   225   256   13701    (-,-) 
  drc_bufs19688/Y                 -       A->Y   R     INVX1          3  4.2   131   184   13885    (-,-) 
  drc_bufs19687/Y                 -       A->Y   F     INVX1          3  3.8   126   140   14025    (-,-) 
  i4004_ip_board_incr_in_reg[2]/D -       -      F     SDFFQX1        3    -     -     0   14025    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (39559 ps) Setup Check with Pin i4004_tio_board_data_out_reg[2]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_tio_board_data_out_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1083                  
       Uncertainty:-    2500                  
     Required Time:=   53583                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3916                  
             Slack:=   39559                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                          (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y                    -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                          -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y                    -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y                    -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y                    -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18624__6783/Y                    -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18526__2398/Y                    -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18462__7098/Y                    -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18395__1666/Y                    -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18379__6260/Y                    -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18342__6131/Y                    -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g89__1881/Y                 -       A->Y   F     TBUFX2         9 16.5   212   300   13228    (-,-) 
  g18196__6161/Y                    -       A1N->Y F     OAI2BB1X1      1  2.0   154   217   13445    (-,-) 
  i4004_tio_board_g54__2398/Y       -       A->Y   F     TBUFX1         3  9.0   225   256   13701    (-,-) 
  drc_bufs19688/Y                   -       A->Y   R     INVX1          3  4.2   131   184   13885    (-,-) 
  drc_bufs19687/Y                   -       A->Y   F     INVX1          3  3.8   126   140   14025    (-,-) 
  i4004_tio_board_data_out_reg[2]/D -       -      F     SDFFQX1        3    -     -     0   14025    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (39606 ps) Setup Check with Pin i4004_id_board_opa_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_id_board_opa_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1085                  
       Uncertainty:-    2500                  
     Required Time:=   53585                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3870                  
             Slack:=   39606                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  poc_pad                     -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                    (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y              -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                    -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y              -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y              -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y              -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18586__2346/Y              -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18547__8428/Y              -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18480__7410/Y              -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18394__6260/Y              -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18380__5107/Y              -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18340__8246/Y              -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g91__5115/Y           -       A->Y   F     TBUFX2         8 15.1   195   290   13218    (-,-) 
  g18194__4733/Y              -       A1N->Y F     OAI2BB1X1      1  2.0   154   209   13428    (-,-) 
  i4004_tio_board_g55__5107/Y -       A->Y   F     TBUFX1         3  9.0   225   256   13684    (-,-) 
  drc_bufs19682/Y             -       A->Y   R     INVX1          2  3.0   106   170   13854    (-,-) 
  drc_bufs19681/Y             -       A->Y   F     INVX1          3  3.8   122   125   13979    (-,-) 
  i4004_id_board_opa_reg[0]/D -       -      F     EDFFX2         3    -     -     0   13979    (-,-) 
#-----------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (39606 ps) Setup Check with Pin i4004_tio_board_data_out_reg[0]/CK->D
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_tio_board_data_out_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5108     
                                              
             Setup:-   -1085                  
       Uncertainty:-    2500                  
     Required Time:=   53585                  
      Launch Clock:-    5108                  
       Input Delay:-    5000                  
         Data Path:-    3870                  
             Slack:=   39606                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -      F     (arrival)     13 16.0   216     0   10108    (-,-) 
  g18855/Y                          (a)     A->Y   R     INVX2         13 13.5   176   197   10305    (-,-) 
  g18790__6417/Y                    -       S0->Y  F     MX2X1          7  7.8   212   312   10618    (-,-) 
  g18788/Y                          -       A->Y   R     INVX1          8  8.7   220   228   10846    (-,-) 
  g18780__5107/Y                    -       B->Y   R     OR2X1          6  7.3   163   243   11088    (-,-) 
  g18776__1705/Y                    -       A->Y   F     NOR2X1         4  4.8   165   183   11271    (-,-) 
  g18739__1705/Y                    -       A->Y   F     AND2X1         4  4.8   133   188   11459    (-,-) 
  g18586__2346/Y                    -       A1->Y  F     AO22X1         1  1.9    68   219   11678    (-,-) 
  g18547__8428/Y                    -       C0->Y  R     AOI221X1       1  2.0   209   172   11850    (-,-) 
  g18480__7410/Y                    -       C->Y   F     NAND3X1        1  1.8   226   245   12095    (-,-) 
  g18394__6260/Y                    -       C->Y   F     OR4X1          1  1.9    82   355   12450    (-,-) 
  g18380__5107/Y                    -       D->Y   R     NOR4BX1        1  2.0   267   195   12645    (-,-) 
  g18340__8246/Y                    -       C->Y   F     NAND3X1        1  2.0   244   283   12928    (-,-) 
  ram_0_g91__5115/Y                 -       A->Y   F     TBUFX2         8 15.1   195   290   13218    (-,-) 
  g18194__4733/Y                    -       A1N->Y F     OAI2BB1X1      1  2.0   154   209   13428    (-,-) 
  i4004_tio_board_g55__5107/Y       -       A->Y   F     TBUFX1         3  9.0   225   256   13684    (-,-) 
  drc_bufs19682/Y                   -       A->Y   R     INVX1          2  3.0   106   170   13854    (-,-) 
  drc_bufs19681/Y                   -       A->Y   F     INVX1          3  3.8   122   125   13979    (-,-) 
  i4004_tio_board_data_out_reg[0]/D -       -      F     SDFFQX1        3    -     -     0   13979    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[6][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[6][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19612/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[6][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[4][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[4][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19613/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[4][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[3][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[3][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19614/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[3][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[2][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[2][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19615/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[2][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[1][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[1][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19616/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[1][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[0][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[0][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19617/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[0][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[13][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[13][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                           (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                     -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                           -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                     -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                     -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                     -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                    -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                    -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                     -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                     -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                     -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                     -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                     -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                  -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                     -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                    -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19618/Y                    -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[13][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (39664 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  poc_pad                            -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                           (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                     -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                           -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                     -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                     -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                     -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                    -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                    -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                     -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                     -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                     -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                     -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                     -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                  -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                     -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                    -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19612/Y                    -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram0_ram_array_reg[19][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#-----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (39664 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19613/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram1_ram_array_reg[1][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (39664 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19614/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram1_ram_array_reg[3][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (39664 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19615/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram1_ram_array_reg[4][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (39664 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19616/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram1_ram_array_reg[5][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (39664 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[7][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[7][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19617/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram1_ram_array_reg[7][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (39664 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[7][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[7][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19618/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram3_ram_array_reg[7][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (39664 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[5][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[5][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19612/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram3_ram_array_reg[5][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (39664 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][3]/CK->SI
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][3]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -534                  
       Uncertainty:-    2500                  
     Required Time:=   53034                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    3275                  
             Slack:=   39664                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18855/Y                          (a)     A->Y  F     INVX2         13 13.4   206   202   10297    (-,-) 
  g18790__6417/Y                    -       S0->Y R     MX2X1          7  7.9   182   318   10615    (-,-) 
  g18788/Y                          -       A->Y  F     INVX1          8  8.7   255   236   10851    (-,-) 
  g18781__2398/Y                    -       B->Y  F     OR2X1          6  7.1   193   290   11141    (-,-) 
  g18771__5526/Y                    -       A->Y  F     OR2X1          4  6.3   173   267   11408    (-,-) 
  g18746__7482/Y                    -       B->Y  R     NOR2X1         3  4.4   233   225   11633    (-,-) 
  drc_bufs19862/Y                   -       A->Y  F     CLKINVX1       1  2.3   108   181   11814    (-,-) 
  drc_bufs19861/Y                   -       A->Y  R     CLKINVX2       2  3.2    56    82   11896    (-,-) 
  g18544__6260/Y                    -       B1->Y F     AOI221X1       1  1.9   196   141   12037    (-,-) 
  g18473__2346/Y                    -       C->Y  R     NAND3X1        1  1.8    92   146   12183    (-,-) 
  g18392__2398/Y                    -       C->Y  R     OR4X1          1  2.0    58   140   12323    (-,-) 
  g18381__2398/Y                    -       D->Y  F     NOR4BX1        1  1.9    95    76   12400    (-,-) 
  g18339__5122/Y                    -       C->Y  R     NAND3X1        1  2.0    79    91   12490    (-,-) 
  ram_0_g88__7482/Y                 -       A->Y  R     TBUFX2         8 15.7   177   246   12737    (-,-) 
  g17966__2398/Y                    -       B->Y  R     AND2X2        11 12.3   157   303   13040    (-,-) 
  drc_bufs19619/Y                   -       A->Y  F     INVX2          7 11.2   174   172   13211    (-,-) 
  drc_bufs19613/Y                   -       A->Y  R     INVX2         10 10.7   142   159   13370    (-,-) 
  ram_0_ram3_ram_array_reg[3][3]/SI -       -     R     SDFFQX1       10    -     -     0   13370    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.

