
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: C:\pango\PDS_2019.1-patch11\syn
OS: Windows 6.2

Hostname: DESKTOP-J96F9GG

Implementation : synplify_impl

# Written on Wed Oct 23 13:23:16 2019

##### DESIGN INFO #######################################################

Top View:                "ipsl_hmemc_top_test"
Constraint File(s):      "C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\ddr_324_left.fdc"




##### SUMMARY ############################################################

Found 4 issues in 4 out of 490 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                    Ending                                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      pll_50_400|clkout1_inferred_clock                           |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                                      ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
phy_clk                                                     phy_clk                                                     |     2.000            |     No paths         |     No paths         |     No paths                         
axi_clk1                                                    axi_clk1                                                    |     10.000           |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           System                                                      |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           axi_clk1                                                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           pll_50_400|clkout1_inferred_clock                           |     1000.000         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_50_400|clkout1_inferred_clock                           ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock                     pll_50_400|clkout1_inferred_clock                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock     pll_50_400|clkout1_inferred_clock                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:clk_led
p:ddr_init_done
p:ddrphy_rst_done
p:err_flag
p:pad_addr_ch0[0]
p:pad_addr_ch0[1]
p:pad_addr_ch0[2]
p:pad_addr_ch0[3]
p:pad_addr_ch0[4]
p:pad_addr_ch0[5]
p:pad_addr_ch0[6]
p:pad_addr_ch0[7]
p:pad_addr_ch0[8]
p:pad_addr_ch0[9]
p:pad_addr_ch0[10]
p:pad_addr_ch0[11]
p:pad_addr_ch0[12]
p:pad_addr_ch0[13]
p:pad_addr_ch0[14]
p:pad_addr_ch0[15]
p:pad_ba_ch0[0]
p:pad_ba_ch0[1]
p:pad_ba_ch0[2]
p:pad_casn_ch0
p:pad_cke_ch0
p:pad_csn_ch0
p:pad_ddr_clk_w
p:pad_ddr_clkn_w
p:pad_dm_rdqs_ch0[0]
p:pad_dm_rdqs_ch0[1]
p:pad_dq_ch0[0] (bidir end point)
p:pad_dq_ch0[0] (bidir start point)
p:pad_dq_ch0[1] (bidir end point)
p:pad_dq_ch0[1] (bidir start point)
p:pad_dq_ch0[2] (bidir end point)
p:pad_dq_ch0[2] (bidir start point)
p:pad_dq_ch0[3] (bidir end point)
p:pad_dq_ch0[3] (bidir start point)
p:pad_dq_ch0[4] (bidir end point)
p:pad_dq_ch0[4] (bidir start point)
p:pad_dq_ch0[5] (bidir end point)
p:pad_dq_ch0[5] (bidir start point)
p:pad_dq_ch0[6] (bidir end point)
p:pad_dq_ch0[6] (bidir start point)
p:pad_dq_ch0[7] (bidir end point)
p:pad_dq_ch0[7] (bidir start point)
p:pad_dq_ch0[8] (bidir end point)
p:pad_dq_ch0[8] (bidir start point)
p:pad_dq_ch0[9] (bidir end point)
p:pad_dq_ch0[9] (bidir start point)
p:pad_dq_ch0[10] (bidir end point)
p:pad_dq_ch0[10] (bidir start point)
p:pad_dq_ch0[11] (bidir end point)
p:pad_dq_ch0[11] (bidir start point)
p:pad_dq_ch0[12] (bidir end point)
p:pad_dq_ch0[12] (bidir start point)
p:pad_dq_ch0[13] (bidir end point)
p:pad_dq_ch0[13] (bidir start point)
p:pad_dq_ch0[14] (bidir end point)
p:pad_dq_ch0[14] (bidir start point)
p:pad_dq_ch0[15] (bidir end point)
p:pad_dq_ch0[15] (bidir start point)
p:pad_dqs_ch0[0] (bidir end point)
p:pad_dqs_ch0[0] (bidir start point)
p:pad_dqs_ch0[1] (bidir end point)
p:pad_dqs_ch0[1] (bidir start point)
p:pad_dqsn_ch0[0] (bidir end point)
p:pad_dqsn_ch0[0] (bidir start point)
p:pad_dqsn_ch0[1] (bidir end point)
p:pad_dqsn_ch0[1] (bidir start point)
p:pad_loop_in
p:pad_loop_in_h
p:pad_loop_out
p:pad_loop_out_h
p:pad_odt_ch0
p:pad_rasn_ch0
p:pad_rstn_ch0
p:pad_wen_ch0
p:pll_lock
p:resetn


Inapplicable constraints
************************

create_generated_clock -name axi_clk0 -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top.u_pll_50_400.clkout2] -master_clock [get_clocks pll_refclk_in] -multiply_by 2
	@E::"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":9:0:9:0|Source for clock axi_clk0 not found in netlist.
create_generated_clock -name axi_clk2 -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top.u_pll_50_400.clkout4] -master_clock [get_clocks pll_refclk_in] -multiply_by 2
	@E::"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":11:0:11:0|Source for clock axi_clk2 not found in netlist.

Applicable constraints with issues
**********************************

create_generated_clock -name axi_clk1 -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top.u_pll_50_400.clkout3] -master_clock [get_clocks pll_refclk_in] -multiply_by 2
	@E::"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":10:0:10:0|No path from master pin (-source) to source of clock axi_clk1
create_generated_clock -name phy_clk -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top.u_pll_50_400.clkout0] -master_clock [get_clocks pll_refclk_in] -multiply_by 10
	@E::"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":8:0:8:0|No path from master pin (-source) to source of clock phy_clk

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
