<stg><name>compute_connectivity_mask_Pipeline_1</name>


<trans_list>

<trans id="432" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_98, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_97, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_96, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_95, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_94, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_93, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_92, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_91, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_90, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_89, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_88, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_87, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_86, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_85, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_84, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_83, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_82, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_81, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_80, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_79, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_78, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_77, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_76, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_75, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_74, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_73, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_72, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_71, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_70, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_69, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_68, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_67, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_66, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_65, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_64, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_63, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_62, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_61, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_60, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_59, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_58, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_57, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_56, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_55, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_54, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_53, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_52, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_51, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_50, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_49, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_48, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_47, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_46, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_45, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_44, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:66 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_34, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:69 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_33, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_32, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_31, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:72 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_30, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:73 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_29, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:74 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_28, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:75 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:76 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:77 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:78 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:79 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:80 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:81 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:82 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:84 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_18, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:85 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_17, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:86 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_16, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:87 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:88 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:89 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:90 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:91 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:92 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:93 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:94 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:95 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:96 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:97 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:98 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:99 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:100 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:101 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:102 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i14 0, i14 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:104 %store_ln0 = store i28 0, i28 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:105 %store_ln0 = store i14 0, i14 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:106 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i14 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop:2 %exitcond248 = icmp_eq  i14 %p_load, i14 10000

]]></Node>
<StgValue><ssdm name="exitcond248"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10000, i64 10000, i64 10000

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop:4 %empty_92 = add i14 %p_load, i14 1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond248, void %memset.loop.split, void %split.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop.split:0 %phi_urem_load_1 = load i14 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
memset.loop.split:1 %phi_mul_load = load i28 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
memset.loop.split:2 %next_mul = add i28 %phi_mul_load, i28 20972

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="14">
<![CDATA[
memset.loop.split:3 %p_cast = zext i14 %phi_urem_load_1

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:4 %p_t = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %phi_mul_load, i32 21, i32 27

]]></Node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:5 %connectivity_mask_0_addr = getelementptr i32 %connectivity_mask_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:6 %connectivity_mask_1_addr = getelementptr i32 %connectivity_mask_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:7 %connectivity_mask_2_addr = getelementptr i32 %connectivity_mask_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_2_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:8 %connectivity_mask_3_addr = getelementptr i32 %connectivity_mask_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_3_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:9 %connectivity_mask_4_addr = getelementptr i32 %connectivity_mask_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_4_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:10 %connectivity_mask_5_addr = getelementptr i32 %connectivity_mask_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_5_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:11 %connectivity_mask_6_addr = getelementptr i32 %connectivity_mask_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_6_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:12 %connectivity_mask_7_addr = getelementptr i32 %connectivity_mask_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_7_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:13 %connectivity_mask_8_addr = getelementptr i32 %connectivity_mask_8, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_8_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:14 %connectivity_mask_9_addr = getelementptr i32 %connectivity_mask_9, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_9_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:15 %connectivity_mask_10_addr = getelementptr i32 %connectivity_mask_10, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_10_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:16 %connectivity_mask_11_addr = getelementptr i32 %connectivity_mask_11, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_11_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:17 %connectivity_mask_12_addr = getelementptr i32 %connectivity_mask_12, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_12_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:18 %connectivity_mask_13_addr = getelementptr i32 %connectivity_mask_13, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_13_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:19 %connectivity_mask_14_addr = getelementptr i32 %connectivity_mask_14, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_14_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:20 %connectivity_mask_15_addr = getelementptr i32 %connectivity_mask_15, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_15_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:21 %connectivity_mask_16_addr = getelementptr i32 %connectivity_mask_16, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_16_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:22 %connectivity_mask_17_addr = getelementptr i32 %connectivity_mask_17, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_17_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:23 %connectivity_mask_18_addr = getelementptr i32 %connectivity_mask_18, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_18_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:24 %connectivity_mask_19_addr = getelementptr i32 %connectivity_mask_19, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_19_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:25 %connectivity_mask_20_addr = getelementptr i32 %connectivity_mask_20, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_20_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:26 %connectivity_mask_21_addr = getelementptr i32 %connectivity_mask_21, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_21_addr"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:27 %connectivity_mask_22_addr = getelementptr i32 %connectivity_mask_22, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_22_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:28 %connectivity_mask_23_addr = getelementptr i32 %connectivity_mask_23, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_23_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:29 %connectivity_mask_24_addr = getelementptr i32 %connectivity_mask_24, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_24_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:30 %connectivity_mask_25_addr = getelementptr i32 %connectivity_mask_25, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_25_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:31 %connectivity_mask_26_addr = getelementptr i32 %connectivity_mask_26, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_26_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:32 %connectivity_mask_27_addr = getelementptr i32 %connectivity_mask_27, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_27_addr"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:33 %connectivity_mask_28_addr = getelementptr i32 %connectivity_mask_28, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_28_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:34 %connectivity_mask_29_addr = getelementptr i32 %connectivity_mask_29, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_29_addr"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:35 %connectivity_mask_30_addr = getelementptr i32 %connectivity_mask_30, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_30_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:36 %connectivity_mask_31_addr = getelementptr i32 %connectivity_mask_31, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_31_addr"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:37 %connectivity_mask_32_addr = getelementptr i32 %connectivity_mask_32, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_32_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:38 %connectivity_mask_33_addr = getelementptr i32 %connectivity_mask_33, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_33_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:39 %connectivity_mask_34_addr = getelementptr i32 %connectivity_mask_34, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_34_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:40 %connectivity_mask_35_addr = getelementptr i32 %connectivity_mask_35, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_35_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:41 %connectivity_mask_36_addr = getelementptr i32 %connectivity_mask_36, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_36_addr"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:42 %connectivity_mask_37_addr = getelementptr i32 %connectivity_mask_37, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_37_addr"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:43 %connectivity_mask_38_addr = getelementptr i32 %connectivity_mask_38, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_38_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:44 %connectivity_mask_39_addr = getelementptr i32 %connectivity_mask_39, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_39_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:45 %connectivity_mask_40_addr = getelementptr i32 %connectivity_mask_40, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_40_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:46 %connectivity_mask_41_addr = getelementptr i32 %connectivity_mask_41, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_41_addr"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:47 %connectivity_mask_42_addr = getelementptr i32 %connectivity_mask_42, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_42_addr"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:48 %connectivity_mask_43_addr = getelementptr i32 %connectivity_mask_43, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_43_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:49 %connectivity_mask_44_addr = getelementptr i32 %connectivity_mask_44, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_44_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:50 %connectivity_mask_45_addr = getelementptr i32 %connectivity_mask_45, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_45_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:51 %connectivity_mask_46_addr = getelementptr i32 %connectivity_mask_46, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_46_addr"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:52 %connectivity_mask_47_addr = getelementptr i32 %connectivity_mask_47, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_47_addr"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:53 %connectivity_mask_48_addr = getelementptr i32 %connectivity_mask_48, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_48_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:54 %connectivity_mask_49_addr = getelementptr i32 %connectivity_mask_49, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_49_addr"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:55 %connectivity_mask_50_addr = getelementptr i32 %connectivity_mask_50, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_50_addr"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:56 %connectivity_mask_51_addr = getelementptr i32 %connectivity_mask_51, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_51_addr"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:57 %connectivity_mask_52_addr = getelementptr i32 %connectivity_mask_52, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_52_addr"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:58 %connectivity_mask_53_addr = getelementptr i32 %connectivity_mask_53, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_53_addr"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:59 %connectivity_mask_54_addr = getelementptr i32 %connectivity_mask_54, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_54_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:60 %connectivity_mask_55_addr = getelementptr i32 %connectivity_mask_55, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_55_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:61 %connectivity_mask_56_addr = getelementptr i32 %connectivity_mask_56, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_56_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:62 %connectivity_mask_57_addr = getelementptr i32 %connectivity_mask_57, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_57_addr"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:63 %connectivity_mask_58_addr = getelementptr i32 %connectivity_mask_58, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_58_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:64 %connectivity_mask_59_addr = getelementptr i32 %connectivity_mask_59, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_59_addr"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:65 %connectivity_mask_60_addr = getelementptr i32 %connectivity_mask_60, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_60_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:66 %connectivity_mask_61_addr = getelementptr i32 %connectivity_mask_61, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_61_addr"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:67 %connectivity_mask_62_addr = getelementptr i32 %connectivity_mask_62, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_62_addr"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:68 %connectivity_mask_63_addr = getelementptr i32 %connectivity_mask_63, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_63_addr"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:69 %connectivity_mask_64_addr = getelementptr i32 %connectivity_mask_64, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_64_addr"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:70 %connectivity_mask_65_addr = getelementptr i32 %connectivity_mask_65, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_65_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:71 %connectivity_mask_66_addr = getelementptr i32 %connectivity_mask_66, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_66_addr"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:72 %connectivity_mask_67_addr = getelementptr i32 %connectivity_mask_67, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_67_addr"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:73 %connectivity_mask_68_addr = getelementptr i32 %connectivity_mask_68, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_68_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:74 %connectivity_mask_69_addr = getelementptr i32 %connectivity_mask_69, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_69_addr"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:75 %connectivity_mask_70_addr = getelementptr i32 %connectivity_mask_70, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_70_addr"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:76 %connectivity_mask_71_addr = getelementptr i32 %connectivity_mask_71, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_71_addr"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:77 %connectivity_mask_72_addr = getelementptr i32 %connectivity_mask_72, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_72_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:78 %connectivity_mask_73_addr = getelementptr i32 %connectivity_mask_73, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_73_addr"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:79 %connectivity_mask_74_addr = getelementptr i32 %connectivity_mask_74, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_74_addr"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:80 %connectivity_mask_75_addr = getelementptr i32 %connectivity_mask_75, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_75_addr"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:81 %connectivity_mask_76_addr = getelementptr i32 %connectivity_mask_76, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_76_addr"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:82 %connectivity_mask_77_addr = getelementptr i32 %connectivity_mask_77, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_77_addr"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:83 %connectivity_mask_78_addr = getelementptr i32 %connectivity_mask_78, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_78_addr"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:84 %connectivity_mask_79_addr = getelementptr i32 %connectivity_mask_79, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_79_addr"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:85 %connectivity_mask_80_addr = getelementptr i32 %connectivity_mask_80, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_80_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:86 %connectivity_mask_81_addr = getelementptr i32 %connectivity_mask_81, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_81_addr"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:87 %connectivity_mask_82_addr = getelementptr i32 %connectivity_mask_82, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_82_addr"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:88 %connectivity_mask_83_addr = getelementptr i32 %connectivity_mask_83, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_83_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:89 %connectivity_mask_84_addr = getelementptr i32 %connectivity_mask_84, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_84_addr"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:90 %connectivity_mask_85_addr = getelementptr i32 %connectivity_mask_85, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_85_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:91 %connectivity_mask_86_addr = getelementptr i32 %connectivity_mask_86, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_86_addr"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:92 %connectivity_mask_87_addr = getelementptr i32 %connectivity_mask_87, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_87_addr"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:93 %connectivity_mask_88_addr = getelementptr i32 %connectivity_mask_88, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_88_addr"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:94 %connectivity_mask_89_addr = getelementptr i32 %connectivity_mask_89, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_89_addr"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:95 %connectivity_mask_90_addr = getelementptr i32 %connectivity_mask_90, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_90_addr"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:96 %connectivity_mask_91_addr = getelementptr i32 %connectivity_mask_91, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_91_addr"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:97 %connectivity_mask_92_addr = getelementptr i32 %connectivity_mask_92, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_92_addr"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:98 %connectivity_mask_93_addr = getelementptr i32 %connectivity_mask_93, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_93_addr"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:99 %connectivity_mask_94_addr = getelementptr i32 %connectivity_mask_94, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_94_addr"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:100 %connectivity_mask_95_addr = getelementptr i32 %connectivity_mask_95, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_95_addr"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:101 %connectivity_mask_96_addr = getelementptr i32 %connectivity_mask_96, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_96_addr"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:102 %connectivity_mask_97_addr = getelementptr i32 %connectivity_mask_97, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_97_addr"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:103 %connectivity_mask_98_addr = getelementptr i32 %connectivity_mask_98, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_98_addr"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:104 %connectivity_mask_99_addr = getelementptr i32 %connectivity_mask_99, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="connectivity_mask_99_addr"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0">
<![CDATA[
memset.loop.split:105 %switch_ln0 = switch i7 %p_t, void %branch699, i7 0, void %branch600, i7 1, void %branch601, i7 2, void %branch602, i7 3, void %branch603, i7 4, void %branch604, i7 5, void %branch605, i7 6, void %branch606, i7 7, void %branch607, i7 8, void %branch608, i7 9, void %branch609, i7 10, void %branch610, i7 11, void %branch611, i7 12, void %branch612, i7 13, void %branch613, i7 14, void %branch614, i7 15, void %branch615, i7 16, void %branch616, i7 17, void %branch617, i7 18, void %branch618, i7 19, void %branch619, i7 20, void %branch620, i7 21, void %branch621, i7 22, void %branch622, i7 23, void %branch623, i7 24, void %branch624, i7 25, void %branch625, i7 26, void %branch626, i7 27, void %branch627, i7 28, void %branch628, i7 29, void %branch629, i7 30, void %branch630, i7 31, void %branch631, i7 32, void %branch632, i7 33, void %branch633, i7 34, void %branch634, i7 35, void %branch635, i7 36, void %branch636, i7 37, void %branch637, i7 38, void %branch638, i7 39, void %branch639, i7 40, void %branch640, i7 41, void %branch641, i7 42, void %branch642, i7 43, void %branch643, i7 44, void %branch644, i7 45, void %branch645, i7 46, void %branch646, i7 47, void %branch647, i7 48, void %branch648, i7 49, void %branch649, i7 50, void %branch650, i7 51, void %branch651, i7 52, void %branch652, i7 53, void %branch653, i7 54, void %branch654, i7 55, void %branch655, i7 56, void %branch656, i7 57, void %branch657, i7 58, void %branch658, i7 59, void %branch659, i7 60, void %branch660, i7 61, void %branch661, i7 62, void %branch662, i7 63, void %branch663, i7 64, void %branch664, i7 65, void %branch665, i7 66, void %branch666, i7 67, void %branch667, i7 68, void %branch668, i7 69, void %branch669, i7 70, void %branch670, i7 71, void %branch671, i7 72, void %branch672, i7 73, void %branch673, i7 74, void %branch674, i7 75, void %branch675, i7 76, void %branch676, i7 77, void %branch677, i7 78, void %branch678, i7 79, void %branch679, i7 80, void %branch680, i7 81, void %branch681, i7 82, void %branch682, i7 83, void %branch683, i7 84, void %branch684, i7 85, void %branch685, i7 86, void %branch686, i7 87, void %branch687, i7 88, void %branch688, i7 89, void %branch689, i7 90, void %branch690, i7 91, void %branch691, i7 92, void %branch692, i7 93, void %branch693, i7 94, void %branch694, i7 95, void %branch695, i7 96, void %branch696, i7 97, void %branch697, i7 98, void %branch698

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch698:0 %store_ln0 = store i32 0, i7 %connectivity_mask_98_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch698:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch697:0 %store_ln0 = store i32 0, i7 %connectivity_mask_97_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch697:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch696:0 %store_ln0 = store i32 0, i7 %connectivity_mask_96_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch696:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch695:0 %store_ln0 = store i32 0, i7 %connectivity_mask_95_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch695:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch694:0 %store_ln0 = store i32 0, i7 %connectivity_mask_94_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch694:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch693:0 %store_ln0 = store i32 0, i7 %connectivity_mask_93_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch693:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch692:0 %store_ln0 = store i32 0, i7 %connectivity_mask_92_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch692:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch691:0 %store_ln0 = store i32 0, i7 %connectivity_mask_91_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch691:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch690:0 %store_ln0 = store i32 0, i7 %connectivity_mask_90_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch690:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch689:0 %store_ln0 = store i32 0, i7 %connectivity_mask_89_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch689:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch688:0 %store_ln0 = store i32 0, i7 %connectivity_mask_88_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch688:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch687:0 %store_ln0 = store i32 0, i7 %connectivity_mask_87_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch687:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch686:0 %store_ln0 = store i32 0, i7 %connectivity_mask_86_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch686:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch685:0 %store_ln0 = store i32 0, i7 %connectivity_mask_85_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch685:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch684:0 %store_ln0 = store i32 0, i7 %connectivity_mask_84_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch684:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch683:0 %store_ln0 = store i32 0, i7 %connectivity_mask_83_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch683:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch682:0 %store_ln0 = store i32 0, i7 %connectivity_mask_82_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch682:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch681:0 %store_ln0 = store i32 0, i7 %connectivity_mask_81_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch681:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch680:0 %store_ln0 = store i32 0, i7 %connectivity_mask_80_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch680:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch679:0 %store_ln0 = store i32 0, i7 %connectivity_mask_79_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch679:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch678:0 %store_ln0 = store i32 0, i7 %connectivity_mask_78_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch678:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch677:0 %store_ln0 = store i32 0, i7 %connectivity_mask_77_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch677:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch676:0 %store_ln0 = store i32 0, i7 %connectivity_mask_76_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch676:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch675:0 %store_ln0 = store i32 0, i7 %connectivity_mask_75_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch675:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch674:0 %store_ln0 = store i32 0, i7 %connectivity_mask_74_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch674:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch673:0 %store_ln0 = store i32 0, i7 %connectivity_mask_73_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch673:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch672:0 %store_ln0 = store i32 0, i7 %connectivity_mask_72_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch672:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch671:0 %store_ln0 = store i32 0, i7 %connectivity_mask_71_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch671:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch670:0 %store_ln0 = store i32 0, i7 %connectivity_mask_70_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch670:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch669:0 %store_ln0 = store i32 0, i7 %connectivity_mask_69_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch669:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch668:0 %store_ln0 = store i32 0, i7 %connectivity_mask_68_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch668:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch667:0 %store_ln0 = store i32 0, i7 %connectivity_mask_67_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch667:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch666:0 %store_ln0 = store i32 0, i7 %connectivity_mask_66_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch666:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch665:0 %store_ln0 = store i32 0, i7 %connectivity_mask_65_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch665:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch664:0 %store_ln0 = store i32 0, i7 %connectivity_mask_64_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch664:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch663:0 %store_ln0 = store i32 0, i7 %connectivity_mask_63_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch663:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch662:0 %store_ln0 = store i32 0, i7 %connectivity_mask_62_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch662:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch661:0 %store_ln0 = store i32 0, i7 %connectivity_mask_61_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch661:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch660:0 %store_ln0 = store i32 0, i7 %connectivity_mask_60_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch660:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch659:0 %store_ln0 = store i32 0, i7 %connectivity_mask_59_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch659:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch658:0 %store_ln0 = store i32 0, i7 %connectivity_mask_58_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch658:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch657:0 %store_ln0 = store i32 0, i7 %connectivity_mask_57_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch657:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch656:0 %store_ln0 = store i32 0, i7 %connectivity_mask_56_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch656:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch655:0 %store_ln0 = store i32 0, i7 %connectivity_mask_55_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch655:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch654:0 %store_ln0 = store i32 0, i7 %connectivity_mask_54_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch654:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch653:0 %store_ln0 = store i32 0, i7 %connectivity_mask_53_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch653:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch652:0 %store_ln0 = store i32 0, i7 %connectivity_mask_52_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch652:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch651:0 %store_ln0 = store i32 0, i7 %connectivity_mask_51_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch651:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch650:0 %store_ln0 = store i32 0, i7 %connectivity_mask_50_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch650:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch649:0 %store_ln0 = store i32 0, i7 %connectivity_mask_49_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch649:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch648:0 %store_ln0 = store i32 0, i7 %connectivity_mask_48_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch648:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch647:0 %store_ln0 = store i32 0, i7 %connectivity_mask_47_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch647:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch646:0 %store_ln0 = store i32 0, i7 %connectivity_mask_46_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch646:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch645:0 %store_ln0 = store i32 0, i7 %connectivity_mask_45_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
branch645:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch644:0 %store_ln0 = store i32 0, i7 %connectivity_mask_44_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch644:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch643:0 %store_ln0 = store i32 0, i7 %connectivity_mask_43_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
branch643:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch642:0 %store_ln0 = store i32 0, i7 %connectivity_mask_42_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch642:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch641:0 %store_ln0 = store i32 0, i7 %connectivity_mask_41_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch641:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch640:0 %store_ln0 = store i32 0, i7 %connectivity_mask_40_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
branch640:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch639:0 %store_ln0 = store i32 0, i7 %connectivity_mask_39_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch639:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch638:0 %store_ln0 = store i32 0, i7 %connectivity_mask_38_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch638:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch637:0 %store_ln0 = store i32 0, i7 %connectivity_mask_37_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch637:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch636:0 %store_ln0 = store i32 0, i7 %connectivity_mask_36_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch636:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch635:0 %store_ln0 = store i32 0, i7 %connectivity_mask_35_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch635:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch634:0 %store_ln0 = store i32 0, i7 %connectivity_mask_34_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch634:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch633:0 %store_ln0 = store i32 0, i7 %connectivity_mask_33_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch633:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch632:0 %store_ln0 = store i32 0, i7 %connectivity_mask_32_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
branch632:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch631:0 %store_ln0 = store i32 0, i7 %connectivity_mask_31_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch631:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch630:0 %store_ln0 = store i32 0, i7 %connectivity_mask_30_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch630:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch629:0 %store_ln0 = store i32 0, i7 %connectivity_mask_29_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
branch629:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch628:0 %store_ln0 = store i32 0, i7 %connectivity_mask_28_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch628:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch627:0 %store_ln0 = store i32 0, i7 %connectivity_mask_27_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
branch627:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch626:0 %store_ln0 = store i32 0, i7 %connectivity_mask_26_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch626:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch625:0 %store_ln0 = store i32 0, i7 %connectivity_mask_25_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch625:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch624:0 %store_ln0 = store i32 0, i7 %connectivity_mask_24_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch624:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch623:0 %store_ln0 = store i32 0, i7 %connectivity_mask_23_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch623:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch622:0 %store_ln0 = store i32 0, i7 %connectivity_mask_22_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch622:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch621:0 %store_ln0 = store i32 0, i7 %connectivity_mask_21_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch621:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch620:0 %store_ln0 = store i32 0, i7 %connectivity_mask_20_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch620:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch619:0 %store_ln0 = store i32 0, i7 %connectivity_mask_19_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
branch619:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch618:0 %store_ln0 = store i32 0, i7 %connectivity_mask_18_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch618:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch617:0 %store_ln0 = store i32 0, i7 %connectivity_mask_17_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch617:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch616:0 %store_ln0 = store i32 0, i7 %connectivity_mask_16_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch616:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch615:0 %store_ln0 = store i32 0, i7 %connectivity_mask_15_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch615:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch614:0 %store_ln0 = store i32 0, i7 %connectivity_mask_14_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch614:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch613:0 %store_ln0 = store i32 0, i7 %connectivity_mask_13_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch613:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch612:0 %store_ln0 = store i32 0, i7 %connectivity_mask_12_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch612:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch611:0 %store_ln0 = store i32 0, i7 %connectivity_mask_11_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch611:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch610:0 %store_ln0 = store i32 0, i7 %connectivity_mask_10_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch610:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch609:0 %store_ln0 = store i32 0, i7 %connectivity_mask_9_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
branch609:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch608:0 %store_ln0 = store i32 0, i7 %connectivity_mask_8_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
branch608:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch607:0 %store_ln0 = store i32 0, i7 %connectivity_mask_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch607:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch606:0 %store_ln0 = store i32 0, i7 %connectivity_mask_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch606:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch605:0 %store_ln0 = store i32 0, i7 %connectivity_mask_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch605:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch604:0 %store_ln0 = store i32 0, i7 %connectivity_mask_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch604:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch603:0 %store_ln0 = store i32 0, i7 %connectivity_mask_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch603:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch602:0 %store_ln0 = store i32 0, i7 %connectivity_mask_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch602:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch601:0 %store_ln0 = store i32 0, i7 %connectivity_mask_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch601:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch600:0 %store_ln0 = store i32 0, i7 %connectivity_mask_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch600:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-1"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-2"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-3"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-4"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-5"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-6"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-7"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-8"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-9"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-10"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-11"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-12"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-13"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-14"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-15"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-16"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-17"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-18"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-19"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-20"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-21"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-22"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-23"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-24"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-25"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-26"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-27"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-28"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch699:0 %store_ln0 = store i32 0, i7 %connectivity_mask_99_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-1"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-2"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-3"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-4"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-5"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-6"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-7"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-8"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-9"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-10"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-11"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-12"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-13"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-14"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-15"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-16"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-17"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-18"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-19"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-20"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-21"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-22"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-23"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-24"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-25"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-26"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-27"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-28"/>
</and_exp><and_exp><literal name="exitcond248" val="0"/>
<literal name="p_t" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch699:1 %br_ln0 = br void %memset.loop.split604

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop.split604:0 %phi_urem_load = load i14 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.split604:1 %next_urem = add i14 %phi_urem_load, i14 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop.split604:2 %empty_93 = icmp_ult  i14 %next_urem, i14 100

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
memset.loop.split604:3 %idx_urem = select i1 %empty_93, i14 %next_urem, i14 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split604:4 %store_ln0 = store i14 %empty_92, i14 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split604:5 %store_ln0 = store i28 %next_mul, i28 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
memset.loop.split604:6 %store_ln0 = store i14 %idx_urem, i14 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split604:7 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0">
<![CDATA[
split.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
