

================================================================
== Vitis HLS Report for 'DepthwiseConv2dFinal_4_1_12_4_s'
================================================================
* Date:           Tue Jul 23 11:39:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      360|      360|  3.600 us|  3.600 us|  360|  360|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                         |                                                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                         Instance                                        |                                     Module                                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3_fu_28  |DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3  |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
        |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_105_4_fu_36                        |DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_105_4                        |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
        +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|    3158|    2380|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|    10|    3166|    2486|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                         Instance                                        |                                     Module                                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_105_4_fu_36                        |DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_105_4                        |        0|  10|  3130|  2127|    0|
    |grp_DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3_fu_28  |DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3  |        0|   0|    28|   253|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                    |                                                                               |        0|  10|  3158|  2380|    0|
    +-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_buf_U  |DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   192|   32|     1|         6144|
    +-------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                              |        2|  0|   0|    0|   192|   32|     1|         6144|
    +-------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  31|          6|    1|          6|
    |ap_done             |   9|          2|    1|          2|
    |depth3_o79_write    |   9|          2|    1|          2|
    |input_buf_address0  |  14|          3|    8|         24|
    |input_buf_ce0       |  14|          3|    1|          3|
    |input_buf_ce1       |   9|          2|    1|          2|
    |input_buf_we0       |   9|          2|    1|          2|
    |point2_o78_read     |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 104|         22|   15|         43|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                 Name                                                 | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                             |  5|   0|    5|          0|
    |ap_done_reg                                                                                           |  1|   0|    1|          0|
    |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_VITIS_LOOP_105_4_fu_36_ap_start_reg                        |  1|   0|    1|          0|
    |grp_DepthwiseConv2dFinal_Pipeline_VITIS_LOOP_95_1_VITIS_LOOP_97_2_VITIS_LOOP_99_3_fu_28_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                 |  8|   0|    8|          0|
    +------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|point2_o78_dout            |   in|   32|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_num_data_valid  |   in|    2|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_fifo_cap        |   in|    2|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_empty_n         |   in|    1|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_read            |  out|    1|     ap_fifo|                         point2_o78|       pointer|
|weights_address0           |  out|    8|   ap_memory|                            weights|         array|
|weights_ce0                |  out|    1|   ap_memory|                            weights|         array|
|weights_q0                 |   in|   32|   ap_memory|                            weights|         array|
|weights_address1           |  out|    8|   ap_memory|                            weights|         array|
|weights_ce1                |  out|    1|   ap_memory|                            weights|         array|
|weights_q1                 |   in|   32|   ap_memory|                            weights|         array|
|depth3_o79_din             |  out|   32|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_num_data_valid  |   in|    2|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_fifo_cap        |   in|    2|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_full_n          |   in|    1|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_write           |  out|    1|     ap_fifo|                         depth3_o79|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------+--------------+

