

================================================================
== Vivado HLS Report for 'dense_layer3'
================================================================
* Date:           Mon Mar 30 23:59:02 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       Pipeline_Unroll2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.737|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1082|  1082|  1082|  1082|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- dense_layer3_outer_loop    |  880|  880|        88|          -|          -|    10|    no    |
        | + dense_layer3_inner_loop   |   85|   85|         3|          1|          1|    84|    yes   |
        |- dense_layer3_softmax_loop  |  200|  200|        20|          -|          -|    10|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     598|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     190|     114|
|Memory           |        1|      -|      18|       2|
|Multiplexer      |        -|      -|       -|     264|
|Register         |        -|      -|     125|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     333|     978|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                    Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |ActivateNetwork_sdiv_15ns_10s_14_19_seq_1_U76  |ActivateNetwork_sdiv_15ns_10s_14_19_seq_1  |        0|      0|  190|  114|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                          |                                           |        0|      0|  190|  114|
    +-----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |             Module             | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |dense_3_weights_V_U  |dense_layer3_dense_3_weights_V  |        1|   0|   0|   840|    4|     1|         3360|
    |temp_V_U             |dense_layer3_temp_V             |        0|  18|   2|    10|    9|     1|           90|
    +---------------------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                                |        1|  18|   2|   850|   13|     2|         3450|
    +---------------------+--------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_301_p2                   |     *    |      0|  0|  32|           4|           7|
    |i_2_fu_268_p2                   |     +    |      0|  0|  15|           7|           1|
    |inner_state_V_fu_441_p2         |     +    |      0|  0|  17|          10|          10|
    |j_1_fu_661_p2                   |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_236_p2              |     +    |      0|  0|  17|          10|           7|
    |p_1_fu_248_p2                   |     +    |      0|  0|  13|           4|           1|
    |p_Val2_3_fu_532_p2              |     +    |      0|  0|  17|           5|          10|
    |p_Val2_5_cast_fu_538_p2         |     +    |      0|  0|  16|           5|           9|
    |ret_V_2_fu_573_p2               |     +    |      0|  0|  18|          11|          11|
    |ret_V_fu_427_p2                 |     +    |      0|  0|  18|          11|          11|
    |sum_V_fu_587_p2                 |     +    |      0|  0|  17|          10|          10|
    |tmp_13_fu_278_p2                |     +    |      0|  0|  17|          10|          10|
    |brmerge9_demorgan_fu_353_p2     |    and   |      0|  0|   6|           1|           1|
    |overflow_1_fu_737_p2            |    and   |      0|  0|   6|           1|           1|
    |overflow_fu_347_p2              |    and   |      0|  0|   6|           1|           1|
    |underflow_1_fu_761_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_2_fu_607_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_3_fu_461_p2           |    and   |      0|  0|   6|           1|           1|
    |underflow_fu_365_p2             |    and   |      0|  0|   6|           1|           1|
    |exitcond1_fu_242_p2             |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_262_p2             |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_655_p2              |   icmp   |      0|  0|   9|           4|           4|
    |p_not3_fu_749_p2                |   icmp   |      0|  0|   9|           4|           2|
    |p_not_fu_719_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_5_fu_513_p2                 |   icmp   |      0|  0|  13|          10|           1|
    |brmerge11_fu_479_p2             |    or    |      0|  0|   6|           1|           1|
    |brmerge1_fu_371_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge2_fu_335_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge3_fu_755_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge4_fu_767_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge5_fu_779_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge6_fu_389_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge8_fu_625_p2              |    or    |      0|  0|   6|           1|           1|
    |brmerge_fu_725_p2               |    or    |      0|  0|   6|           1|           1|
    |p_1463_not_fu_383_p2            |    or    |      0|  0|   6|           1|           1|
    |p_0343_5_fu_647_p3              |  select  |      0|  0|  10|           1|          10|
    |p_0410_2_fu_501_p3              |  select  |      0|  0|  10|           1|          10|
    |p_0864_1_fu_801_p3              |  select  |      0|  0|  10|           1|          10|
    |p_1_29_fu_639_p3                |  select  |      0|  0|  11|           1|          11|
    |p_2_fu_493_p3                   |  select  |      0|  0|  11|           1|          11|
    |p_7_fu_793_p3                   |  select  |      0|  0|  11|           1|          11|
    |p_Val2_10_fu_411_p3             |  select  |      0|  0|  10|           1|          10|
    |p_Val2_2_fu_519_p3              |  select  |      0|  0|   9|           1|           9|
    |p_mux1_fu_785_p3                |  select  |      0|  0|  10|           1|           9|
    |p_mux3_fu_631_p3                |  select  |      0|  0|  10|           1|           9|
    |p_mux4_fu_485_p3                |  select  |      0|  0|  10|           1|           9|
    |p_mux_fu_395_p3                 |  select  |      0|  0|  10|           1|           9|
    |p_s_fu_403_p3                   |  select  |      0|  0|  11|           1|          11|
    |read_value_V_fu_552_p3          |  select  |      0|  0|   9|           1|           2|
    |ap_enable_pp0                   |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   6|           2|           1|
    |brmerge10_fu_467_p2             |    xor   |      0|  0|   6|           1|           1|
    |brmerge7_fu_613_p2              |    xor   |      0|  0|   6|           1|           1|
    |brmerge9_fu_359_p2              |    xor   |      0|  0|   6|           1|           2|
    |newsignbit_i_i_i_i_fu_743_p2    |    xor   |      0|  0|   6|           1|           2|
    |p_1476_not_fu_773_p2            |    xor   |      0|  0|   6|           1|           2|
    |p_Result_not_fu_377_p2          |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i172_0_not_fu_473_p2  |    xor   |      0|  0|   6|           1|           2|
    |signbit_i_i_0_not_fu_619_p2     |    xor   |      0|  0|   6|           1|           2|
    |tmp_10_fu_455_p2                |    xor   |      0|  0|   6|           1|           2|
    |tmp_4_fu_601_p2                 |    xor   |      0|  0|   6|           1|           2|
    |tmp_8_fu_731_p2                 |    xor   |      0|  0|   6|           1|           2|
    |tmp_9_fu_341_p2                 |    xor   |      0|  0|   6|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 598|         170|         280|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  117|         25|    1|         25|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_217_p4  |    9|          2|    7|         14|
    |i_reg_213                   |    9|          2|    7|         14|
    |j_reg_225                   |    9|          2|    4|          8|
    |output_V_address0           |   15|          3|    4|         12|
    |output_V_d0                 |   15|          3|   10|         30|
    |p_Val2_11_reg_201           |    9|          2|   10|         20|
    |p_Val2_4_reg_166            |    9|          2|   10|         20|
    |p_reg_178                   |    9|          2|    4|          8|
    |phi_mul_reg_189             |    9|          2|   10|         20|
    |temp_V_address0             |   21|          4|    4|         16|
    |temp_V_d0                   |   15|          3|    9|         27|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  264|         56|   82|        218|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  24|   0|   24|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |dense_3_weights_V_lo_reg_854     |   4|   0|    4|          0|
    |exitcond2_reg_835                |   1|   0|    1|          0|
    |exitcond2_reg_835_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_2_reg_839                      |   7|   0|    7|          0|
    |i_reg_213                        |   7|   0|    7|          0|
    |j_1_reg_872                      |   4|   0|    4|          0|
    |j_reg_225                        |   4|   0|    4|          0|
    |next_mul_reg_810                 |  10|   0|   10|          0|
    |p_1_reg_819                      |   4|   0|    4|          0|
    |p_Val2_11_reg_201                |  10|   0|   10|          0|
    |p_Val2_4_reg_166                 |  10|   0|   10|          0|
    |p_reg_178                        |   4|   0|    4|          0|
    |phi_mul_reg_189                  |  10|   0|   10|          0|
    |tmp_1_reg_877                    |   4|   0|   64|         60|
    |tmp_s_reg_824                    |   4|   0|   64|         60|
    |tmp_tr_cast_reg_830              |  14|   0|   14|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 125|   0|  245|        120|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dense_layer3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dense_layer3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dense_layer3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dense_layer3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dense_layer3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dense_layer3 | return value |
|input_V_address0   | out |    7|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    7|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |    4|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   10|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

