{
  "module_name": "mxl5xx_defs.h",
  "hash_id": "47fe376b9b51e340d1e35704f9d7f3d4f7f9ab5a48e061daf48c18d96e852a39",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/mxl5xx_defs.h",
  "human_readable_source": " \n \n\nenum MXL_BOOL_E {\n\tMXL_DISABLE = 0,\n\tMXL_ENABLE  = 1,\n\n\tMXL_FALSE = 0,\n\tMXL_TRUE  = 1,\n\n\tMXL_INVALID = 0,\n\tMXL_VALID   = 1,\n\n\tMXL_NO      = 0,\n\tMXL_YES     = 1,\n\n\tMXL_OFF     = 0,\n\tMXL_ON      = 1\n};\n\n \nenum MXL_HYDRA_HOST_CMD_ID_E {\n\t \n\tMXL_HYDRA_DEV_NO_OP_CMD = 0,  \n\n\tMXL_HYDRA_DEV_SET_POWER_MODE_CMD = 1,\n\tMXL_HYDRA_DEV_SET_OVERWRITE_DEF_CMD = 2,\n\n\t \n\tMXL_HYDRA_DEV_FIRMWARE_DOWNLOAD_CMD = 3,\n\n\t \n\tMXL_HYDRA_DEV_SET_BROADCAST_PID_STB_ID_CMD = 4,\n\tMXL_HYDRA_DEV_GET_PMM_SLEEP_CMD = 5,\n\n\t \n\tMXL_HYDRA_TUNER_TUNE_CMD = 6,\n\tMXL_HYDRA_TUNER_GET_STATUS_CMD = 7,\n\n\t \n\tMXL_HYDRA_DEMOD_SET_PARAM_CMD = 8,\n\tMXL_HYDRA_DEMOD_GET_STATUS_CMD = 9,\n\n\tMXL_HYDRA_DEMOD_RESET_FEC_COUNTER_CMD = 10,\n\n\tMXL_HYDRA_DEMOD_SET_PKT_NUM_CMD = 11,\n\n\tMXL_HYDRA_DEMOD_SET_IQ_SOURCE_CMD = 12,\n\tMXL_HYDRA_DEMOD_GET_IQ_DATA_CMD = 13,\n\n\tMXL_HYDRA_DEMOD_GET_M68HC05_VER_CMD = 14,\n\n\tMXL_HYDRA_DEMOD_SET_ERROR_COUNTER_MODE_CMD = 15,\n\n\t \n\tMXL_HYDRA_ABORT_TUNE_CMD = 16,  \n\n\t \n\tMXL_HYDRA_FSK_RESET_CMD = 17,\n\tMXL_HYDRA_FSK_MSG_CMD = 18,\n\tMXL_HYDRA_FSK_SET_OP_MODE_CMD = 19,\n\n\t \n\tMXL_HYDRA_DISEQC_MSG_CMD = 20,\n\tMXL_HYDRA_DISEQC_COPY_MSG_TO_MAILBOX = 21,\n\tMXL_HYDRA_DISEQC_CFG_MSG_CMD = 22,\n\n\t \n\tMXL_HYDRA_REQ_FFT_SPECTRUM_CMD = 23,\n\n\t \n\tMXL_HYDRA_DEMOD_SCRAMBLE_CODE_CMD = 24,\n\n\t \n\tMXL_HYDRA_LAST_HOST_CMD = 25,\n\n\tMXL_HYDRA_DEMOD_INTR_TYPE_CMD = 47,\n\tMXL_HYDRA_DEV_INTR_CLEAR_CMD = 48,\n\tMXL_HYDRA_TUNER_SPECTRUM_REQ_CMD = 53,\n\tMXL_HYDRA_TUNER_ACTIVATE_CMD = 55,\n\tMXL_HYDRA_DEV_CFG_POWER_MODE_CMD = 56,\n\tMXL_HYDRA_DEV_XTAL_CAP_CMD = 57,\n\tMXL_HYDRA_DEV_CFG_SKU_CMD = 58,\n\tMXL_HYDRA_TUNER_SPECTRUM_MIN_GAIN_CMD = 59,\n\tMXL_HYDRA_DISEQC_CONT_TONE_CFG = 60,\n\tMXL_HYDRA_DEV_RF_WAKE_UP_CMD = 61,\n\tMXL_HYDRA_DEMOD_CFG_EQ_CTRL_PARAM_CMD = 62,\n\tMXL_HYDRA_DEMOD_FREQ_OFFSET_SEARCH_RANGE_CMD = 63,\n\tMXL_HYDRA_DEV_REQ_PWR_FROM_ADCRSSI_CMD = 64,\n\n\tMXL_XCPU_PID_FLT_CFG_CMD = 65,\n\tMXL_XCPU_SHMEM_TEST_CMD = 66,\n\tMXL_XCPU_ABORT_TUNE_CMD = 67,\n\tMXL_XCPU_CHAN_TUNE_CMD = 68,\n\tMXL_XCPU_FLT_BOND_HDRS_CMD = 69,\n\n\tMXL_HYDRA_DEV_BROADCAST_WAKE_UP_CMD = 70,\n\tMXL_HYDRA_FSK_CFG_FSK_FREQ_CMD = 71,\n\tMXL_HYDRA_FSK_POWER_DOWN_CMD = 72,\n\tMXL_XCPU_CLEAR_CB_STATS_CMD = 73,\n\tMXL_XCPU_CHAN_BOND_RESTART_CMD = 74\n};\n\n#define MXL_ENABLE_BIG_ENDIAN        (0)\n\n#define MXL_HYDRA_OEM_MAX_BLOCK_WRITE_LENGTH   248\n\n#define MXL_HYDRA_OEM_MAX_CMD_BUFF_LEN        (248)\n\n#define MXL_HYDRA_CAP_MIN     10\n#define MXL_HYDRA_CAP_MAX     33\n\n#define MXL_HYDRA_PLID_REG_READ       0xFB    \n#define MXL_HYDRA_PLID_REG_WRITE      0xFC    \n\n#define MXL_HYDRA_PLID_CMD_READ       0xFD    \n#define MXL_HYDRA_PLID_CMD_WRITE      0xFE    \n\n#define MXL_HYDRA_REG_SIZE_IN_BYTES   4       \n#define MXL_HYDRA_I2C_HDR_SIZE        (2 * sizeof(u8))  \n#define MXL_HYDRA_CMD_HEADER_SIZE     (MXL_HYDRA_REG_SIZE_IN_BYTES + MXL_HYDRA_I2C_HDR_SIZE)\n\n#define MXL_HYDRA_SKU_ID_581 0\n#define MXL_HYDRA_SKU_ID_584 1\n#define MXL_HYDRA_SKU_ID_585 2\n#define MXL_HYDRA_SKU_ID_544 3\n#define MXL_HYDRA_SKU_ID_561 4\n#define MXL_HYDRA_SKU_ID_582 5\n#define MXL_HYDRA_SKU_ID_568 6\n\n \n#define MXL_HYDRA_REG_WRITE_LEN       (MXL_HYDRA_I2C_HDR_SIZE + (2 * MXL_HYDRA_REG_SIZE_IN_BYTES))\n\n \n#define GET_BYTE(x, n)  (((x) >> (8*(n))) & 0xFF)\n\n#define MAX_CMD_DATA 512\n\n#define MXL_GET_REG_MASK_32(lsb_loc, num_of_bits) ((0xFFFFFFFF >> (32 - (num_of_bits))) << (lsb_loc))\n\n#define FW_DL_SIGN (0xDEADBEEF)\n\n#define MBIN_FORMAT_VERSION               '1'\n#define MBIN_FILE_HEADER_ID               'M'\n#define MBIN_SEGMENT_HEADER_ID            'S'\n#define MBIN_MAX_FILE_LENGTH              (1<<23)\n\nstruct MBIN_FILE_HEADER_T {\n\tu8 id;\n\tu8 fmt_version;\n\tu8 header_len;\n\tu8 num_segments;\n\tu8 entry_address[4];\n\tu8 image_size24[3];\n\tu8 image_checksum;\n\tu8 reserved[4];\n};\n\nstruct MBIN_FILE_T {\n\tstruct MBIN_FILE_HEADER_T header;\n\tu8 data[1];\n};\n\nstruct MBIN_SEGMENT_HEADER_T {\n\tu8 id;\n\tu8 len24[3];\n\tu8 address[4];\n};\n\nstruct MBIN_SEGMENT_T {\n\tstruct MBIN_SEGMENT_HEADER_T header;\n\tu8 data[1];\n};\n\nenum MXL_CMD_TYPE_E { MXL_CMD_WRITE = 0, MXL_CMD_READ };\n\n#define BUILD_HYDRA_CMD(cmd_id, req_type, size, data_ptr, cmd_buff)\t\t\\\n\tdo {\t\t\t\t\t\t\t\t\\\n\t\tcmd_buff[0] = ((req_type == MXL_CMD_WRITE) ? MXL_HYDRA_PLID_CMD_WRITE : MXL_HYDRA_PLID_CMD_READ); \\\n\t\tcmd_buff[1] = (size > 251) ? 0xff : (u8) (size + 4);\t\\\n\t\tcmd_buff[2] = size;\t\t\t\t\t\\\n\t\tcmd_buff[3] = cmd_id;\t\t\t\t\t\\\n\t\tcmd_buff[4] = 0x00;\t\t\t\t\t\\\n\t\tcmd_buff[5] = 0x00;\t\t\t\t\t\\\n\t\tconvert_endian(MXL_ENABLE_BIG_ENDIAN, size, (u8 *)data_ptr); \\\n\t\tmemcpy((void *)&cmd_buff[6], data_ptr, size);\t\t\\\n\t} while (0)\n\nstruct MXL_REG_FIELD_T {\n\tu32 reg_addr;\n\tu8 lsb_pos;\n\tu8 num_of_bits;\n};\n\nstruct MXL_DEV_CMD_DATA_T {\n\tu32 data_size;\n\tu8 data[MAX_CMD_DATA];\n};\n\nenum MXL_HYDRA_SKU_TYPE_E {\n\tMXL_HYDRA_SKU_TYPE_MIN = 0x00,\n\tMXL_HYDRA_SKU_TYPE_581 = 0x00,\n\tMXL_HYDRA_SKU_TYPE_584 = 0x01,\n\tMXL_HYDRA_SKU_TYPE_585 = 0x02,\n\tMXL_HYDRA_SKU_TYPE_544 = 0x03,\n\tMXL_HYDRA_SKU_TYPE_561 = 0x04,\n\tMXL_HYDRA_SKU_TYPE_5XX = 0x05,\n\tMXL_HYDRA_SKU_TYPE_5YY = 0x06,\n\tMXL_HYDRA_SKU_TYPE_511 = 0x07,\n\tMXL_HYDRA_SKU_TYPE_561_DE = 0x08,\n\tMXL_HYDRA_SKU_TYPE_582 = 0x09,\n\tMXL_HYDRA_SKU_TYPE_541 = 0x0A,\n\tMXL_HYDRA_SKU_TYPE_568 = 0x0B,\n\tMXL_HYDRA_SKU_TYPE_542 = 0x0C,\n\tMXL_HYDRA_SKU_TYPE_MAX = 0x0D,\n};\n\nstruct MXL_HYDRA_SKU_COMMAND_T {\n\tenum MXL_HYDRA_SKU_TYPE_E sku_type;\n};\n\nenum MXL_HYDRA_DEMOD_ID_E {\n\tMXL_HYDRA_DEMOD_ID_0 = 0,\n\tMXL_HYDRA_DEMOD_ID_1,\n\tMXL_HYDRA_DEMOD_ID_2,\n\tMXL_HYDRA_DEMOD_ID_3,\n\tMXL_HYDRA_DEMOD_ID_4,\n\tMXL_HYDRA_DEMOD_ID_5,\n\tMXL_HYDRA_DEMOD_ID_6,\n\tMXL_HYDRA_DEMOD_ID_7,\n\tMXL_HYDRA_DEMOD_MAX\n};\n\n#define MXL_DEMOD_SCRAMBLE_SEQ_LEN  12\n\n#define MAX_STEP_SIZE_24_XTAL_102_05_KHZ  195\n#define MAX_STEP_SIZE_24_XTAL_204_10_KHZ  215\n#define MAX_STEP_SIZE_24_XTAL_306_15_KHZ  203\n#define MAX_STEP_SIZE_24_XTAL_408_20_KHZ  177\n\n#define MAX_STEP_SIZE_27_XTAL_102_05_KHZ  195\n#define MAX_STEP_SIZE_27_XTAL_204_10_KHZ  215\n#define MAX_STEP_SIZE_27_XTAL_306_15_KHZ  203\n#define MAX_STEP_SIZE_27_XTAL_408_20_KHZ  177\n\n#define MXL_HYDRA_SPECTRUM_MIN_FREQ_KHZ  300000\n#define MXL_HYDRA_SPECTRUM_MAX_FREQ_KHZ 2350000\n\nenum MXL_DEMOD_CHAN_PARAMS_OFFSET_E {\n\tDMD_STANDARD_ADDR = 0,\n\tDMD_SPECTRUM_INVERSION_ADDR,\n\tDMD_SPECTRUM_ROLL_OFF_ADDR,\n\tDMD_SYMBOL_RATE_ADDR,\n\tDMD_MODULATION_SCHEME_ADDR,\n\tDMD_FEC_CODE_RATE_ADDR,\n\tDMD_SNR_ADDR,\n\tDMD_FREQ_OFFSET_ADDR,\n\tDMD_CTL_FREQ_OFFSET_ADDR,\n\tDMD_STR_FREQ_OFFSET_ADDR,\n\tDMD_FTL_FREQ_OFFSET_ADDR,\n\tDMD_STR_NBC_SYNC_LOCK_ADDR,\n\tDMD_CYCLE_SLIP_COUNT_ADDR,\n\tDMD_DISPLAY_IQ_ADDR,\n\tDMD_DVBS2_CRC_ERRORS_ADDR,\n\tDMD_DVBS2_PER_COUNT_ADDR,\n\tDMD_DVBS2_PER_WINDOW_ADDR,\n\tDMD_DVBS_CORR_RS_ERRORS_ADDR,\n\tDMD_DVBS_UNCORR_RS_ERRORS_ADDR,\n\tDMD_DVBS_BER_COUNT_ADDR,\n\tDMD_DVBS_BER_WINDOW_ADDR,\n\tDMD_TUNER_ID_ADDR,\n\tDMD_DVBS2_PILOT_ON_OFF_ADDR,\n\tDMD_FREQ_SEARCH_RANGE_IN_KHZ_ADDR,\n\n\tMXL_DEMOD_CHAN_PARAMS_BUFF_SIZE,\n};\n\nenum MXL_HYDRA_TUNER_ID_E {\n\tMXL_HYDRA_TUNER_ID_0 = 0,\n\tMXL_HYDRA_TUNER_ID_1,\n\tMXL_HYDRA_TUNER_ID_2,\n\tMXL_HYDRA_TUNER_ID_3,\n\tMXL_HYDRA_TUNER_MAX\n};\n\nenum MXL_HYDRA_BCAST_STD_E {\n\tMXL_HYDRA_DSS = 0,\n\tMXL_HYDRA_DVBS,\n\tMXL_HYDRA_DVBS2,\n};\n\nenum MXL_HYDRA_FEC_E {\n\tMXL_HYDRA_FEC_AUTO = 0,\n\tMXL_HYDRA_FEC_1_2,\n\tMXL_HYDRA_FEC_3_5,\n\tMXL_HYDRA_FEC_2_3,\n\tMXL_HYDRA_FEC_3_4,\n\tMXL_HYDRA_FEC_4_5,\n\tMXL_HYDRA_FEC_5_6,\n\tMXL_HYDRA_FEC_6_7,\n\tMXL_HYDRA_FEC_7_8,\n\tMXL_HYDRA_FEC_8_9,\n\tMXL_HYDRA_FEC_9_10,\n};\n\nenum MXL_HYDRA_MODULATION_E {\n\tMXL_HYDRA_MOD_AUTO = 0,\n\tMXL_HYDRA_MOD_QPSK,\n\tMXL_HYDRA_MOD_8PSK\n};\n\nenum MXL_HYDRA_SPECTRUM_E {\n\tMXL_HYDRA_SPECTRUM_AUTO = 0,\n\tMXL_HYDRA_SPECTRUM_INVERTED,\n\tMXL_HYDRA_SPECTRUM_NON_INVERTED,\n};\n\nenum MXL_HYDRA_ROLLOFF_E {\n\tMXL_HYDRA_ROLLOFF_AUTO  = 0,\n\tMXL_HYDRA_ROLLOFF_0_20,\n\tMXL_HYDRA_ROLLOFF_0_25,\n\tMXL_HYDRA_ROLLOFF_0_35\n};\n\nenum MXL_HYDRA_PILOTS_E {\n\tMXL_HYDRA_PILOTS_OFF  = 0,\n\tMXL_HYDRA_PILOTS_ON,\n\tMXL_HYDRA_PILOTS_AUTO\n};\n\nenum MXL_HYDRA_CONSTELLATION_SRC_E {\n\tMXL_HYDRA_FORMATTER = 0,\n\tMXL_HYDRA_LEGACY_FEC,\n\tMXL_HYDRA_FREQ_RECOVERY,\n\tMXL_HYDRA_NBC,\n\tMXL_HYDRA_CTL,\n\tMXL_HYDRA_EQ,\n};\n\nstruct MXL_HYDRA_DEMOD_LOCK_T {\n\tint agc_lock;  \n\tint fec_lock;  \n};\n\nstruct MXL_HYDRA_DEMOD_STATUS_DVBS_T {\n\tu32 rs_errors;         \n\tu32 ber_window;        \n\tu32 ber_count;         \n\tu32 ber_window_iter1;  \n\tu32 ber_count_iter1;   \n};\n\nstruct MXL_HYDRA_DEMOD_STATUS_DSS_T {\n\tu32 rs_errors;   \n\tu32 ber_window;  \n\tu32 ber_count;   \n};\n\nstruct MXL_HYDRA_DEMOD_STATUS_DVBS2_T {\n\tu32 crc_errors;         \n\tu32 packet_error_count;  \n\tu32 total_packets;      \n};\n\nstruct MXL_HYDRA_DEMOD_STATUS_T {\n\tenum MXL_HYDRA_BCAST_STD_E standard_mask;  \n\n\tunion {\n\t\tstruct MXL_HYDRA_DEMOD_STATUS_DVBS_T demod_status_dvbs;    \n\t\tstruct MXL_HYDRA_DEMOD_STATUS_DVBS2_T demod_status_dvbs2;  \n\t\tstruct MXL_HYDRA_DEMOD_STATUS_DSS_T demod_status_dss;      \n\t} u;\n};\n\nstruct MXL_HYDRA_DEMOD_SIG_OFFSET_INFO_T {\n\ts32 carrier_offset_in_hz;  \n\ts32 symbol_offset_in_symbol;  \n};\n\nstruct MXL_HYDRA_DEMOD_SCRAMBLE_INFO_T {\n\tu8 scramble_sequence[MXL_DEMOD_SCRAMBLE_SEQ_LEN];  \n\tu32 scramble_code;  \n};\n\nenum MXL_HYDRA_SPECTRUM_STEP_SIZE_E {\n\tMXL_HYDRA_STEP_SIZE_24_XTAL_102_05KHZ,  \n\tMXL_HYDRA_STEP_SIZE_24_XTAL_204_10KHZ,  \n\tMXL_HYDRA_STEP_SIZE_24_XTAL_306_15KHZ,  \n\tMXL_HYDRA_STEP_SIZE_24_XTAL_408_20KHZ,  \n\n\tMXL_HYDRA_STEP_SIZE_27_XTAL_102_05KHZ,  \n\tMXL_HYDRA_STEP_SIZE_27_XTAL_204_35KHZ,  \n\tMXL_HYDRA_STEP_SIZE_27_XTAL_306_52KHZ,  \n\tMXL_HYDRA_STEP_SIZE_27_XTAL_408_69KHZ,  \n};\n\nenum MXL_HYDRA_SPECTRUM_RESOLUTION_E {\n\tMXL_HYDRA_SPECTRUM_RESOLUTION_00_1_DB,  \n\tMXL_HYDRA_SPECTRUM_RESOLUTION_01_0_DB,  \n\tMXL_HYDRA_SPECTRUM_RESOLUTION_05_0_DB,  \n\tMXL_HYDRA_SPECTRUM_RESOLUTION_10_0_DB,  \n};\n\nenum MXL_HYDRA_SPECTRUM_ERROR_CODE_E {\n\tMXL_SPECTRUM_NO_ERROR,\n\tMXL_SPECTRUM_INVALID_PARAMETER,\n\tMXL_SPECTRUM_INVALID_STEP_SIZE,\n\tMXL_SPECTRUM_BW_CANNOT_BE_COVERED,\n\tMXL_SPECTRUM_DEMOD_BUSY,\n\tMXL_SPECTRUM_TUNER_NOT_ENABLED,\n};\n\nstruct MXL_HYDRA_SPECTRUM_REQ_T {\n\tu32 tuner_index;  \n\tu32 demod_index;  \n\tenum MXL_HYDRA_SPECTRUM_STEP_SIZE_E step_size_in_khz;\n\tu32 starting_freq_ink_hz;\n\tu32 total_steps;\n\tenum MXL_HYDRA_SPECTRUM_RESOLUTION_E spectrum_division;\n};\n\nenum MXL_HYDRA_SEARCH_FREQ_OFFSET_TYPE_E {\n\tMXL_HYDRA_SEARCH_MAX_OFFSET = 0,  \n\tMXL_HYDRA_SEARCH_BW_PLUS_ROLLOFF,  \n};\n\nstruct MXL58X_CFG_FREQ_OFF_SEARCH_RANGE_T {\n\tu32 demod_index;\n\tenum MXL_HYDRA_SEARCH_FREQ_OFFSET_TYPE_E search_type;\n};\n\n \n#define MXL_HYDRA_TS_SLICE_MAX  2\n\n#define MAX_FIXED_PID_NUM   32\n\n#define MXL_HYDRA_NCO_CLK   418  \n\n#define MXL_HYDRA_MAX_TS_CLOCK  139  \n\n#define MXL_HYDRA_TS_FIXED_PID_FILT_SIZE          32\n\n#define MXL_HYDRA_SHARED_PID_FILT_SIZE_DEFAULT    33    \n#define MXL_HYDRA_SHARED_PID_FILT_SIZE_2_TO_1     66    \n#define MXL_HYDRA_SHARED_PID_FILT_SIZE_4_TO_1     132   \n\nenum MXL_HYDRA_PID_BANK_TYPE_E {\n\tMXL_HYDRA_SOFTWARE_PID_BANK = 0,\n\tMXL_HYDRA_HARDWARE_PID_BANK,\n};\n\nenum MXL_HYDRA_TS_MUX_MODE_E {\n\tMXL_HYDRA_TS_MUX_PID_REMAP = 0,\n\tMXL_HYDRA_TS_MUX_PREFIX_EXTRA_HEADER = 1,\n};\n\nenum MXL_HYDRA_TS_MUX_TYPE_E {\n\tMXL_HYDRA_TS_MUX_DISABLE = 0,  \n\tMXL_HYDRA_TS_MUX_2_TO_1,  \n\tMXL_HYDRA_TS_MUX_4_TO_1,  \n};\n\nenum MXL_HYDRA_TS_GROUP_E {\n\tMXL_HYDRA_TS_GROUP_0_3 = 0,  \n\tMXL_HYDRA_TS_GROUP_4_7,      \n};\n\nenum MXL_HYDRA_TS_PID_FLT_CTRL_E {\n\tMXL_HYDRA_TS_PIDS_ALLOW_ALL = 0,  \n\tMXL_HYDRA_TS_PIDS_DROP_ALL,\t  \n\tMXL_HYDRA_TS_INVALIDATE_PID_FILTER,  \n};\n\nenum MXL_HYDRA_TS_PID_TYPE_E {\n\tMXL_HYDRA_TS_PID_FIXED = 0,\n\tMXL_HYDRA_TS_PID_REGULAR,\n};\n\nstruct MXL_HYDRA_TS_PID_T {\n\tu16 original_pid;            \n\tu16 remapped_pid;            \n\tenum MXL_BOOL_E enable;          \n\tenum MXL_BOOL_E allow_or_drop;     \n\tenum MXL_BOOL_E enable_pid_remap;  \n\tu8 bond_id;                  \n\tu8 dest_id;                  \n};\n\nstruct MXL_HYDRA_TS_MUX_PREFIX_HEADER_T {\n\tenum MXL_BOOL_E enable;\n\tu8 num_byte;\n\tu8 header[12];\n};\n\nenum MXL_HYDRA_PID_FILTER_BANK_E {\n\tMXL_HYDRA_PID_BANK_A = 0,\n\tMXL_HYDRA_PID_BANK_B,\n};\n\nenum MXL_HYDRA_MPEG_DATA_FMT_E {\n\tMXL_HYDRA_MPEG_SERIAL_MSB_1ST = 0,\n\tMXL_HYDRA_MPEG_SERIAL_LSB_1ST,\n\n\tMXL_HYDRA_MPEG_SYNC_WIDTH_BIT = 0,\n\tMXL_HYDRA_MPEG_SYNC_WIDTH_BYTE\n};\n\nenum MXL_HYDRA_MPEG_MODE_E {\n\tMXL_HYDRA_MPEG_MODE_SERIAL_4_WIRE = 0,  \n\tMXL_HYDRA_MPEG_MODE_SERIAL_3_WIRE,      \n\tMXL_HYDRA_MPEG_MODE_SERIAL_2_WIRE,      \n\tMXL_HYDRA_MPEG_MODE_PARALLEL            \n};\n\nenum MXL_HYDRA_MPEG_CLK_TYPE_E {\n\tMXL_HYDRA_MPEG_CLK_CONTINUOUS = 0,  \n\tMXL_HYDRA_MPEG_CLK_GAPPED,          \n};\n\nenum MXL_HYDRA_MPEG_CLK_FMT_E {\n\tMXL_HYDRA_MPEG_ACTIVE_LOW = 0,\n\tMXL_HYDRA_MPEG_ACTIVE_HIGH,\n\n\tMXL_HYDRA_MPEG_CLK_NEGATIVE = 0,\n\tMXL_HYDRA_MPEG_CLK_POSITIVE,\n\n\tMXL_HYDRA_MPEG_CLK_IN_PHASE = 0,\n\tMXL_HYDRA_MPEG_CLK_INVERTED,\n};\n\nenum MXL_HYDRA_MPEG_CLK_PHASE_E {\n\tMXL_HYDRA_MPEG_CLK_PHASE_SHIFT_0_DEG = 0,\n\tMXL_HYDRA_MPEG_CLK_PHASE_SHIFT_90_DEG,\n\tMXL_HYDRA_MPEG_CLK_PHASE_SHIFT_180_DEG,\n\tMXL_HYDRA_MPEG_CLK_PHASE_SHIFT_270_DEG\n};\n\nenum MXL_HYDRA_MPEG_ERR_INDICATION_E {\n\tMXL_HYDRA_MPEG_ERR_REPLACE_SYNC = 0,\n\tMXL_HYDRA_MPEG_ERR_REPLACE_VALID,\n\tMXL_HYDRA_MPEG_ERR_INDICATION_DISABLED\n};\n\nstruct MXL_HYDRA_MPEGOUT_PARAM_T {\n\tint                                  enable;                \n\tenum MXL_HYDRA_MPEG_CLK_TYPE_E       mpeg_clk_type;           \n\tenum MXL_HYDRA_MPEG_CLK_FMT_E        mpeg_clk_pol;            \n\tu8                                   max_mpeg_clk_rate;        \n\tenum MXL_HYDRA_MPEG_CLK_PHASE_E      mpeg_clk_phase;          \n\tenum MXL_HYDRA_MPEG_DATA_FMT_E       lsb_or_msb_first;         \n\tenum MXL_HYDRA_MPEG_DATA_FMT_E       mpeg_sync_pulse_width;    \n\tenum MXL_HYDRA_MPEG_CLK_FMT_E        mpeg_valid_pol;          \n\tenum MXL_HYDRA_MPEG_CLK_FMT_E        mpeg_sync_pol;           \n\tenum MXL_HYDRA_MPEG_MODE_E           mpeg_mode;              \n\tenum MXL_HYDRA_MPEG_ERR_INDICATION_E mpeg_error_indication;   \n};\n\nenum MXL_HYDRA_EXT_TS_IN_ID_E {\n\tMXL_HYDRA_EXT_TS_IN_0 = 0,\n\tMXL_HYDRA_EXT_TS_IN_1,\n\tMXL_HYDRA_EXT_TS_IN_2,\n\tMXL_HYDRA_EXT_TS_IN_3,\n\tMXL_HYDRA_EXT_TS_IN_MAX\n};\n\nenum MXL_HYDRA_TS_OUT_ID_E {\n\tMXL_HYDRA_TS_OUT_0 = 0,\n\tMXL_HYDRA_TS_OUT_1,\n\tMXL_HYDRA_TS_OUT_2,\n\tMXL_HYDRA_TS_OUT_3,\n\tMXL_HYDRA_TS_OUT_4,\n\tMXL_HYDRA_TS_OUT_5,\n\tMXL_HYDRA_TS_OUT_6,\n\tMXL_HYDRA_TS_OUT_7,\n\tMXL_HYDRA_TS_OUT_MAX\n};\n\nenum MXL_HYDRA_TS_DRIVE_STRENGTH_E {\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_1X = 0,\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_2X,\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_3X,\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_4X,\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_5X,\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_6X,\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_7X,\n\tMXL_HYDRA_TS_DRIVE_STRENGTH_8X\n};\n\nenum MXL_HYDRA_DEVICE_E {\n\tMXL_HYDRA_DEVICE_581 = 0,\n\tMXL_HYDRA_DEVICE_584,\n\tMXL_HYDRA_DEVICE_585,\n\tMXL_HYDRA_DEVICE_544,\n\tMXL_HYDRA_DEVICE_561,\n\tMXL_HYDRA_DEVICE_TEST,\n\tMXL_HYDRA_DEVICE_582,\n\tMXL_HYDRA_DEVICE_541,\n\tMXL_HYDRA_DEVICE_568,\n\tMXL_HYDRA_DEVICE_542,\n\tMXL_HYDRA_DEVICE_541S,\n\tMXL_HYDRA_DEVICE_561S,\n\tMXL_HYDRA_DEVICE_581S,\n\tMXL_HYDRA_DEVICE_MAX\n};\n\n \nstruct MXL_HYDRA_DEMOD_IQ_SRC_T {\n\tu32 demod_id;\n\tu32 source_of_iq;  \n};\n\nstruct MXL_HYDRA_DEMOD_ABORT_TUNE_T {\n\tu32 demod_id;\n};\n\nstruct MXL_HYDRA_TUNER_CMD {\n\tu8 tuner_id;\n\tu8 enable;\n};\n\n \nstruct MXL_HYDRA_DEMOD_PARAM_T {\n\tu32 tuner_index;\n\tu32 demod_index;\n\tu32 frequency_in_hz;      \n\tu32 standard;           \n\tu32 spectrum_inversion;  \n\tu32 roll_off;            \n\tu32 symbol_rate_in_hz;     \n\tu32 pilots;             \n\tu32 modulation_scheme;   \n\tu32 fec_code_rate;        \n\tu32 max_carrier_offset_in_mhz;  \n};\n\nstruct MXL_HYDRA_DEMOD_SCRAMBLE_CODE_T {\n\tu32 demod_index;\n\tu8 scramble_sequence[12];  \n\tu32 scramble_code;  \n};\n\nstruct MXL_INTR_CFG_T {\n\tu32 intr_type;\n\tu32 intr_duration_in_nano_secs;\n\tu32 intr_mask;\n};\n\nstruct MXL_HYDRA_POWER_MODE_CMD {\n\tu8 power_mode;  \n};\n\nstruct MXL_HYDRA_RF_WAKEUP_PARAM_T {\n\tu32 time_interval_in_seconds;  \n\tu32 tuner_index;\n\ts32 rssi_threshold;\n};\n\nstruct MXL_HYDRA_RF_WAKEUP_CFG_T {\n\tu32 tuner_count;\n\tstruct MXL_HYDRA_RF_WAKEUP_PARAM_T params;\n};\n\nenum MXL_HYDRA_AUX_CTRL_MODE_E {\n\tMXL_HYDRA_AUX_CTRL_MODE_FSK = 0,  \n\tMXL_HYDRA_AUX_CTRL_MODE_DISEQC,   \n};\n\nenum MXL_HYDRA_DISEQC_OPMODE_E {\n\tMXL_HYDRA_DISEQC_ENVELOPE_MODE = 0,\n\tMXL_HYDRA_DISEQC_TONE_MODE,\n};\n\nenum MXL_HYDRA_DISEQC_VER_E {\n\tMXL_HYDRA_DISEQC_1_X = 0,  \n\tMXL_HYDRA_DISEQC_2_X,  \n\tMXL_HYDRA_DISEQC_DISABLE  \n};\n\nenum MXL_HYDRA_DISEQC_CARRIER_FREQ_E {\n\tMXL_HYDRA_DISEQC_CARRIER_FREQ_22KHZ = 0,  \n\tMXL_HYDRA_DISEQC_CARRIER_FREQ_33KHZ,      \n\tMXL_HYDRA_DISEQC_CARRIER_FREQ_44KHZ       \n};\n\nenum MXL_HYDRA_DISEQC_ID_E {\n\tMXL_HYDRA_DISEQC_ID_0 = 0,\n\tMXL_HYDRA_DISEQC_ID_1,\n\tMXL_HYDRA_DISEQC_ID_2,\n\tMXL_HYDRA_DISEQC_ID_3\n};\n\nenum MXL_HYDRA_FSK_OP_MODE_E {\n\tMXL_HYDRA_FSK_CFG_TYPE_39KPBS = 0,  \n\tMXL_HYDRA_FSK_CFG_TYPE_39_017KPBS,  \n\tMXL_HYDRA_FSK_CFG_TYPE_115_2KPBS    \n};\n\nstruct MXL58X_DSQ_OP_MODE_T {\n\tu32 diseqc_id;  \n\tu32 op_mode;  \n\tu32 version;  \n\tu32 center_freq;  \n};\n\nstruct MXL_HYDRA_DISEQC_CFG_CONT_TONE_T {\n\tu32 diseqc_id;\n\tu32 cont_tone_flag;  \n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}