Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jul 18 12:56:43 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file top_FPAdd_Test_control_sets_placed.rpt
| Design       : top_FPAdd_Test
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |               | uut/RightShifterComponent/level1_d1[12]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |               | uut/LeftShifterComponent/S[2]                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |               | uut/deltaExp_d102_out                           |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG |               | uut/LeftShifterComponent/ps_d1_reg[3]_0         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | start_IBUF    | rst_IBUF                                        |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |               |                                                 |               36 |            140 |         3.89 |
+----------------+---------------+-------------------------------------------------+------------------+----------------+--------------+


