{"vcs1":{"timestamp_begin":1728755492.215427214, "rt":1.97, "ut":0.78, "st":0.35}}
{"vcselab":{"timestamp_begin":1728755494.273262945, "rt":0.99, "ut":0.26, "st":0.23}}
{"link":{"timestamp_begin":1728755495.346837883, "rt":0.35, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728755491.622634898}
{"VCS_COMP_START_TIME": 1728755491.622634898}
{"VCS_COMP_END_TIME": 1728755496.803000608}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332596}}
{"stitch_vcselab": {"peak_mem": 231568}}
