<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1915' type='std::pair&lt;EVT, EVT&gt; llvm::SelectionDAG::GetSplitDestVTs(const llvm::EVT &amp; VT) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1931' u='c' c='_ZN4llvm12SelectionDAG11SplitVectorERKNS_7SDValueERKNS_5SDLocE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1913'>/// Compute the VTs needed for the low/hi parts of a type
  /// which is split (or expanded) into two not necessarily identical pieces.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10183' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14CombineExtLoadEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10184' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14CombineExtLoadEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp' l='92' u='c' c='_ZN4llvm16DAGTypeLegalizer17ExpandRes_BITCASTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp' l='561' u='c' c='_ZN4llvm16DAGTypeLegalizer14SplitRes_UNDEFEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1144' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_BITCASTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1203' u='c' c='_ZN4llvm16DAGTypeLegalizer24SplitVecRes_BUILD_VECTOREPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1224' u='c' c='_ZN4llvm16DAGTypeLegalizer26SplitVecRes_CONCAT_VECTORSEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1240' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecRes_EXTRACT_SUBVECTOREPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1270' u='c' c='_ZN4llvm16DAGTypeLegalizer28SplitVecRes_INSERT_SUBVECTOREPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1342' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_InregOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1367' u='c' c='_ZN4llvm16DAGTypeLegalizer25SplitVecRes_ExtVecInRegOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1394' u='c' c='_ZN4llvm16DAGTypeLegalizer22SplitVecRes_StrictFPOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1501' u='c' c='_ZN4llvm16DAGTypeLegalizer22SplitVecRes_OverflowOpEPNS_6SDNodeEjRNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1502' u='c' c='_ZN4llvm16DAGTypeLegalizer22SplitVecRes_OverflowOpEPNS_6SDNodeEjRNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1599' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecRes_INSERT_VECTOR_ELTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1612' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecRes_INSERT_VECTOR_ELTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1623' u='c' c='_ZN4llvm16DAGTypeLegalizer20SplitVecRes_ScalarOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1638' u='c' c='_ZN4llvm16DAGTypeLegalizer16SplitVecRes_LOADEPNS_10LoadSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1649' u='c' c='_ZN4llvm16DAGTypeLegalizer16SplitVecRes_LOADEPNS_10LoadSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1684' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_MLOADEPNS_16MaskedLoadSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1768' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_MGATHEREPNS_18MaskedGatherSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1793' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_MGATHEREPNS_18MaskedGatherSDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1838' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecRes_SETCCEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1863' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecRes_UnaryOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1891' u='c' c='_ZN4llvm16DAGTypeLegalizer20SplitVecRes_ExtendOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1913' u='c' c='_ZN4llvm16DAGTypeLegalizer20SplitVecRes_ExtendOpEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2065' u='c' c='_ZN4llvm16DAGTypeLegalizer26SplitVecRes_FP_TO_XINT_SATEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2223' u='c' c='_ZN4llvm16DAGTypeLegalizer18SplitVecOp_VSELECTEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2249' u='c' c='_ZN4llvm16DAGTypeLegalizer20SplitVecOp_VECREDUCEEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2271' u='c' c='_ZN4llvm16DAGTypeLegalizer24SplitVecOp_VECREDUCE_SEQEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2461' u='c' c='_ZN4llvm16DAGTypeLegalizer18SplitVecOp_MGATHEREPNS_18MaskedGatherSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2481' u='c' c='_ZN4llvm16DAGTypeLegalizer18SplitVecOp_MGATHEREPNS_18MaskedGatherSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2619' u='c' c='_ZN4llvm16DAGTypeLegalizer19SplitVecOp_MSCATTEREPNS_19MaskedScatterSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2680' u='c' c='_ZN4llvm16DAGTypeLegalizer16SplitVecOp_STOREEPNS_11StoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2756' u='c' c='_ZN4llvm16DAGTypeLegalizer25SplitVecOp_TruncateHelperEPNS_6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9745' ll='9754' type='std::pair&lt;EVT, EVT&gt; llvm::SelectionDAG::GetSplitDestVTs(const llvm::EVT &amp; VT) const'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9743'>/// GetSplitDestVTs - Compute the VTs needed for the low/hi parts of a type
/// which is split (or expanded) into two not necessarily identical pieces.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16036' u='c' c='_ZL23ReplaceReductionResultsPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGEjj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6024' u='c' c='_ZL19splitVectorIntUnaryN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6051' u='c' c='_ZL20splitVectorIntBinaryN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21025' u='c' c='_ZNK4llvm17X86TargetLowering13LowerTRUNCATEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22704' u='c' c='_ZL14splitIntVSETCCN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='29925' u='c' c='_ZL13LowerCVTPS2PHN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30095' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30107' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30360' u='c' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
