// Seed: 2373667539
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout tri0 id_2;
  output wire id_1;
  assign id_2 = -1;
  wire id_4;
  ;
  assign module_2.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1&1'b0] = (-1) ? id_2 : -1;
  assign id_4 = id_2;
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_7 = 32'd56,
    parameter id_8 = 32'd37
) (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply1 _id_7,
    input wor _id_8
);
  always @(posedge id_3 or id_3) begin : LABEL_0
    $signed(41);
    ;
    disable id_10;
  end
  logic id_11;
  reg [id_7 : id_8] id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  parameter id_13 = ("");
  always @(1, posedge -1) begin : LABEL_1
    id_12 = id_11;
  end
endmodule
