// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------
#pragma warning disable CS1591 // Missing XML comment for publicly visible type or member
using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.General;

[TestClass]
public class Arm64InstructionFactoryTests_STCLR_General : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STCLR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STCLR_ldclr_32_memop_0()
    {
        TestInst(STCLR(W0, _[X2]), asm => asm.STCLR(W0, _[X2]), Arm64InstructionId.STCLR_ldclr_32_memop, Arm64Mnemonic.STCLR, "STCLR W0, [X2]");
        TestInst(STCLR(W15, _[X2]), asm => asm.STCLR(W15, _[X2]), Arm64InstructionId.STCLR_ldclr_32_memop, Arm64Mnemonic.STCLR, "STCLR W15, [X2]");
        TestInst(STCLR(WZR, _[X2]), asm => asm.STCLR(WZR, _[X2]), Arm64InstructionId.STCLR_ldclr_32_memop, Arm64Mnemonic.STCLR, "STCLR WZR, [X2]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STCLR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STCLR_ldclr_64_memop_1()
    {
        TestInst(STCLR(X0, _[X2]), asm => asm.STCLR(X0, _[X2]), Arm64InstructionId.STCLR_ldclr_64_memop, Arm64Mnemonic.STCLR, "STCLR X0, [X2]");
        TestInst(STCLR(X15, _[X2]), asm => asm.STCLR(X15, _[X2]), Arm64InstructionId.STCLR_ldclr_64_memop, Arm64Mnemonic.STCLR, "STCLR X15, [X2]");
        TestInst(STCLR(XZR, _[X2]), asm => asm.STCLR(XZR, _[X2]), Arm64InstructionId.STCLR_ldclr_64_memop, Arm64Mnemonic.STCLR, "STCLR XZR, [X2]");
    }
}
