# Colorlight i5 Pin Constraints for RetroCPU SoC
# Board: https://github.com/wuxx/Colorlight-FPGA-Projects

## Clock (25 MHz) #####################################
LOCATE COMP "clk_25mhz" SITE "P3";
IOBUF PORT "clk_25mhz" PULLMODE=NONE IO_TYPE=LVCMOS33;
FREQUENCY PORT "clk_25mhz" 25 MHZ;

## RESET Button #######################################
LOCATE COMP "reset_button_n" SITE "T1"; # FIRE 2 button (active-low)
IOBUF PORT "reset_button_n" PULLMODE=UP IO_TYPE=LVCMOS33;

## UART (to host PC via STM32 USB-Serial bridge) ##########
# FPGA J17 -> STM32 PA3 (RX) -> USB -> PC
LOCATE COMP "uart_tx" SITE "J17"; # FPGA transmits to STM32 RX
IOBUF PORT "uart_tx" IO_TYPE=LVCMOS33 DRIVE=8;

## Status LEDs ########################################
LOCATE COMP "led[0]" SITE "N18"; # LED 1: System reset indicator
LOCATE COMP "led[1]" SITE "N17"; # LED 2: CPU clock enable (blinks at 1 MHz)
LOCATE COMP "led[2]" SITE "L20"; # LED 3: UART chip select
LOCATE COMP "led[3]" SITE "M18"; # LED 4: CPU read/write indicator

IOBUF PORT "led[0]" IO_TYPE=LVCMOS33;
IOBUF PORT "led[1]" IO_TYPE=LVCMOS33;
IOBUF PORT "led[2]" IO_TYPE=LVCMOS33;
IOBUF PORT "led[3]" IO_TYPE=LVCMOS33;
