|de1soc_top
CLOCK_50 => CLOCK_50.IN2
HEX0[0] << <VCC>
HEX0[1] << <VCC>
HEX0[2] << <VCC>
HEX0[3] << <VCC>
HEX0[4] << <VCC>
HEX0[5] << <VCC>
HEX0[6] << <VCC>
HEX1[0] << <VCC>
HEX1[1] << <VCC>
HEX1[2] << <VCC>
HEX1[3] << <VCC>
HEX1[4] << <VCC>
HEX1[5] << <VCC>
HEX1[6] << <VCC>
HEX2[0] << <VCC>
HEX2[1] << <VCC>
HEX2[2] << <VCC>
HEX2[3] << <VCC>
HEX2[4] << <VCC>
HEX2[5] << <VCC>
HEX2[6] << <VCC>
HEX3[0] << <VCC>
HEX3[1] << <VCC>
HEX3[2] << <VCC>
HEX3[3] << <VCC>
HEX3[4] << <VCC>
HEX3[5] << <VCC>
HEX3[6] << <VCC>
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <VCC>
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
VGA_B[0] << vga_adapter:vga_inst.VGA_B[0]
VGA_B[1] << vga_adapter:vga_inst.VGA_B[1]
VGA_B[2] << vga_adapter:vga_inst.VGA_B[2]
VGA_B[3] << vga_adapter:vga_inst.VGA_B[3]
VGA_B[4] << vga_adapter:vga_inst.VGA_B[4]
VGA_B[5] << vga_adapter:vga_inst.VGA_B[5]
VGA_B[6] << vga_adapter:vga_inst.VGA_B[6]
VGA_B[7] << vga_adapter:vga_inst.VGA_B[7]
VGA_BLANK_N << vga_adapter:vga_inst.VGA_BLANK_N
VGA_CLK << vga_adapter:vga_inst.VGA_CLK
VGA_G[0] << vga_adapter:vga_inst.VGA_G[0]
VGA_G[1] << vga_adapter:vga_inst.VGA_G[1]
VGA_G[2] << vga_adapter:vga_inst.VGA_G[2]
VGA_G[3] << vga_adapter:vga_inst.VGA_G[3]
VGA_G[4] << vga_adapter:vga_inst.VGA_G[4]
VGA_G[5] << vga_adapter:vga_inst.VGA_G[5]
VGA_G[6] << vga_adapter:vga_inst.VGA_G[6]
VGA_G[7] << vga_adapter:vga_inst.VGA_G[7]
VGA_HS << vga_adapter:vga_inst.VGA_HS
VGA_R[0] << vga_adapter:vga_inst.VGA_R[0]
VGA_R[1] << vga_adapter:vga_inst.VGA_R[1]
VGA_R[2] << vga_adapter:vga_inst.VGA_R[2]
VGA_R[3] << vga_adapter:vga_inst.VGA_R[3]
VGA_R[4] << vga_adapter:vga_inst.VGA_R[4]
VGA_R[5] << vga_adapter:vga_inst.VGA_R[5]
VGA_R[6] << vga_adapter:vga_inst.VGA_R[6]
VGA_R[7] << vga_adapter:vga_inst.VGA_R[7]
VGA_SYNC_N << vga_adapter:vga_inst.VGA_SYNC_N
VGA_VS << vga_adapter:vga_inst.VGA_VS


|de1soc_top|vga_adapter:vga_inst
CLOCK_50 => clk50.IN1
x[0] => vga_input:vga_in_inst.x[0]
x[1] => vga_input:vga_in_inst.x[1]
x[2] => vga_input:vga_in_inst.x[2]
x[3] => vga_input:vga_in_inst.x[3]
x[4] => vga_input:vga_in_inst.x[4]
x[5] => vga_input:vga_in_inst.x[5]
x[6] => vga_input:vga_in_inst.x[6]
x[7] => vga_input:vga_in_inst.x[7]
x[8] => vga_input:vga_in_inst.x[8]
y[0] => vga_input:vga_in_inst.y[0]
y[1] => vga_input:vga_in_inst.y[1]
y[2] => vga_input:vga_in_inst.y[2]
y[3] => vga_input:vga_in_inst.y[3]
y[4] => vga_input:vga_in_inst.y[4]
y[5] => vga_input:vga_in_inst.y[5]
y[6] => vga_input:vga_in_inst.y[6]
y[7] => vga_input:vga_in_inst.y[7]
color[0][0] => vga_input:vga_in_inst.color[0][0]
color[1][0] => vga_input:vga_in_inst.color[1][0]
color[2][0] => vga_input:vga_in_inst.color[2][0]
plot => vga_input:vga_in_inst.plot
VGA_B[0] <= vga_output:vga_out_inst.VGA_B[0]
VGA_B[1] <= vga_output:vga_out_inst.VGA_B[1]
VGA_B[2] <= vga_output:vga_out_inst.VGA_B[2]
VGA_B[3] <= vga_output:vga_out_inst.VGA_B[3]
VGA_B[4] <= vga_output:vga_out_inst.VGA_B[4]
VGA_B[5] <= vga_output:vga_out_inst.VGA_B[5]
VGA_B[6] <= vga_output:vga_out_inst.VGA_B[6]
VGA_B[7] <= vga_output:vga_out_inst.VGA_B[7]
VGA_BLANK_N <= vga_output:vga_out_inst.VGA_BLANK_N
VGA_CLK <= vga_output:vga_out_inst.VGA_CLK
VGA_G[0] <= vga_output:vga_out_inst.VGA_G[0]
VGA_G[1] <= vga_output:vga_out_inst.VGA_G[1]
VGA_G[2] <= vga_output:vga_out_inst.VGA_G[2]
VGA_G[3] <= vga_output:vga_out_inst.VGA_G[3]
VGA_G[4] <= vga_output:vga_out_inst.VGA_G[4]
VGA_G[5] <= vga_output:vga_out_inst.VGA_G[5]
VGA_G[6] <= vga_output:vga_out_inst.VGA_G[6]
VGA_G[7] <= vga_output:vga_out_inst.VGA_G[7]
VGA_HS <= vga_output:vga_out_inst.VGA_HS
VGA_R[0] <= vga_output:vga_out_inst.VGA_R[0]
VGA_R[1] <= vga_output:vga_out_inst.VGA_R[1]
VGA_R[2] <= vga_output:vga_out_inst.VGA_R[2]
VGA_R[3] <= vga_output:vga_out_inst.VGA_R[3]
VGA_R[4] <= vga_output:vga_out_inst.VGA_R[4]
VGA_R[5] <= vga_output:vga_out_inst.VGA_R[5]
VGA_R[6] <= vga_output:vga_out_inst.VGA_R[6]
VGA_R[7] <= vga_output:vga_out_inst.VGA_R[7]
VGA_SYNC_N <= vga_output:vga_out_inst.VGA_SYNC_N
VGA_VS <= vga_output:vga_out_inst.VGA_VS


|de1soc_top|vga_adapter:vga_inst|vgapll:vgapll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk


|de1soc_top|vga_adapter:vga_inst|vgapll:vgapll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst
clk50 => clk50.IN3
clk147 => clk147.IN3
write_addr[0] => write_addr[0].IN3
write_addr[1] => write_addr[1].IN3
write_addr[2] => write_addr[2].IN3
write_addr[3] => write_addr[3].IN3
write_addr[4] => write_addr[4].IN3
write_addr[5] => write_addr[5].IN3
write_addr[6] => write_addr[6].IN3
write_addr[7] => write_addr[7].IN3
write_addr[8] => write_addr[8].IN3
write_addr[9] => write_addr[9].IN3
write_addr[10] => write_addr[10].IN3
write_addr[11] => write_addr[11].IN3
write_addr[12] => write_addr[12].IN3
write_addr[13] => write_addr[13].IN3
write_addr[14] => write_addr[14].IN3
write_addr[15] => write_addr[15].IN3
write_addr[16] => write_addr[16].IN3
write_enable => write_enable.IN3
write_data[0][0] => channels[0].d[0].IN1
write_data[1][0] => channels[1].d[0].IN1
write_data[2][0] => channels[2].d[0].IN1
read_addr[0] => read_addr[0].IN3
read_addr[1] => read_addr[1].IN3
read_addr[2] => read_addr[2].IN3
read_addr[3] => read_addr[3].IN3
read_addr[4] => read_addr[4].IN3
read_addr[5] => read_addr[5].IN3
read_addr[6] => read_addr[6].IN3
read_addr[7] => read_addr[7].IN3
read_addr[8] => read_addr[8].IN3
read_addr[9] => read_addr[9].IN3
read_addr[10] => read_addr[10].IN3
read_addr[11] => read_addr[11].IN3
read_addr[12] => read_addr[12].IN3
read_addr[13] => read_addr[13].IN3
read_addr[14] => read_addr[14].IN3
read_addr[15] => read_addr[15].IN3
read_addr[16] => read_addr[16].IN3
read_data[0][0] <= altsyncram:channels[0].mem.q_b
read_data[1][0] <= altsyncram:channels[1].mem.q_b
read_data[2][0] <= altsyncram:channels[2].mem.q_b


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[0].mem
wren_a => altsyncram_e981:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e981:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e981:auto_generated.address_a[0]
address_a[1] => altsyncram_e981:auto_generated.address_a[1]
address_a[2] => altsyncram_e981:auto_generated.address_a[2]
address_a[3] => altsyncram_e981:auto_generated.address_a[3]
address_a[4] => altsyncram_e981:auto_generated.address_a[4]
address_a[5] => altsyncram_e981:auto_generated.address_a[5]
address_a[6] => altsyncram_e981:auto_generated.address_a[6]
address_a[7] => altsyncram_e981:auto_generated.address_a[7]
address_a[8] => altsyncram_e981:auto_generated.address_a[8]
address_a[9] => altsyncram_e981:auto_generated.address_a[9]
address_a[10] => altsyncram_e981:auto_generated.address_a[10]
address_a[11] => altsyncram_e981:auto_generated.address_a[11]
address_a[12] => altsyncram_e981:auto_generated.address_a[12]
address_a[13] => altsyncram_e981:auto_generated.address_a[13]
address_a[14] => altsyncram_e981:auto_generated.address_a[14]
address_a[15] => altsyncram_e981:auto_generated.address_a[15]
address_a[16] => altsyncram_e981:auto_generated.address_a[16]
address_b[0] => altsyncram_e981:auto_generated.address_b[0]
address_b[1] => altsyncram_e981:auto_generated.address_b[1]
address_b[2] => altsyncram_e981:auto_generated.address_b[2]
address_b[3] => altsyncram_e981:auto_generated.address_b[3]
address_b[4] => altsyncram_e981:auto_generated.address_b[4]
address_b[5] => altsyncram_e981:auto_generated.address_b[5]
address_b[6] => altsyncram_e981:auto_generated.address_b[6]
address_b[7] => altsyncram_e981:auto_generated.address_b[7]
address_b[8] => altsyncram_e981:auto_generated.address_b[8]
address_b[9] => altsyncram_e981:auto_generated.address_b[9]
address_b[10] => altsyncram_e981:auto_generated.address_b[10]
address_b[11] => altsyncram_e981:auto_generated.address_b[11]
address_b[12] => altsyncram_e981:auto_generated.address_b[12]
address_b[13] => altsyncram_e981:auto_generated.address_b[13]
address_b[14] => altsyncram_e981:auto_generated.address_b[14]
address_b[15] => altsyncram_e981:auto_generated.address_b[15]
address_b[16] => altsyncram_e981:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e981:auto_generated.clock0
clock1 => altsyncram_e981:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_e981:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[0].mem|altsyncram_e981:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[11] => decode_0na:decode2.data[0]
address_a[11] => decode_0na:wren_decode_a.data[0]
address_a[12] => decode_0na:decode2.data[1]
address_a[12] => decode_0na:wren_decode_a.data[1]
address_a[13] => decode_0na:decode2.data[2]
address_a[13] => decode_0na:wren_decode_a.data[2]
address_a[14] => decode_0na:decode2.data[3]
address_a[14] => decode_0na:wren_decode_a.data[3]
address_a[15] => decode_0na:decode2.data[4]
address_a[15] => decode_0na:wren_decode_a.data[4]
address_a[16] => decode_0na:decode2.data[5]
address_a[16] => decode_0na:wren_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[11] => address_reg_b[0].DATAIN
address_b[11] => decode_p2a:rden_decode_b.data[0]
address_b[12] => address_reg_b[1].DATAIN
address_b[12] => decode_p2a:rden_decode_b.data[1]
address_b[13] => address_reg_b[2].DATAIN
address_b[13] => decode_p2a:rden_decode_b.data[2]
address_b[14] => address_reg_b[3].DATAIN
address_b[14] => decode_p2a:rden_decode_b.data[3]
address_b[15] => address_reg_b[4].DATAIN
address_b[15] => decode_p2a:rden_decode_b.data[4]
address_b[16] => address_reg_b[5].DATAIN
address_b[16] => decode_p2a:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[5].CLK
clock1 => out_address_reg_b[4].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
q_b[0] <= mux_9hb:mux3.result[0]
wren_a => decode_0na:decode2.enable
wren_a => decode_0na:wren_decode_a.enable


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[0].mem|altsyncram_e981:auto_generated|decode_0na:decode2
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1065w[1].IN1
data[0] => w_anode1087w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1180w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1241w[1].IN0
data[0] => w_anode1251w[1].IN1
data[0] => w_anode522w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode589w[1].IN0
data[0] => w_anode599w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode683w[1].IN0
data[0] => w_anode693w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode726w[1].IN1
data[0] => w_anode736w[1].IN0
data[0] => w_anode746w[1].IN1
data[0] => w_anode756w[1].IN0
data[0] => w_anode766w[1].IN1
data[0] => w_anode776w[1].IN0
data[0] => w_anode786w[1].IN1
data[0] => w_anode808w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode869w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode901w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode972w[1].IN1
data[0] => w_anode994w[1].IN0
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1055w[2].IN1
data[1] => w_anode1065w[2].IN1
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1098w[2].IN0
data[1] => w_anode1108w[2].IN1
data[1] => w_anode1118w[2].IN1
data[1] => w_anode1128w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1191w[2].IN0
data[1] => w_anode1201w[2].IN1
data[1] => w_anode1211w[2].IN1
data[1] => w_anode1221w[2].IN0
data[1] => w_anode1231w[2].IN0
data[1] => w_anode1241w[2].IN1
data[1] => w_anode1251w[2].IN1
data[1] => w_anode522w[2].IN0
data[1] => w_anode539w[2].IN0
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode579w[2].IN0
data[1] => w_anode589w[2].IN1
data[1] => w_anode599w[2].IN1
data[1] => w_anode622w[2].IN0
data[1] => w_anode633w[2].IN0
data[1] => w_anode643w[2].IN1
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN0
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode726w[2].IN0
data[1] => w_anode736w[2].IN1
data[1] => w_anode746w[2].IN1
data[1] => w_anode756w[2].IN0
data[1] => w_anode766w[2].IN0
data[1] => w_anode776w[2].IN1
data[1] => w_anode786w[2].IN1
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN0
data[1] => w_anode829w[2].IN1
data[1] => w_anode839w[2].IN1
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN0
data[1] => w_anode869w[2].IN1
data[1] => w_anode879w[2].IN1
data[1] => w_anode901w[2].IN0
data[1] => w_anode912w[2].IN0
data[1] => w_anode922w[2].IN1
data[1] => w_anode932w[2].IN1
data[1] => w_anode942w[2].IN0
data[1] => w_anode952w[2].IN0
data[1] => w_anode962w[2].IN1
data[1] => w_anode972w[2].IN1
data[1] => w_anode994w[2].IN0
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN0
data[2] => w_anode1025w[3].IN0
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1055w[3].IN1
data[2] => w_anode1065w[3].IN1
data[2] => w_anode1087w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN0
data[2] => w_anode1118w[3].IN0
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1148w[3].IN1
data[2] => w_anode1158w[3].IN1
data[2] => w_anode1180w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN0
data[2] => w_anode1211w[3].IN0
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1241w[3].IN1
data[2] => w_anode1251w[3].IN1
data[2] => w_anode522w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode589w[3].IN1
data[2] => w_anode599w[3].IN1
data[2] => w_anode622w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN0
data[2] => w_anode653w[3].IN0
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode683w[3].IN1
data[2] => w_anode693w[3].IN1
data[2] => w_anode715w[3].IN0
data[2] => w_anode726w[3].IN0
data[2] => w_anode736w[3].IN0
data[2] => w_anode746w[3].IN0
data[2] => w_anode756w[3].IN1
data[2] => w_anode766w[3].IN1
data[2] => w_anode776w[3].IN1
data[2] => w_anode786w[3].IN1
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN0
data[2] => w_anode839w[3].IN0
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode869w[3].IN1
data[2] => w_anode879w[3].IN1
data[2] => w_anode901w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN0
data[2] => w_anode932w[3].IN0
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode962w[3].IN1
data[2] => w_anode972w[3].IN1
data[2] => w_anode994w[3].IN0
data[3] => w_anode1076w[1].IN0
data[3] => w_anode1169w[1].IN1
data[3] => w_anode505w[1].IN0
data[3] => w_anode611w[1].IN1
data[3] => w_anode704w[1].IN0
data[3] => w_anode797w[1].IN1
data[3] => w_anode890w[1].IN0
data[3] => w_anode983w[1].IN1
data[4] => w_anode1076w[2].IN1
data[4] => w_anode1169w[2].IN1
data[4] => w_anode505w[2].IN0
data[4] => w_anode611w[2].IN0
data[4] => w_anode704w[2].IN1
data[4] => w_anode797w[2].IN1
data[4] => w_anode890w[2].IN0
data[4] => w_anode983w[2].IN0
data[5] => w_anode1076w[3].IN1
data[5] => w_anode1169w[3].IN1
data[5] => w_anode505w[3].IN0
data[5] => w_anode611w[3].IN0
data[5] => w_anode704w[3].IN0
data[5] => w_anode797w[3].IN0
data[5] => w_anode890w[3].IN1
data[5] => w_anode983w[3].IN1
enable => w_anode1076w[1].IN0
enable => w_anode1169w[1].IN0
enable => w_anode505w[1].IN0
enable => w_anode611w[1].IN0
enable => w_anode704w[1].IN0
enable => w_anode797w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode983w[1].IN0
eq[0] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode589w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode599w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode786w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[0].mem|altsyncram_e981:auto_generated|decode_p2a:rden_decode_b
data[0] => w_anode1283w[1].IN0
data[0] => w_anode1300w[1].IN1
data[0] => w_anode1310w[1].IN0
data[0] => w_anode1320w[1].IN1
data[0] => w_anode1330w[1].IN0
data[0] => w_anode1340w[1].IN1
data[0] => w_anode1350w[1].IN0
data[0] => w_anode1360w[1].IN1
data[0] => w_anode1384w[1].IN0
data[0] => w_anode1395w[1].IN1
data[0] => w_anode1405w[1].IN0
data[0] => w_anode1415w[1].IN1
data[0] => w_anode1425w[1].IN0
data[0] => w_anode1435w[1].IN1
data[0] => w_anode1445w[1].IN0
data[0] => w_anode1455w[1].IN1
data[0] => w_anode1478w[1].IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1].IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode1539w[1].IN0
data[0] => w_anode1549w[1].IN1
data[0] => w_anode1572w[1].IN0
data[0] => w_anode1583w[1].IN1
data[0] => w_anode1593w[1].IN0
data[0] => w_anode1603w[1].IN1
data[0] => w_anode1613w[1].IN0
data[0] => w_anode1623w[1].IN1
data[0] => w_anode1633w[1].IN0
data[0] => w_anode1643w[1].IN1
data[0] => w_anode1666w[1].IN0
data[0] => w_anode1677w[1].IN1
data[0] => w_anode1687w[1].IN0
data[0] => w_anode1697w[1].IN1
data[0] => w_anode1707w[1].IN0
data[0] => w_anode1717w[1].IN1
data[0] => w_anode1727w[1].IN0
data[0] => w_anode1737w[1].IN1
data[0] => w_anode1760w[1].IN0
data[0] => w_anode1771w[1].IN1
data[0] => w_anode1781w[1].IN0
data[0] => w_anode1791w[1].IN1
data[0] => w_anode1801w[1].IN0
data[0] => w_anode1811w[1].IN1
data[0] => w_anode1821w[1].IN0
data[0] => w_anode1831w[1].IN1
data[0] => w_anode1854w[1].IN0
data[0] => w_anode1865w[1].IN1
data[0] => w_anode1875w[1].IN0
data[0] => w_anode1885w[1].IN1
data[0] => w_anode1895w[1].IN0
data[0] => w_anode1905w[1].IN1
data[0] => w_anode1915w[1].IN0
data[0] => w_anode1925w[1].IN1
data[0] => w_anode1948w[1].IN0
data[0] => w_anode1959w[1].IN1
data[0] => w_anode1969w[1].IN0
data[0] => w_anode1979w[1].IN1
data[0] => w_anode1989w[1].IN0
data[0] => w_anode1999w[1].IN1
data[0] => w_anode2009w[1].IN0
data[0] => w_anode2019w[1].IN1
data[1] => w_anode1283w[2].IN0
data[1] => w_anode1300w[2].IN0
data[1] => w_anode1310w[2].IN1
data[1] => w_anode1320w[2].IN1
data[1] => w_anode1330w[2].IN0
data[1] => w_anode1340w[2].IN0
data[1] => w_anode1350w[2].IN1
data[1] => w_anode1360w[2].IN1
data[1] => w_anode1384w[2].IN0
data[1] => w_anode1395w[2].IN0
data[1] => w_anode1405w[2].IN1
data[1] => w_anode1415w[2].IN1
data[1] => w_anode1425w[2].IN0
data[1] => w_anode1435w[2].IN0
data[1] => w_anode1445w[2].IN1
data[1] => w_anode1455w[2].IN1
data[1] => w_anode1478w[2].IN0
data[1] => w_anode1489w[2].IN0
data[1] => w_anode1499w[2].IN1
data[1] => w_anode1509w[2].IN1
data[1] => w_anode1519w[2].IN0
data[1] => w_anode1529w[2].IN0
data[1] => w_anode1539w[2].IN1
data[1] => w_anode1549w[2].IN1
data[1] => w_anode1572w[2].IN0
data[1] => w_anode1583w[2].IN0
data[1] => w_anode1593w[2].IN1
data[1] => w_anode1603w[2].IN1
data[1] => w_anode1613w[2].IN0
data[1] => w_anode1623w[2].IN0
data[1] => w_anode1633w[2].IN1
data[1] => w_anode1643w[2].IN1
data[1] => w_anode1666w[2].IN0
data[1] => w_anode1677w[2].IN0
data[1] => w_anode1687w[2].IN1
data[1] => w_anode1697w[2].IN1
data[1] => w_anode1707w[2].IN0
data[1] => w_anode1717w[2].IN0
data[1] => w_anode1727w[2].IN1
data[1] => w_anode1737w[2].IN1
data[1] => w_anode1760w[2].IN0
data[1] => w_anode1771w[2].IN0
data[1] => w_anode1781w[2].IN1
data[1] => w_anode1791w[2].IN1
data[1] => w_anode1801w[2].IN0
data[1] => w_anode1811w[2].IN0
data[1] => w_anode1821w[2].IN1
data[1] => w_anode1831w[2].IN1
data[1] => w_anode1854w[2].IN0
data[1] => w_anode1865w[2].IN0
data[1] => w_anode1875w[2].IN1
data[1] => w_anode1885w[2].IN1
data[1] => w_anode1895w[2].IN0
data[1] => w_anode1905w[2].IN0
data[1] => w_anode1915w[2].IN1
data[1] => w_anode1925w[2].IN1
data[1] => w_anode1948w[2].IN0
data[1] => w_anode1959w[2].IN0
data[1] => w_anode1969w[2].IN1
data[1] => w_anode1979w[2].IN1
data[1] => w_anode1989w[2].IN0
data[1] => w_anode1999w[2].IN0
data[1] => w_anode2009w[2].IN1
data[1] => w_anode2019w[2].IN1
data[2] => w_anode1283w[3].IN0
data[2] => w_anode1300w[3].IN0
data[2] => w_anode1310w[3].IN0
data[2] => w_anode1320w[3].IN0
data[2] => w_anode1330w[3].IN1
data[2] => w_anode1340w[3].IN1
data[2] => w_anode1350w[3].IN1
data[2] => w_anode1360w[3].IN1
data[2] => w_anode1384w[3].IN0
data[2] => w_anode1395w[3].IN0
data[2] => w_anode1405w[3].IN0
data[2] => w_anode1415w[3].IN0
data[2] => w_anode1425w[3].IN1
data[2] => w_anode1435w[3].IN1
data[2] => w_anode1445w[3].IN1
data[2] => w_anode1455w[3].IN1
data[2] => w_anode1478w[3].IN0
data[2] => w_anode1489w[3].IN0
data[2] => w_anode1499w[3].IN0
data[2] => w_anode1509w[3].IN0
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode1539w[3].IN1
data[2] => w_anode1549w[3].IN1
data[2] => w_anode1572w[3].IN0
data[2] => w_anode1583w[3].IN0
data[2] => w_anode1593w[3].IN0
data[2] => w_anode1603w[3].IN0
data[2] => w_anode1613w[3].IN1
data[2] => w_anode1623w[3].IN1
data[2] => w_anode1633w[3].IN1
data[2] => w_anode1643w[3].IN1
data[2] => w_anode1666w[3].IN0
data[2] => w_anode1677w[3].IN0
data[2] => w_anode1687w[3].IN0
data[2] => w_anode1697w[3].IN0
data[2] => w_anode1707w[3].IN1
data[2] => w_anode1717w[3].IN1
data[2] => w_anode1727w[3].IN1
data[2] => w_anode1737w[3].IN1
data[2] => w_anode1760w[3].IN0
data[2] => w_anode1771w[3].IN0
data[2] => w_anode1781w[3].IN0
data[2] => w_anode1791w[3].IN0
data[2] => w_anode1801w[3].IN1
data[2] => w_anode1811w[3].IN1
data[2] => w_anode1821w[3].IN1
data[2] => w_anode1831w[3].IN1
data[2] => w_anode1854w[3].IN0
data[2] => w_anode1865w[3].IN0
data[2] => w_anode1875w[3].IN0
data[2] => w_anode1885w[3].IN0
data[2] => w_anode1895w[3].IN1
data[2] => w_anode1905w[3].IN1
data[2] => w_anode1915w[3].IN1
data[2] => w_anode1925w[3].IN1
data[2] => w_anode1948w[3].IN0
data[2] => w_anode1959w[3].IN0
data[2] => w_anode1969w[3].IN0
data[2] => w_anode1979w[3].IN0
data[2] => w_anode1989w[3].IN1
data[2] => w_anode1999w[3].IN1
data[2] => w_anode2009w[3].IN1
data[2] => w_anode2019w[3].IN1
data[3] => w_anode1265w[1].IN0
data[3] => w_anode1372w[1].IN1
data[3] => w_anode1466w[1].IN0
data[3] => w_anode1560w[1].IN1
data[3] => w_anode1654w[1].IN0
data[3] => w_anode1748w[1].IN1
data[3] => w_anode1842w[1].IN0
data[3] => w_anode1936w[1].IN1
data[4] => w_anode1265w[2].IN0
data[4] => w_anode1372w[2].IN0
data[4] => w_anode1466w[2].IN1
data[4] => w_anode1560w[2].IN1
data[4] => w_anode1654w[2].IN0
data[4] => w_anode1748w[2].IN0
data[4] => w_anode1842w[2].IN1
data[4] => w_anode1936w[2].IN1
data[5] => w_anode1265w[3].IN0
data[5] => w_anode1372w[3].IN0
data[5] => w_anode1466w[3].IN0
data[5] => w_anode1560w[3].IN0
data[5] => w_anode1654w[3].IN1
data[5] => w_anode1748w[3].IN1
data[5] => w_anode1842w[3].IN1
data[5] => w_anode1936w[3].IN1
eq[0] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1310w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1320w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1330w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1340w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1350w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1360w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1395w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1405w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1425w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1435w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1445w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1455w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1572w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1677w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1687w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[0].mem|altsyncram_e981:auto_generated|decode_0na:wren_decode_a
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1065w[1].IN1
data[0] => w_anode1087w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1180w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1241w[1].IN0
data[0] => w_anode1251w[1].IN1
data[0] => w_anode522w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode589w[1].IN0
data[0] => w_anode599w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode683w[1].IN0
data[0] => w_anode693w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode726w[1].IN1
data[0] => w_anode736w[1].IN0
data[0] => w_anode746w[1].IN1
data[0] => w_anode756w[1].IN0
data[0] => w_anode766w[1].IN1
data[0] => w_anode776w[1].IN0
data[0] => w_anode786w[1].IN1
data[0] => w_anode808w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode869w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode901w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode972w[1].IN1
data[0] => w_anode994w[1].IN0
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1055w[2].IN1
data[1] => w_anode1065w[2].IN1
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1098w[2].IN0
data[1] => w_anode1108w[2].IN1
data[1] => w_anode1118w[2].IN1
data[1] => w_anode1128w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1191w[2].IN0
data[1] => w_anode1201w[2].IN1
data[1] => w_anode1211w[2].IN1
data[1] => w_anode1221w[2].IN0
data[1] => w_anode1231w[2].IN0
data[1] => w_anode1241w[2].IN1
data[1] => w_anode1251w[2].IN1
data[1] => w_anode522w[2].IN0
data[1] => w_anode539w[2].IN0
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode579w[2].IN0
data[1] => w_anode589w[2].IN1
data[1] => w_anode599w[2].IN1
data[1] => w_anode622w[2].IN0
data[1] => w_anode633w[2].IN0
data[1] => w_anode643w[2].IN1
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN0
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode726w[2].IN0
data[1] => w_anode736w[2].IN1
data[1] => w_anode746w[2].IN1
data[1] => w_anode756w[2].IN0
data[1] => w_anode766w[2].IN0
data[1] => w_anode776w[2].IN1
data[1] => w_anode786w[2].IN1
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN0
data[1] => w_anode829w[2].IN1
data[1] => w_anode839w[2].IN1
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN0
data[1] => w_anode869w[2].IN1
data[1] => w_anode879w[2].IN1
data[1] => w_anode901w[2].IN0
data[1] => w_anode912w[2].IN0
data[1] => w_anode922w[2].IN1
data[1] => w_anode932w[2].IN1
data[1] => w_anode942w[2].IN0
data[1] => w_anode952w[2].IN0
data[1] => w_anode962w[2].IN1
data[1] => w_anode972w[2].IN1
data[1] => w_anode994w[2].IN0
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN0
data[2] => w_anode1025w[3].IN0
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1055w[3].IN1
data[2] => w_anode1065w[3].IN1
data[2] => w_anode1087w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN0
data[2] => w_anode1118w[3].IN0
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1148w[3].IN1
data[2] => w_anode1158w[3].IN1
data[2] => w_anode1180w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN0
data[2] => w_anode1211w[3].IN0
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1241w[3].IN1
data[2] => w_anode1251w[3].IN1
data[2] => w_anode522w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode589w[3].IN1
data[2] => w_anode599w[3].IN1
data[2] => w_anode622w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN0
data[2] => w_anode653w[3].IN0
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode683w[3].IN1
data[2] => w_anode693w[3].IN1
data[2] => w_anode715w[3].IN0
data[2] => w_anode726w[3].IN0
data[2] => w_anode736w[3].IN0
data[2] => w_anode746w[3].IN0
data[2] => w_anode756w[3].IN1
data[2] => w_anode766w[3].IN1
data[2] => w_anode776w[3].IN1
data[2] => w_anode786w[3].IN1
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN0
data[2] => w_anode839w[3].IN0
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode869w[3].IN1
data[2] => w_anode879w[3].IN1
data[2] => w_anode901w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN0
data[2] => w_anode932w[3].IN0
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode962w[3].IN1
data[2] => w_anode972w[3].IN1
data[2] => w_anode994w[3].IN0
data[3] => w_anode1076w[1].IN0
data[3] => w_anode1169w[1].IN1
data[3] => w_anode505w[1].IN0
data[3] => w_anode611w[1].IN1
data[3] => w_anode704w[1].IN0
data[3] => w_anode797w[1].IN1
data[3] => w_anode890w[1].IN0
data[3] => w_anode983w[1].IN1
data[4] => w_anode1076w[2].IN1
data[4] => w_anode1169w[2].IN1
data[4] => w_anode505w[2].IN0
data[4] => w_anode611w[2].IN0
data[4] => w_anode704w[2].IN1
data[4] => w_anode797w[2].IN1
data[4] => w_anode890w[2].IN0
data[4] => w_anode983w[2].IN0
data[5] => w_anode1076w[3].IN1
data[5] => w_anode1169w[3].IN1
data[5] => w_anode505w[3].IN0
data[5] => w_anode611w[3].IN0
data[5] => w_anode704w[3].IN0
data[5] => w_anode797w[3].IN0
data[5] => w_anode890w[3].IN1
data[5] => w_anode983w[3].IN1
enable => w_anode1076w[1].IN0
enable => w_anode1169w[1].IN0
enable => w_anode505w[1].IN0
enable => w_anode611w[1].IN0
enable => w_anode704w[1].IN0
enable => w_anode797w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode983w[1].IN0
eq[0] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode589w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode599w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode786w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[0].mem|altsyncram_e981:auto_generated|mux_9hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
data[16] => l1_w0_n8_mux_dataout.IN1
data[17] => l1_w0_n8_mux_dataout.IN1
data[18] => l1_w0_n9_mux_dataout.IN1
data[19] => l1_w0_n9_mux_dataout.IN1
data[20] => l1_w0_n10_mux_dataout.IN1
data[21] => l1_w0_n10_mux_dataout.IN1
data[22] => l1_w0_n11_mux_dataout.IN1
data[23] => l1_w0_n11_mux_dataout.IN1
data[24] => l1_w0_n12_mux_dataout.IN1
data[25] => l1_w0_n12_mux_dataout.IN1
data[26] => l1_w0_n13_mux_dataout.IN1
data[27] => l1_w0_n13_mux_dataout.IN1
data[28] => l1_w0_n14_mux_dataout.IN1
data[29] => l1_w0_n14_mux_dataout.IN1
data[30] => l1_w0_n15_mux_dataout.IN1
data[31] => l1_w0_n15_mux_dataout.IN1
data[32] => l1_w0_n16_mux_dataout.IN1
data[33] => l1_w0_n16_mux_dataout.IN1
data[34] => l1_w0_n17_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[1].mem
wren_a => altsyncram_e981:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e981:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e981:auto_generated.address_a[0]
address_a[1] => altsyncram_e981:auto_generated.address_a[1]
address_a[2] => altsyncram_e981:auto_generated.address_a[2]
address_a[3] => altsyncram_e981:auto_generated.address_a[3]
address_a[4] => altsyncram_e981:auto_generated.address_a[4]
address_a[5] => altsyncram_e981:auto_generated.address_a[5]
address_a[6] => altsyncram_e981:auto_generated.address_a[6]
address_a[7] => altsyncram_e981:auto_generated.address_a[7]
address_a[8] => altsyncram_e981:auto_generated.address_a[8]
address_a[9] => altsyncram_e981:auto_generated.address_a[9]
address_a[10] => altsyncram_e981:auto_generated.address_a[10]
address_a[11] => altsyncram_e981:auto_generated.address_a[11]
address_a[12] => altsyncram_e981:auto_generated.address_a[12]
address_a[13] => altsyncram_e981:auto_generated.address_a[13]
address_a[14] => altsyncram_e981:auto_generated.address_a[14]
address_a[15] => altsyncram_e981:auto_generated.address_a[15]
address_a[16] => altsyncram_e981:auto_generated.address_a[16]
address_b[0] => altsyncram_e981:auto_generated.address_b[0]
address_b[1] => altsyncram_e981:auto_generated.address_b[1]
address_b[2] => altsyncram_e981:auto_generated.address_b[2]
address_b[3] => altsyncram_e981:auto_generated.address_b[3]
address_b[4] => altsyncram_e981:auto_generated.address_b[4]
address_b[5] => altsyncram_e981:auto_generated.address_b[5]
address_b[6] => altsyncram_e981:auto_generated.address_b[6]
address_b[7] => altsyncram_e981:auto_generated.address_b[7]
address_b[8] => altsyncram_e981:auto_generated.address_b[8]
address_b[9] => altsyncram_e981:auto_generated.address_b[9]
address_b[10] => altsyncram_e981:auto_generated.address_b[10]
address_b[11] => altsyncram_e981:auto_generated.address_b[11]
address_b[12] => altsyncram_e981:auto_generated.address_b[12]
address_b[13] => altsyncram_e981:auto_generated.address_b[13]
address_b[14] => altsyncram_e981:auto_generated.address_b[14]
address_b[15] => altsyncram_e981:auto_generated.address_b[15]
address_b[16] => altsyncram_e981:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e981:auto_generated.clock0
clock1 => altsyncram_e981:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_e981:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[1].mem|altsyncram_e981:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[11] => decode_0na:decode2.data[0]
address_a[11] => decode_0na:wren_decode_a.data[0]
address_a[12] => decode_0na:decode2.data[1]
address_a[12] => decode_0na:wren_decode_a.data[1]
address_a[13] => decode_0na:decode2.data[2]
address_a[13] => decode_0na:wren_decode_a.data[2]
address_a[14] => decode_0na:decode2.data[3]
address_a[14] => decode_0na:wren_decode_a.data[3]
address_a[15] => decode_0na:decode2.data[4]
address_a[15] => decode_0na:wren_decode_a.data[4]
address_a[16] => decode_0na:decode2.data[5]
address_a[16] => decode_0na:wren_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[11] => address_reg_b[0].DATAIN
address_b[11] => decode_p2a:rden_decode_b.data[0]
address_b[12] => address_reg_b[1].DATAIN
address_b[12] => decode_p2a:rden_decode_b.data[1]
address_b[13] => address_reg_b[2].DATAIN
address_b[13] => decode_p2a:rden_decode_b.data[2]
address_b[14] => address_reg_b[3].DATAIN
address_b[14] => decode_p2a:rden_decode_b.data[3]
address_b[15] => address_reg_b[4].DATAIN
address_b[15] => decode_p2a:rden_decode_b.data[4]
address_b[16] => address_reg_b[5].DATAIN
address_b[16] => decode_p2a:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[5].CLK
clock1 => out_address_reg_b[4].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
q_b[0] <= mux_9hb:mux3.result[0]
wren_a => decode_0na:decode2.enable
wren_a => decode_0na:wren_decode_a.enable


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[1].mem|altsyncram_e981:auto_generated|decode_0na:decode2
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1065w[1].IN1
data[0] => w_anode1087w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1180w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1241w[1].IN0
data[0] => w_anode1251w[1].IN1
data[0] => w_anode522w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode589w[1].IN0
data[0] => w_anode599w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode683w[1].IN0
data[0] => w_anode693w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode726w[1].IN1
data[0] => w_anode736w[1].IN0
data[0] => w_anode746w[1].IN1
data[0] => w_anode756w[1].IN0
data[0] => w_anode766w[1].IN1
data[0] => w_anode776w[1].IN0
data[0] => w_anode786w[1].IN1
data[0] => w_anode808w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode869w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode901w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode972w[1].IN1
data[0] => w_anode994w[1].IN0
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1055w[2].IN1
data[1] => w_anode1065w[2].IN1
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1098w[2].IN0
data[1] => w_anode1108w[2].IN1
data[1] => w_anode1118w[2].IN1
data[1] => w_anode1128w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1191w[2].IN0
data[1] => w_anode1201w[2].IN1
data[1] => w_anode1211w[2].IN1
data[1] => w_anode1221w[2].IN0
data[1] => w_anode1231w[2].IN0
data[1] => w_anode1241w[2].IN1
data[1] => w_anode1251w[2].IN1
data[1] => w_anode522w[2].IN0
data[1] => w_anode539w[2].IN0
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode579w[2].IN0
data[1] => w_anode589w[2].IN1
data[1] => w_anode599w[2].IN1
data[1] => w_anode622w[2].IN0
data[1] => w_anode633w[2].IN0
data[1] => w_anode643w[2].IN1
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN0
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode726w[2].IN0
data[1] => w_anode736w[2].IN1
data[1] => w_anode746w[2].IN1
data[1] => w_anode756w[2].IN0
data[1] => w_anode766w[2].IN0
data[1] => w_anode776w[2].IN1
data[1] => w_anode786w[2].IN1
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN0
data[1] => w_anode829w[2].IN1
data[1] => w_anode839w[2].IN1
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN0
data[1] => w_anode869w[2].IN1
data[1] => w_anode879w[2].IN1
data[1] => w_anode901w[2].IN0
data[1] => w_anode912w[2].IN0
data[1] => w_anode922w[2].IN1
data[1] => w_anode932w[2].IN1
data[1] => w_anode942w[2].IN0
data[1] => w_anode952w[2].IN0
data[1] => w_anode962w[2].IN1
data[1] => w_anode972w[2].IN1
data[1] => w_anode994w[2].IN0
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN0
data[2] => w_anode1025w[3].IN0
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1055w[3].IN1
data[2] => w_anode1065w[3].IN1
data[2] => w_anode1087w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN0
data[2] => w_anode1118w[3].IN0
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1148w[3].IN1
data[2] => w_anode1158w[3].IN1
data[2] => w_anode1180w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN0
data[2] => w_anode1211w[3].IN0
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1241w[3].IN1
data[2] => w_anode1251w[3].IN1
data[2] => w_anode522w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode589w[3].IN1
data[2] => w_anode599w[3].IN1
data[2] => w_anode622w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN0
data[2] => w_anode653w[3].IN0
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode683w[3].IN1
data[2] => w_anode693w[3].IN1
data[2] => w_anode715w[3].IN0
data[2] => w_anode726w[3].IN0
data[2] => w_anode736w[3].IN0
data[2] => w_anode746w[3].IN0
data[2] => w_anode756w[3].IN1
data[2] => w_anode766w[3].IN1
data[2] => w_anode776w[3].IN1
data[2] => w_anode786w[3].IN1
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN0
data[2] => w_anode839w[3].IN0
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode869w[3].IN1
data[2] => w_anode879w[3].IN1
data[2] => w_anode901w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN0
data[2] => w_anode932w[3].IN0
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode962w[3].IN1
data[2] => w_anode972w[3].IN1
data[2] => w_anode994w[3].IN0
data[3] => w_anode1076w[1].IN0
data[3] => w_anode1169w[1].IN1
data[3] => w_anode505w[1].IN0
data[3] => w_anode611w[1].IN1
data[3] => w_anode704w[1].IN0
data[3] => w_anode797w[1].IN1
data[3] => w_anode890w[1].IN0
data[3] => w_anode983w[1].IN1
data[4] => w_anode1076w[2].IN1
data[4] => w_anode1169w[2].IN1
data[4] => w_anode505w[2].IN0
data[4] => w_anode611w[2].IN0
data[4] => w_anode704w[2].IN1
data[4] => w_anode797w[2].IN1
data[4] => w_anode890w[2].IN0
data[4] => w_anode983w[2].IN0
data[5] => w_anode1076w[3].IN1
data[5] => w_anode1169w[3].IN1
data[5] => w_anode505w[3].IN0
data[5] => w_anode611w[3].IN0
data[5] => w_anode704w[3].IN0
data[5] => w_anode797w[3].IN0
data[5] => w_anode890w[3].IN1
data[5] => w_anode983w[3].IN1
enable => w_anode1076w[1].IN0
enable => w_anode1169w[1].IN0
enable => w_anode505w[1].IN0
enable => w_anode611w[1].IN0
enable => w_anode704w[1].IN0
enable => w_anode797w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode983w[1].IN0
eq[0] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode589w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode599w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode786w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[1].mem|altsyncram_e981:auto_generated|decode_p2a:rden_decode_b
data[0] => w_anode1283w[1].IN0
data[0] => w_anode1300w[1].IN1
data[0] => w_anode1310w[1].IN0
data[0] => w_anode1320w[1].IN1
data[0] => w_anode1330w[1].IN0
data[0] => w_anode1340w[1].IN1
data[0] => w_anode1350w[1].IN0
data[0] => w_anode1360w[1].IN1
data[0] => w_anode1384w[1].IN0
data[0] => w_anode1395w[1].IN1
data[0] => w_anode1405w[1].IN0
data[0] => w_anode1415w[1].IN1
data[0] => w_anode1425w[1].IN0
data[0] => w_anode1435w[1].IN1
data[0] => w_anode1445w[1].IN0
data[0] => w_anode1455w[1].IN1
data[0] => w_anode1478w[1].IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1].IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode1539w[1].IN0
data[0] => w_anode1549w[1].IN1
data[0] => w_anode1572w[1].IN0
data[0] => w_anode1583w[1].IN1
data[0] => w_anode1593w[1].IN0
data[0] => w_anode1603w[1].IN1
data[0] => w_anode1613w[1].IN0
data[0] => w_anode1623w[1].IN1
data[0] => w_anode1633w[1].IN0
data[0] => w_anode1643w[1].IN1
data[0] => w_anode1666w[1].IN0
data[0] => w_anode1677w[1].IN1
data[0] => w_anode1687w[1].IN0
data[0] => w_anode1697w[1].IN1
data[0] => w_anode1707w[1].IN0
data[0] => w_anode1717w[1].IN1
data[0] => w_anode1727w[1].IN0
data[0] => w_anode1737w[1].IN1
data[0] => w_anode1760w[1].IN0
data[0] => w_anode1771w[1].IN1
data[0] => w_anode1781w[1].IN0
data[0] => w_anode1791w[1].IN1
data[0] => w_anode1801w[1].IN0
data[0] => w_anode1811w[1].IN1
data[0] => w_anode1821w[1].IN0
data[0] => w_anode1831w[1].IN1
data[0] => w_anode1854w[1].IN0
data[0] => w_anode1865w[1].IN1
data[0] => w_anode1875w[1].IN0
data[0] => w_anode1885w[1].IN1
data[0] => w_anode1895w[1].IN0
data[0] => w_anode1905w[1].IN1
data[0] => w_anode1915w[1].IN0
data[0] => w_anode1925w[1].IN1
data[0] => w_anode1948w[1].IN0
data[0] => w_anode1959w[1].IN1
data[0] => w_anode1969w[1].IN0
data[0] => w_anode1979w[1].IN1
data[0] => w_anode1989w[1].IN0
data[0] => w_anode1999w[1].IN1
data[0] => w_anode2009w[1].IN0
data[0] => w_anode2019w[1].IN1
data[1] => w_anode1283w[2].IN0
data[1] => w_anode1300w[2].IN0
data[1] => w_anode1310w[2].IN1
data[1] => w_anode1320w[2].IN1
data[1] => w_anode1330w[2].IN0
data[1] => w_anode1340w[2].IN0
data[1] => w_anode1350w[2].IN1
data[1] => w_anode1360w[2].IN1
data[1] => w_anode1384w[2].IN0
data[1] => w_anode1395w[2].IN0
data[1] => w_anode1405w[2].IN1
data[1] => w_anode1415w[2].IN1
data[1] => w_anode1425w[2].IN0
data[1] => w_anode1435w[2].IN0
data[1] => w_anode1445w[2].IN1
data[1] => w_anode1455w[2].IN1
data[1] => w_anode1478w[2].IN0
data[1] => w_anode1489w[2].IN0
data[1] => w_anode1499w[2].IN1
data[1] => w_anode1509w[2].IN1
data[1] => w_anode1519w[2].IN0
data[1] => w_anode1529w[2].IN0
data[1] => w_anode1539w[2].IN1
data[1] => w_anode1549w[2].IN1
data[1] => w_anode1572w[2].IN0
data[1] => w_anode1583w[2].IN0
data[1] => w_anode1593w[2].IN1
data[1] => w_anode1603w[2].IN1
data[1] => w_anode1613w[2].IN0
data[1] => w_anode1623w[2].IN0
data[1] => w_anode1633w[2].IN1
data[1] => w_anode1643w[2].IN1
data[1] => w_anode1666w[2].IN0
data[1] => w_anode1677w[2].IN0
data[1] => w_anode1687w[2].IN1
data[1] => w_anode1697w[2].IN1
data[1] => w_anode1707w[2].IN0
data[1] => w_anode1717w[2].IN0
data[1] => w_anode1727w[2].IN1
data[1] => w_anode1737w[2].IN1
data[1] => w_anode1760w[2].IN0
data[1] => w_anode1771w[2].IN0
data[1] => w_anode1781w[2].IN1
data[1] => w_anode1791w[2].IN1
data[1] => w_anode1801w[2].IN0
data[1] => w_anode1811w[2].IN0
data[1] => w_anode1821w[2].IN1
data[1] => w_anode1831w[2].IN1
data[1] => w_anode1854w[2].IN0
data[1] => w_anode1865w[2].IN0
data[1] => w_anode1875w[2].IN1
data[1] => w_anode1885w[2].IN1
data[1] => w_anode1895w[2].IN0
data[1] => w_anode1905w[2].IN0
data[1] => w_anode1915w[2].IN1
data[1] => w_anode1925w[2].IN1
data[1] => w_anode1948w[2].IN0
data[1] => w_anode1959w[2].IN0
data[1] => w_anode1969w[2].IN1
data[1] => w_anode1979w[2].IN1
data[1] => w_anode1989w[2].IN0
data[1] => w_anode1999w[2].IN0
data[1] => w_anode2009w[2].IN1
data[1] => w_anode2019w[2].IN1
data[2] => w_anode1283w[3].IN0
data[2] => w_anode1300w[3].IN0
data[2] => w_anode1310w[3].IN0
data[2] => w_anode1320w[3].IN0
data[2] => w_anode1330w[3].IN1
data[2] => w_anode1340w[3].IN1
data[2] => w_anode1350w[3].IN1
data[2] => w_anode1360w[3].IN1
data[2] => w_anode1384w[3].IN0
data[2] => w_anode1395w[3].IN0
data[2] => w_anode1405w[3].IN0
data[2] => w_anode1415w[3].IN0
data[2] => w_anode1425w[3].IN1
data[2] => w_anode1435w[3].IN1
data[2] => w_anode1445w[3].IN1
data[2] => w_anode1455w[3].IN1
data[2] => w_anode1478w[3].IN0
data[2] => w_anode1489w[3].IN0
data[2] => w_anode1499w[3].IN0
data[2] => w_anode1509w[3].IN0
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode1539w[3].IN1
data[2] => w_anode1549w[3].IN1
data[2] => w_anode1572w[3].IN0
data[2] => w_anode1583w[3].IN0
data[2] => w_anode1593w[3].IN0
data[2] => w_anode1603w[3].IN0
data[2] => w_anode1613w[3].IN1
data[2] => w_anode1623w[3].IN1
data[2] => w_anode1633w[3].IN1
data[2] => w_anode1643w[3].IN1
data[2] => w_anode1666w[3].IN0
data[2] => w_anode1677w[3].IN0
data[2] => w_anode1687w[3].IN0
data[2] => w_anode1697w[3].IN0
data[2] => w_anode1707w[3].IN1
data[2] => w_anode1717w[3].IN1
data[2] => w_anode1727w[3].IN1
data[2] => w_anode1737w[3].IN1
data[2] => w_anode1760w[3].IN0
data[2] => w_anode1771w[3].IN0
data[2] => w_anode1781w[3].IN0
data[2] => w_anode1791w[3].IN0
data[2] => w_anode1801w[3].IN1
data[2] => w_anode1811w[3].IN1
data[2] => w_anode1821w[3].IN1
data[2] => w_anode1831w[3].IN1
data[2] => w_anode1854w[3].IN0
data[2] => w_anode1865w[3].IN0
data[2] => w_anode1875w[3].IN0
data[2] => w_anode1885w[3].IN0
data[2] => w_anode1895w[3].IN1
data[2] => w_anode1905w[3].IN1
data[2] => w_anode1915w[3].IN1
data[2] => w_anode1925w[3].IN1
data[2] => w_anode1948w[3].IN0
data[2] => w_anode1959w[3].IN0
data[2] => w_anode1969w[3].IN0
data[2] => w_anode1979w[3].IN0
data[2] => w_anode1989w[3].IN1
data[2] => w_anode1999w[3].IN1
data[2] => w_anode2009w[3].IN1
data[2] => w_anode2019w[3].IN1
data[3] => w_anode1265w[1].IN0
data[3] => w_anode1372w[1].IN1
data[3] => w_anode1466w[1].IN0
data[3] => w_anode1560w[1].IN1
data[3] => w_anode1654w[1].IN0
data[3] => w_anode1748w[1].IN1
data[3] => w_anode1842w[1].IN0
data[3] => w_anode1936w[1].IN1
data[4] => w_anode1265w[2].IN0
data[4] => w_anode1372w[2].IN0
data[4] => w_anode1466w[2].IN1
data[4] => w_anode1560w[2].IN1
data[4] => w_anode1654w[2].IN0
data[4] => w_anode1748w[2].IN0
data[4] => w_anode1842w[2].IN1
data[4] => w_anode1936w[2].IN1
data[5] => w_anode1265w[3].IN0
data[5] => w_anode1372w[3].IN0
data[5] => w_anode1466w[3].IN0
data[5] => w_anode1560w[3].IN0
data[5] => w_anode1654w[3].IN1
data[5] => w_anode1748w[3].IN1
data[5] => w_anode1842w[3].IN1
data[5] => w_anode1936w[3].IN1
eq[0] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1310w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1320w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1330w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1340w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1350w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1360w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1395w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1405w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1425w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1435w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1445w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1455w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1572w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1677w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1687w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[1].mem|altsyncram_e981:auto_generated|decode_0na:wren_decode_a
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1065w[1].IN1
data[0] => w_anode1087w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1180w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1241w[1].IN0
data[0] => w_anode1251w[1].IN1
data[0] => w_anode522w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode589w[1].IN0
data[0] => w_anode599w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode683w[1].IN0
data[0] => w_anode693w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode726w[1].IN1
data[0] => w_anode736w[1].IN0
data[0] => w_anode746w[1].IN1
data[0] => w_anode756w[1].IN0
data[0] => w_anode766w[1].IN1
data[0] => w_anode776w[1].IN0
data[0] => w_anode786w[1].IN1
data[0] => w_anode808w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode869w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode901w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode972w[1].IN1
data[0] => w_anode994w[1].IN0
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1055w[2].IN1
data[1] => w_anode1065w[2].IN1
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1098w[2].IN0
data[1] => w_anode1108w[2].IN1
data[1] => w_anode1118w[2].IN1
data[1] => w_anode1128w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1191w[2].IN0
data[1] => w_anode1201w[2].IN1
data[1] => w_anode1211w[2].IN1
data[1] => w_anode1221w[2].IN0
data[1] => w_anode1231w[2].IN0
data[1] => w_anode1241w[2].IN1
data[1] => w_anode1251w[2].IN1
data[1] => w_anode522w[2].IN0
data[1] => w_anode539w[2].IN0
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode579w[2].IN0
data[1] => w_anode589w[2].IN1
data[1] => w_anode599w[2].IN1
data[1] => w_anode622w[2].IN0
data[1] => w_anode633w[2].IN0
data[1] => w_anode643w[2].IN1
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN0
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode726w[2].IN0
data[1] => w_anode736w[2].IN1
data[1] => w_anode746w[2].IN1
data[1] => w_anode756w[2].IN0
data[1] => w_anode766w[2].IN0
data[1] => w_anode776w[2].IN1
data[1] => w_anode786w[2].IN1
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN0
data[1] => w_anode829w[2].IN1
data[1] => w_anode839w[2].IN1
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN0
data[1] => w_anode869w[2].IN1
data[1] => w_anode879w[2].IN1
data[1] => w_anode901w[2].IN0
data[1] => w_anode912w[2].IN0
data[1] => w_anode922w[2].IN1
data[1] => w_anode932w[2].IN1
data[1] => w_anode942w[2].IN0
data[1] => w_anode952w[2].IN0
data[1] => w_anode962w[2].IN1
data[1] => w_anode972w[2].IN1
data[1] => w_anode994w[2].IN0
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN0
data[2] => w_anode1025w[3].IN0
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1055w[3].IN1
data[2] => w_anode1065w[3].IN1
data[2] => w_anode1087w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN0
data[2] => w_anode1118w[3].IN0
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1148w[3].IN1
data[2] => w_anode1158w[3].IN1
data[2] => w_anode1180w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN0
data[2] => w_anode1211w[3].IN0
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1241w[3].IN1
data[2] => w_anode1251w[3].IN1
data[2] => w_anode522w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode589w[3].IN1
data[2] => w_anode599w[3].IN1
data[2] => w_anode622w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN0
data[2] => w_anode653w[3].IN0
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode683w[3].IN1
data[2] => w_anode693w[3].IN1
data[2] => w_anode715w[3].IN0
data[2] => w_anode726w[3].IN0
data[2] => w_anode736w[3].IN0
data[2] => w_anode746w[3].IN0
data[2] => w_anode756w[3].IN1
data[2] => w_anode766w[3].IN1
data[2] => w_anode776w[3].IN1
data[2] => w_anode786w[3].IN1
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN0
data[2] => w_anode839w[3].IN0
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode869w[3].IN1
data[2] => w_anode879w[3].IN1
data[2] => w_anode901w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN0
data[2] => w_anode932w[3].IN0
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode962w[3].IN1
data[2] => w_anode972w[3].IN1
data[2] => w_anode994w[3].IN0
data[3] => w_anode1076w[1].IN0
data[3] => w_anode1169w[1].IN1
data[3] => w_anode505w[1].IN0
data[3] => w_anode611w[1].IN1
data[3] => w_anode704w[1].IN0
data[3] => w_anode797w[1].IN1
data[3] => w_anode890w[1].IN0
data[3] => w_anode983w[1].IN1
data[4] => w_anode1076w[2].IN1
data[4] => w_anode1169w[2].IN1
data[4] => w_anode505w[2].IN0
data[4] => w_anode611w[2].IN0
data[4] => w_anode704w[2].IN1
data[4] => w_anode797w[2].IN1
data[4] => w_anode890w[2].IN0
data[4] => w_anode983w[2].IN0
data[5] => w_anode1076w[3].IN1
data[5] => w_anode1169w[3].IN1
data[5] => w_anode505w[3].IN0
data[5] => w_anode611w[3].IN0
data[5] => w_anode704w[3].IN0
data[5] => w_anode797w[3].IN0
data[5] => w_anode890w[3].IN1
data[5] => w_anode983w[3].IN1
enable => w_anode1076w[1].IN0
enable => w_anode1169w[1].IN0
enable => w_anode505w[1].IN0
enable => w_anode611w[1].IN0
enable => w_anode704w[1].IN0
enable => w_anode797w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode983w[1].IN0
eq[0] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode589w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode599w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode786w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[1].mem|altsyncram_e981:auto_generated|mux_9hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
data[16] => l1_w0_n8_mux_dataout.IN1
data[17] => l1_w0_n8_mux_dataout.IN1
data[18] => l1_w0_n9_mux_dataout.IN1
data[19] => l1_w0_n9_mux_dataout.IN1
data[20] => l1_w0_n10_mux_dataout.IN1
data[21] => l1_w0_n10_mux_dataout.IN1
data[22] => l1_w0_n11_mux_dataout.IN1
data[23] => l1_w0_n11_mux_dataout.IN1
data[24] => l1_w0_n12_mux_dataout.IN1
data[25] => l1_w0_n12_mux_dataout.IN1
data[26] => l1_w0_n13_mux_dataout.IN1
data[27] => l1_w0_n13_mux_dataout.IN1
data[28] => l1_w0_n14_mux_dataout.IN1
data[29] => l1_w0_n14_mux_dataout.IN1
data[30] => l1_w0_n15_mux_dataout.IN1
data[31] => l1_w0_n15_mux_dataout.IN1
data[32] => l1_w0_n16_mux_dataout.IN1
data[33] => l1_w0_n16_mux_dataout.IN1
data[34] => l1_w0_n17_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[2].mem
wren_a => altsyncram_e981:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e981:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e981:auto_generated.address_a[0]
address_a[1] => altsyncram_e981:auto_generated.address_a[1]
address_a[2] => altsyncram_e981:auto_generated.address_a[2]
address_a[3] => altsyncram_e981:auto_generated.address_a[3]
address_a[4] => altsyncram_e981:auto_generated.address_a[4]
address_a[5] => altsyncram_e981:auto_generated.address_a[5]
address_a[6] => altsyncram_e981:auto_generated.address_a[6]
address_a[7] => altsyncram_e981:auto_generated.address_a[7]
address_a[8] => altsyncram_e981:auto_generated.address_a[8]
address_a[9] => altsyncram_e981:auto_generated.address_a[9]
address_a[10] => altsyncram_e981:auto_generated.address_a[10]
address_a[11] => altsyncram_e981:auto_generated.address_a[11]
address_a[12] => altsyncram_e981:auto_generated.address_a[12]
address_a[13] => altsyncram_e981:auto_generated.address_a[13]
address_a[14] => altsyncram_e981:auto_generated.address_a[14]
address_a[15] => altsyncram_e981:auto_generated.address_a[15]
address_a[16] => altsyncram_e981:auto_generated.address_a[16]
address_b[0] => altsyncram_e981:auto_generated.address_b[0]
address_b[1] => altsyncram_e981:auto_generated.address_b[1]
address_b[2] => altsyncram_e981:auto_generated.address_b[2]
address_b[3] => altsyncram_e981:auto_generated.address_b[3]
address_b[4] => altsyncram_e981:auto_generated.address_b[4]
address_b[5] => altsyncram_e981:auto_generated.address_b[5]
address_b[6] => altsyncram_e981:auto_generated.address_b[6]
address_b[7] => altsyncram_e981:auto_generated.address_b[7]
address_b[8] => altsyncram_e981:auto_generated.address_b[8]
address_b[9] => altsyncram_e981:auto_generated.address_b[9]
address_b[10] => altsyncram_e981:auto_generated.address_b[10]
address_b[11] => altsyncram_e981:auto_generated.address_b[11]
address_b[12] => altsyncram_e981:auto_generated.address_b[12]
address_b[13] => altsyncram_e981:auto_generated.address_b[13]
address_b[14] => altsyncram_e981:auto_generated.address_b[14]
address_b[15] => altsyncram_e981:auto_generated.address_b[15]
address_b[16] => altsyncram_e981:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e981:auto_generated.clock0
clock1 => altsyncram_e981:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_e981:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[2].mem|altsyncram_e981:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[11] => decode_0na:decode2.data[0]
address_a[11] => decode_0na:wren_decode_a.data[0]
address_a[12] => decode_0na:decode2.data[1]
address_a[12] => decode_0na:wren_decode_a.data[1]
address_a[13] => decode_0na:decode2.data[2]
address_a[13] => decode_0na:wren_decode_a.data[2]
address_a[14] => decode_0na:decode2.data[3]
address_a[14] => decode_0na:wren_decode_a.data[3]
address_a[15] => decode_0na:decode2.data[4]
address_a[15] => decode_0na:wren_decode_a.data[4]
address_a[16] => decode_0na:decode2.data[5]
address_a[16] => decode_0na:wren_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[11] => address_reg_b[0].DATAIN
address_b[11] => decode_p2a:rden_decode_b.data[0]
address_b[12] => address_reg_b[1].DATAIN
address_b[12] => decode_p2a:rden_decode_b.data[1]
address_b[13] => address_reg_b[2].DATAIN
address_b[13] => decode_p2a:rden_decode_b.data[2]
address_b[14] => address_reg_b[3].DATAIN
address_b[14] => decode_p2a:rden_decode_b.data[3]
address_b[15] => address_reg_b[4].DATAIN
address_b[15] => decode_p2a:rden_decode_b.data[4]
address_b[16] => address_reg_b[5].DATAIN
address_b[16] => decode_p2a:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[5].CLK
clock1 => out_address_reg_b[4].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
q_b[0] <= mux_9hb:mux3.result[0]
wren_a => decode_0na:decode2.enable
wren_a => decode_0na:wren_decode_a.enable


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[2].mem|altsyncram_e981:auto_generated|decode_0na:decode2
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1065w[1].IN1
data[0] => w_anode1087w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1180w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1241w[1].IN0
data[0] => w_anode1251w[1].IN1
data[0] => w_anode522w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode589w[1].IN0
data[0] => w_anode599w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode683w[1].IN0
data[0] => w_anode693w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode726w[1].IN1
data[0] => w_anode736w[1].IN0
data[0] => w_anode746w[1].IN1
data[0] => w_anode756w[1].IN0
data[0] => w_anode766w[1].IN1
data[0] => w_anode776w[1].IN0
data[0] => w_anode786w[1].IN1
data[0] => w_anode808w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode869w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode901w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode972w[1].IN1
data[0] => w_anode994w[1].IN0
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1055w[2].IN1
data[1] => w_anode1065w[2].IN1
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1098w[2].IN0
data[1] => w_anode1108w[2].IN1
data[1] => w_anode1118w[2].IN1
data[1] => w_anode1128w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1191w[2].IN0
data[1] => w_anode1201w[2].IN1
data[1] => w_anode1211w[2].IN1
data[1] => w_anode1221w[2].IN0
data[1] => w_anode1231w[2].IN0
data[1] => w_anode1241w[2].IN1
data[1] => w_anode1251w[2].IN1
data[1] => w_anode522w[2].IN0
data[1] => w_anode539w[2].IN0
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode579w[2].IN0
data[1] => w_anode589w[2].IN1
data[1] => w_anode599w[2].IN1
data[1] => w_anode622w[2].IN0
data[1] => w_anode633w[2].IN0
data[1] => w_anode643w[2].IN1
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN0
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode726w[2].IN0
data[1] => w_anode736w[2].IN1
data[1] => w_anode746w[2].IN1
data[1] => w_anode756w[2].IN0
data[1] => w_anode766w[2].IN0
data[1] => w_anode776w[2].IN1
data[1] => w_anode786w[2].IN1
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN0
data[1] => w_anode829w[2].IN1
data[1] => w_anode839w[2].IN1
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN0
data[1] => w_anode869w[2].IN1
data[1] => w_anode879w[2].IN1
data[1] => w_anode901w[2].IN0
data[1] => w_anode912w[2].IN0
data[1] => w_anode922w[2].IN1
data[1] => w_anode932w[2].IN1
data[1] => w_anode942w[2].IN0
data[1] => w_anode952w[2].IN0
data[1] => w_anode962w[2].IN1
data[1] => w_anode972w[2].IN1
data[1] => w_anode994w[2].IN0
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN0
data[2] => w_anode1025w[3].IN0
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1055w[3].IN1
data[2] => w_anode1065w[3].IN1
data[2] => w_anode1087w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN0
data[2] => w_anode1118w[3].IN0
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1148w[3].IN1
data[2] => w_anode1158w[3].IN1
data[2] => w_anode1180w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN0
data[2] => w_anode1211w[3].IN0
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1241w[3].IN1
data[2] => w_anode1251w[3].IN1
data[2] => w_anode522w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode589w[3].IN1
data[2] => w_anode599w[3].IN1
data[2] => w_anode622w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN0
data[2] => w_anode653w[3].IN0
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode683w[3].IN1
data[2] => w_anode693w[3].IN1
data[2] => w_anode715w[3].IN0
data[2] => w_anode726w[3].IN0
data[2] => w_anode736w[3].IN0
data[2] => w_anode746w[3].IN0
data[2] => w_anode756w[3].IN1
data[2] => w_anode766w[3].IN1
data[2] => w_anode776w[3].IN1
data[2] => w_anode786w[3].IN1
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN0
data[2] => w_anode839w[3].IN0
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode869w[3].IN1
data[2] => w_anode879w[3].IN1
data[2] => w_anode901w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN0
data[2] => w_anode932w[3].IN0
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode962w[3].IN1
data[2] => w_anode972w[3].IN1
data[2] => w_anode994w[3].IN0
data[3] => w_anode1076w[1].IN0
data[3] => w_anode1169w[1].IN1
data[3] => w_anode505w[1].IN0
data[3] => w_anode611w[1].IN1
data[3] => w_anode704w[1].IN0
data[3] => w_anode797w[1].IN1
data[3] => w_anode890w[1].IN0
data[3] => w_anode983w[1].IN1
data[4] => w_anode1076w[2].IN1
data[4] => w_anode1169w[2].IN1
data[4] => w_anode505w[2].IN0
data[4] => w_anode611w[2].IN0
data[4] => w_anode704w[2].IN1
data[4] => w_anode797w[2].IN1
data[4] => w_anode890w[2].IN0
data[4] => w_anode983w[2].IN0
data[5] => w_anode1076w[3].IN1
data[5] => w_anode1169w[3].IN1
data[5] => w_anode505w[3].IN0
data[5] => w_anode611w[3].IN0
data[5] => w_anode704w[3].IN0
data[5] => w_anode797w[3].IN0
data[5] => w_anode890w[3].IN1
data[5] => w_anode983w[3].IN1
enable => w_anode1076w[1].IN0
enable => w_anode1169w[1].IN0
enable => w_anode505w[1].IN0
enable => w_anode611w[1].IN0
enable => w_anode704w[1].IN0
enable => w_anode797w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode983w[1].IN0
eq[0] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode589w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode599w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode786w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[2].mem|altsyncram_e981:auto_generated|decode_p2a:rden_decode_b
data[0] => w_anode1283w[1].IN0
data[0] => w_anode1300w[1].IN1
data[0] => w_anode1310w[1].IN0
data[0] => w_anode1320w[1].IN1
data[0] => w_anode1330w[1].IN0
data[0] => w_anode1340w[1].IN1
data[0] => w_anode1350w[1].IN0
data[0] => w_anode1360w[1].IN1
data[0] => w_anode1384w[1].IN0
data[0] => w_anode1395w[1].IN1
data[0] => w_anode1405w[1].IN0
data[0] => w_anode1415w[1].IN1
data[0] => w_anode1425w[1].IN0
data[0] => w_anode1435w[1].IN1
data[0] => w_anode1445w[1].IN0
data[0] => w_anode1455w[1].IN1
data[0] => w_anode1478w[1].IN0
data[0] => w_anode1489w[1].IN1
data[0] => w_anode1499w[1].IN0
data[0] => w_anode1509w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1529w[1].IN1
data[0] => w_anode1539w[1].IN0
data[0] => w_anode1549w[1].IN1
data[0] => w_anode1572w[1].IN0
data[0] => w_anode1583w[1].IN1
data[0] => w_anode1593w[1].IN0
data[0] => w_anode1603w[1].IN1
data[0] => w_anode1613w[1].IN0
data[0] => w_anode1623w[1].IN1
data[0] => w_anode1633w[1].IN0
data[0] => w_anode1643w[1].IN1
data[0] => w_anode1666w[1].IN0
data[0] => w_anode1677w[1].IN1
data[0] => w_anode1687w[1].IN0
data[0] => w_anode1697w[1].IN1
data[0] => w_anode1707w[1].IN0
data[0] => w_anode1717w[1].IN1
data[0] => w_anode1727w[1].IN0
data[0] => w_anode1737w[1].IN1
data[0] => w_anode1760w[1].IN0
data[0] => w_anode1771w[1].IN1
data[0] => w_anode1781w[1].IN0
data[0] => w_anode1791w[1].IN1
data[0] => w_anode1801w[1].IN0
data[0] => w_anode1811w[1].IN1
data[0] => w_anode1821w[1].IN0
data[0] => w_anode1831w[1].IN1
data[0] => w_anode1854w[1].IN0
data[0] => w_anode1865w[1].IN1
data[0] => w_anode1875w[1].IN0
data[0] => w_anode1885w[1].IN1
data[0] => w_anode1895w[1].IN0
data[0] => w_anode1905w[1].IN1
data[0] => w_anode1915w[1].IN0
data[0] => w_anode1925w[1].IN1
data[0] => w_anode1948w[1].IN0
data[0] => w_anode1959w[1].IN1
data[0] => w_anode1969w[1].IN0
data[0] => w_anode1979w[1].IN1
data[0] => w_anode1989w[1].IN0
data[0] => w_anode1999w[1].IN1
data[0] => w_anode2009w[1].IN0
data[0] => w_anode2019w[1].IN1
data[1] => w_anode1283w[2].IN0
data[1] => w_anode1300w[2].IN0
data[1] => w_anode1310w[2].IN1
data[1] => w_anode1320w[2].IN1
data[1] => w_anode1330w[2].IN0
data[1] => w_anode1340w[2].IN0
data[1] => w_anode1350w[2].IN1
data[1] => w_anode1360w[2].IN1
data[1] => w_anode1384w[2].IN0
data[1] => w_anode1395w[2].IN0
data[1] => w_anode1405w[2].IN1
data[1] => w_anode1415w[2].IN1
data[1] => w_anode1425w[2].IN0
data[1] => w_anode1435w[2].IN0
data[1] => w_anode1445w[2].IN1
data[1] => w_anode1455w[2].IN1
data[1] => w_anode1478w[2].IN0
data[1] => w_anode1489w[2].IN0
data[1] => w_anode1499w[2].IN1
data[1] => w_anode1509w[2].IN1
data[1] => w_anode1519w[2].IN0
data[1] => w_anode1529w[2].IN0
data[1] => w_anode1539w[2].IN1
data[1] => w_anode1549w[2].IN1
data[1] => w_anode1572w[2].IN0
data[1] => w_anode1583w[2].IN0
data[1] => w_anode1593w[2].IN1
data[1] => w_anode1603w[2].IN1
data[1] => w_anode1613w[2].IN0
data[1] => w_anode1623w[2].IN0
data[1] => w_anode1633w[2].IN1
data[1] => w_anode1643w[2].IN1
data[1] => w_anode1666w[2].IN0
data[1] => w_anode1677w[2].IN0
data[1] => w_anode1687w[2].IN1
data[1] => w_anode1697w[2].IN1
data[1] => w_anode1707w[2].IN0
data[1] => w_anode1717w[2].IN0
data[1] => w_anode1727w[2].IN1
data[1] => w_anode1737w[2].IN1
data[1] => w_anode1760w[2].IN0
data[1] => w_anode1771w[2].IN0
data[1] => w_anode1781w[2].IN1
data[1] => w_anode1791w[2].IN1
data[1] => w_anode1801w[2].IN0
data[1] => w_anode1811w[2].IN0
data[1] => w_anode1821w[2].IN1
data[1] => w_anode1831w[2].IN1
data[1] => w_anode1854w[2].IN0
data[1] => w_anode1865w[2].IN0
data[1] => w_anode1875w[2].IN1
data[1] => w_anode1885w[2].IN1
data[1] => w_anode1895w[2].IN0
data[1] => w_anode1905w[2].IN0
data[1] => w_anode1915w[2].IN1
data[1] => w_anode1925w[2].IN1
data[1] => w_anode1948w[2].IN0
data[1] => w_anode1959w[2].IN0
data[1] => w_anode1969w[2].IN1
data[1] => w_anode1979w[2].IN1
data[1] => w_anode1989w[2].IN0
data[1] => w_anode1999w[2].IN0
data[1] => w_anode2009w[2].IN1
data[1] => w_anode2019w[2].IN1
data[2] => w_anode1283w[3].IN0
data[2] => w_anode1300w[3].IN0
data[2] => w_anode1310w[3].IN0
data[2] => w_anode1320w[3].IN0
data[2] => w_anode1330w[3].IN1
data[2] => w_anode1340w[3].IN1
data[2] => w_anode1350w[3].IN1
data[2] => w_anode1360w[3].IN1
data[2] => w_anode1384w[3].IN0
data[2] => w_anode1395w[3].IN0
data[2] => w_anode1405w[3].IN0
data[2] => w_anode1415w[3].IN0
data[2] => w_anode1425w[3].IN1
data[2] => w_anode1435w[3].IN1
data[2] => w_anode1445w[3].IN1
data[2] => w_anode1455w[3].IN1
data[2] => w_anode1478w[3].IN0
data[2] => w_anode1489w[3].IN0
data[2] => w_anode1499w[3].IN0
data[2] => w_anode1509w[3].IN0
data[2] => w_anode1519w[3].IN1
data[2] => w_anode1529w[3].IN1
data[2] => w_anode1539w[3].IN1
data[2] => w_anode1549w[3].IN1
data[2] => w_anode1572w[3].IN0
data[2] => w_anode1583w[3].IN0
data[2] => w_anode1593w[3].IN0
data[2] => w_anode1603w[3].IN0
data[2] => w_anode1613w[3].IN1
data[2] => w_anode1623w[3].IN1
data[2] => w_anode1633w[3].IN1
data[2] => w_anode1643w[3].IN1
data[2] => w_anode1666w[3].IN0
data[2] => w_anode1677w[3].IN0
data[2] => w_anode1687w[3].IN0
data[2] => w_anode1697w[3].IN0
data[2] => w_anode1707w[3].IN1
data[2] => w_anode1717w[3].IN1
data[2] => w_anode1727w[3].IN1
data[2] => w_anode1737w[3].IN1
data[2] => w_anode1760w[3].IN0
data[2] => w_anode1771w[3].IN0
data[2] => w_anode1781w[3].IN0
data[2] => w_anode1791w[3].IN0
data[2] => w_anode1801w[3].IN1
data[2] => w_anode1811w[3].IN1
data[2] => w_anode1821w[3].IN1
data[2] => w_anode1831w[3].IN1
data[2] => w_anode1854w[3].IN0
data[2] => w_anode1865w[3].IN0
data[2] => w_anode1875w[3].IN0
data[2] => w_anode1885w[3].IN0
data[2] => w_anode1895w[3].IN1
data[2] => w_anode1905w[3].IN1
data[2] => w_anode1915w[3].IN1
data[2] => w_anode1925w[3].IN1
data[2] => w_anode1948w[3].IN0
data[2] => w_anode1959w[3].IN0
data[2] => w_anode1969w[3].IN0
data[2] => w_anode1979w[3].IN0
data[2] => w_anode1989w[3].IN1
data[2] => w_anode1999w[3].IN1
data[2] => w_anode2009w[3].IN1
data[2] => w_anode2019w[3].IN1
data[3] => w_anode1265w[1].IN0
data[3] => w_anode1372w[1].IN1
data[3] => w_anode1466w[1].IN0
data[3] => w_anode1560w[1].IN1
data[3] => w_anode1654w[1].IN0
data[3] => w_anode1748w[1].IN1
data[3] => w_anode1842w[1].IN0
data[3] => w_anode1936w[1].IN1
data[4] => w_anode1265w[2].IN0
data[4] => w_anode1372w[2].IN0
data[4] => w_anode1466w[2].IN1
data[4] => w_anode1560w[2].IN1
data[4] => w_anode1654w[2].IN0
data[4] => w_anode1748w[2].IN0
data[4] => w_anode1842w[2].IN1
data[4] => w_anode1936w[2].IN1
data[5] => w_anode1265w[3].IN0
data[5] => w_anode1372w[3].IN0
data[5] => w_anode1466w[3].IN0
data[5] => w_anode1560w[3].IN0
data[5] => w_anode1654w[3].IN1
data[5] => w_anode1748w[3].IN1
data[5] => w_anode1842w[3].IN1
data[5] => w_anode1936w[3].IN1
eq[0] <= w_anode1283w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1300w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1310w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1320w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1330w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1340w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1350w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1360w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1395w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1405w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1415w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1425w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1435w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1445w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1455w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1478w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1489w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1499w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1519w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1529w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1572w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1677w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1687w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[2].mem|altsyncram_e981:auto_generated|decode_0na:wren_decode_a
data[0] => w_anode1005w[1].IN1
data[0] => w_anode1015w[1].IN0
data[0] => w_anode1025w[1].IN1
data[0] => w_anode1035w[1].IN0
data[0] => w_anode1045w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1065w[1].IN1
data[0] => w_anode1087w[1].IN0
data[0] => w_anode1098w[1].IN1
data[0] => w_anode1108w[1].IN0
data[0] => w_anode1118w[1].IN1
data[0] => w_anode1128w[1].IN0
data[0] => w_anode1138w[1].IN1
data[0] => w_anode1148w[1].IN0
data[0] => w_anode1158w[1].IN1
data[0] => w_anode1180w[1].IN0
data[0] => w_anode1191w[1].IN1
data[0] => w_anode1201w[1].IN0
data[0] => w_anode1211w[1].IN1
data[0] => w_anode1221w[1].IN0
data[0] => w_anode1231w[1].IN1
data[0] => w_anode1241w[1].IN0
data[0] => w_anode1251w[1].IN1
data[0] => w_anode522w[1].IN0
data[0] => w_anode539w[1].IN1
data[0] => w_anode549w[1].IN0
data[0] => w_anode559w[1].IN1
data[0] => w_anode569w[1].IN0
data[0] => w_anode579w[1].IN1
data[0] => w_anode589w[1].IN0
data[0] => w_anode599w[1].IN1
data[0] => w_anode622w[1].IN0
data[0] => w_anode633w[1].IN1
data[0] => w_anode643w[1].IN0
data[0] => w_anode653w[1].IN1
data[0] => w_anode663w[1].IN0
data[0] => w_anode673w[1].IN1
data[0] => w_anode683w[1].IN0
data[0] => w_anode693w[1].IN1
data[0] => w_anode715w[1].IN0
data[0] => w_anode726w[1].IN1
data[0] => w_anode736w[1].IN0
data[0] => w_anode746w[1].IN1
data[0] => w_anode756w[1].IN0
data[0] => w_anode766w[1].IN1
data[0] => w_anode776w[1].IN0
data[0] => w_anode786w[1].IN1
data[0] => w_anode808w[1].IN0
data[0] => w_anode819w[1].IN1
data[0] => w_anode829w[1].IN0
data[0] => w_anode839w[1].IN1
data[0] => w_anode849w[1].IN0
data[0] => w_anode859w[1].IN1
data[0] => w_anode869w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode901w[1].IN0
data[0] => w_anode912w[1].IN1
data[0] => w_anode922w[1].IN0
data[0] => w_anode932w[1].IN1
data[0] => w_anode942w[1].IN0
data[0] => w_anode952w[1].IN1
data[0] => w_anode962w[1].IN0
data[0] => w_anode972w[1].IN1
data[0] => w_anode994w[1].IN0
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN1
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN0
data[1] => w_anode1045w[2].IN0
data[1] => w_anode1055w[2].IN1
data[1] => w_anode1065w[2].IN1
data[1] => w_anode1087w[2].IN0
data[1] => w_anode1098w[2].IN0
data[1] => w_anode1108w[2].IN1
data[1] => w_anode1118w[2].IN1
data[1] => w_anode1128w[2].IN0
data[1] => w_anode1138w[2].IN0
data[1] => w_anode1148w[2].IN1
data[1] => w_anode1158w[2].IN1
data[1] => w_anode1180w[2].IN0
data[1] => w_anode1191w[2].IN0
data[1] => w_anode1201w[2].IN1
data[1] => w_anode1211w[2].IN1
data[1] => w_anode1221w[2].IN0
data[1] => w_anode1231w[2].IN0
data[1] => w_anode1241w[2].IN1
data[1] => w_anode1251w[2].IN1
data[1] => w_anode522w[2].IN0
data[1] => w_anode539w[2].IN0
data[1] => w_anode549w[2].IN1
data[1] => w_anode559w[2].IN1
data[1] => w_anode569w[2].IN0
data[1] => w_anode579w[2].IN0
data[1] => w_anode589w[2].IN1
data[1] => w_anode599w[2].IN1
data[1] => w_anode622w[2].IN0
data[1] => w_anode633w[2].IN0
data[1] => w_anode643w[2].IN1
data[1] => w_anode653w[2].IN1
data[1] => w_anode663w[2].IN0
data[1] => w_anode673w[2].IN0
data[1] => w_anode683w[2].IN1
data[1] => w_anode693w[2].IN1
data[1] => w_anode715w[2].IN0
data[1] => w_anode726w[2].IN0
data[1] => w_anode736w[2].IN1
data[1] => w_anode746w[2].IN1
data[1] => w_anode756w[2].IN0
data[1] => w_anode766w[2].IN0
data[1] => w_anode776w[2].IN1
data[1] => w_anode786w[2].IN1
data[1] => w_anode808w[2].IN0
data[1] => w_anode819w[2].IN0
data[1] => w_anode829w[2].IN1
data[1] => w_anode839w[2].IN1
data[1] => w_anode849w[2].IN0
data[1] => w_anode859w[2].IN0
data[1] => w_anode869w[2].IN1
data[1] => w_anode879w[2].IN1
data[1] => w_anode901w[2].IN0
data[1] => w_anode912w[2].IN0
data[1] => w_anode922w[2].IN1
data[1] => w_anode932w[2].IN1
data[1] => w_anode942w[2].IN0
data[1] => w_anode952w[2].IN0
data[1] => w_anode962w[2].IN1
data[1] => w_anode972w[2].IN1
data[1] => w_anode994w[2].IN0
data[2] => w_anode1005w[3].IN0
data[2] => w_anode1015w[3].IN0
data[2] => w_anode1025w[3].IN0
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1045w[3].IN1
data[2] => w_anode1055w[3].IN1
data[2] => w_anode1065w[3].IN1
data[2] => w_anode1087w[3].IN0
data[2] => w_anode1098w[3].IN0
data[2] => w_anode1108w[3].IN0
data[2] => w_anode1118w[3].IN0
data[2] => w_anode1128w[3].IN1
data[2] => w_anode1138w[3].IN1
data[2] => w_anode1148w[3].IN1
data[2] => w_anode1158w[3].IN1
data[2] => w_anode1180w[3].IN0
data[2] => w_anode1191w[3].IN0
data[2] => w_anode1201w[3].IN0
data[2] => w_anode1211w[3].IN0
data[2] => w_anode1221w[3].IN1
data[2] => w_anode1231w[3].IN1
data[2] => w_anode1241w[3].IN1
data[2] => w_anode1251w[3].IN1
data[2] => w_anode522w[3].IN0
data[2] => w_anode539w[3].IN0
data[2] => w_anode549w[3].IN0
data[2] => w_anode559w[3].IN0
data[2] => w_anode569w[3].IN1
data[2] => w_anode579w[3].IN1
data[2] => w_anode589w[3].IN1
data[2] => w_anode599w[3].IN1
data[2] => w_anode622w[3].IN0
data[2] => w_anode633w[3].IN0
data[2] => w_anode643w[3].IN0
data[2] => w_anode653w[3].IN0
data[2] => w_anode663w[3].IN1
data[2] => w_anode673w[3].IN1
data[2] => w_anode683w[3].IN1
data[2] => w_anode693w[3].IN1
data[2] => w_anode715w[3].IN0
data[2] => w_anode726w[3].IN0
data[2] => w_anode736w[3].IN0
data[2] => w_anode746w[3].IN0
data[2] => w_anode756w[3].IN1
data[2] => w_anode766w[3].IN1
data[2] => w_anode776w[3].IN1
data[2] => w_anode786w[3].IN1
data[2] => w_anode808w[3].IN0
data[2] => w_anode819w[3].IN0
data[2] => w_anode829w[3].IN0
data[2] => w_anode839w[3].IN0
data[2] => w_anode849w[3].IN1
data[2] => w_anode859w[3].IN1
data[2] => w_anode869w[3].IN1
data[2] => w_anode879w[3].IN1
data[2] => w_anode901w[3].IN0
data[2] => w_anode912w[3].IN0
data[2] => w_anode922w[3].IN0
data[2] => w_anode932w[3].IN0
data[2] => w_anode942w[3].IN1
data[2] => w_anode952w[3].IN1
data[2] => w_anode962w[3].IN1
data[2] => w_anode972w[3].IN1
data[2] => w_anode994w[3].IN0
data[3] => w_anode1076w[1].IN0
data[3] => w_anode1169w[1].IN1
data[3] => w_anode505w[1].IN0
data[3] => w_anode611w[1].IN1
data[3] => w_anode704w[1].IN0
data[3] => w_anode797w[1].IN1
data[3] => w_anode890w[1].IN0
data[3] => w_anode983w[1].IN1
data[4] => w_anode1076w[2].IN1
data[4] => w_anode1169w[2].IN1
data[4] => w_anode505w[2].IN0
data[4] => w_anode611w[2].IN0
data[4] => w_anode704w[2].IN1
data[4] => w_anode797w[2].IN1
data[4] => w_anode890w[2].IN0
data[4] => w_anode983w[2].IN0
data[5] => w_anode1076w[3].IN1
data[5] => w_anode1169w[3].IN1
data[5] => w_anode505w[3].IN0
data[5] => w_anode611w[3].IN0
data[5] => w_anode704w[3].IN0
data[5] => w_anode797w[3].IN0
data[5] => w_anode890w[3].IN1
data[5] => w_anode983w[3].IN1
enable => w_anode1076w[1].IN0
enable => w_anode1169w[1].IN0
enable => w_anode505w[1].IN0
enable => w_anode611w[1].IN0
enable => w_anode704w[1].IN0
enable => w_anode797w[1].IN0
enable => w_anode890w[1].IN0
enable => w_anode983w[1].IN0
eq[0] <= w_anode522w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode539w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode549w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode559w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode569w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode579w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode589w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode599w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode622w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode633w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode643w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode653w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode663w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode673w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode683w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode693w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode715w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode726w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode736w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode746w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode756w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode766w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode776w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode786w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode808w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode819w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode829w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode839w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode849w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode859w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode869w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode901w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode912w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode922w[3].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_memory:vga_mem_inst|altsyncram:channels[2].mem|altsyncram_e981:auto_generated|mux_9hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
data[2] => l1_w0_n1_mux_dataout.IN1
data[3] => l1_w0_n1_mux_dataout.IN1
data[4] => l1_w0_n2_mux_dataout.IN1
data[5] => l1_w0_n2_mux_dataout.IN1
data[6] => l1_w0_n3_mux_dataout.IN1
data[7] => l1_w0_n3_mux_dataout.IN1
data[8] => l1_w0_n4_mux_dataout.IN1
data[9] => l1_w0_n4_mux_dataout.IN1
data[10] => l1_w0_n5_mux_dataout.IN1
data[11] => l1_w0_n5_mux_dataout.IN1
data[12] => l1_w0_n6_mux_dataout.IN1
data[13] => l1_w0_n6_mux_dataout.IN1
data[14] => l1_w0_n7_mux_dataout.IN1
data[15] => l1_w0_n7_mux_dataout.IN1
data[16] => l1_w0_n8_mux_dataout.IN1
data[17] => l1_w0_n8_mux_dataout.IN1
data[18] => l1_w0_n9_mux_dataout.IN1
data[19] => l1_w0_n9_mux_dataout.IN1
data[20] => l1_w0_n10_mux_dataout.IN1
data[21] => l1_w0_n10_mux_dataout.IN1
data[22] => l1_w0_n11_mux_dataout.IN1
data[23] => l1_w0_n11_mux_dataout.IN1
data[24] => l1_w0_n12_mux_dataout.IN1
data[25] => l1_w0_n12_mux_dataout.IN1
data[26] => l1_w0_n13_mux_dataout.IN1
data[27] => l1_w0_n13_mux_dataout.IN1
data[28] => l1_w0_n14_mux_dataout.IN1
data[29] => l1_w0_n14_mux_dataout.IN1
data[30] => l1_w0_n15_mux_dataout.IN1
data[31] => l1_w0_n15_mux_dataout.IN1
data[32] => l1_w0_n16_mux_dataout.IN1
data[33] => l1_w0_n16_mux_dataout.IN1
data[34] => l1_w0_n17_mux_dataout.IN1
result[0] <= l6_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n10_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n11_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n12_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n13_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n14_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n15_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n16_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n17_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n18_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n19_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n20_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n21_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n22_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n23_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n24_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n25_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n26_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n27_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n28_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n29_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n30_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n31_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n8_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n9_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n10_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n11_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n12_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n13_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n14_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n15_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n4_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n5_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n6_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n7_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n8_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n9_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n2_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n3_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n4_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n5_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n6_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n7_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n1_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n2_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w0_n3_mux_dataout.IN0
sel[3] => _.IN0
sel[4] => l5_w0_n0_mux_dataout.IN0
sel[4] => _.IN0
sel[4] => l5_w0_n1_mux_dataout.IN0
sel[4] => _.IN0
sel[5] => l6_w0_n0_mux_dataout.IN0
sel[5] => _.IN0


|de1soc_top|vga_adapter:vga_inst|vga_input:vga_in_inst
clk50 => write_addr[0]~reg0.CLK
clk50 => write_addr[1]~reg0.CLK
clk50 => write_addr[2]~reg0.CLK
clk50 => write_addr[3]~reg0.CLK
clk50 => write_addr[4]~reg0.CLK
clk50 => write_addr[5]~reg0.CLK
clk50 => write_addr[6]~reg0.CLK
clk50 => write_addr[7]~reg0.CLK
clk50 => write_addr[8]~reg0.CLK
clk50 => write_addr[9]~reg0.CLK
clk50 => write_addr[10]~reg0.CLK
clk50 => write_addr[11]~reg0.CLK
clk50 => write_addr[12]~reg0.CLK
clk50 => write_addr[13]~reg0.CLK
clk50 => write_addr[14]~reg0.CLK
clk50 => write_addr[15]~reg0.CLK
clk50 => write_addr[16]~reg0.CLK
clk50 => write_data[0][0]~reg0.CLK
clk50 => write_data[1][0]~reg0.CLK
clk50 => write_data[2][0]~reg0.CLK
clk50 => write_enable~reg0.CLK
reset => write_enable~reg0.ACLR
reset => write_data[2][0]~reg0.ENA
reset => write_data[1][0]~reg0.ENA
reset => write_data[0][0]~reg0.ENA
reset => write_addr[16]~reg0.ENA
reset => write_addr[15]~reg0.ENA
reset => write_addr[14]~reg0.ENA
reset => write_addr[13]~reg0.ENA
reset => write_addr[12]~reg0.ENA
reset => write_addr[11]~reg0.ENA
reset => write_addr[10]~reg0.ENA
reset => write_addr[9]~reg0.ENA
reset => write_addr[8]~reg0.ENA
reset => write_addr[7]~reg0.ENA
reset => write_addr[6]~reg0.ENA
reset => write_addr[5]~reg0.ENA
reset => write_addr[4]~reg0.ENA
reset => write_addr[3]~reg0.ENA
reset => write_addr[2]~reg0.ENA
reset => write_addr[1]~reg0.ENA
reset => write_addr[0]~reg0.ENA
x[0] => Add0.IN34
x[1] => Add0.IN33
x[2] => Add0.IN32
x[3] => Add0.IN31
x[4] => Add0.IN30
x[5] => Add0.IN29
x[6] => Add0.IN28
x[7] => Add0.IN27
x[8] => Add0.IN26
y[0] => Mult0.IN16
y[1] => Mult0.IN15
y[2] => Mult0.IN14
y[3] => Mult0.IN13
y[4] => Mult0.IN12
y[5] => Mult0.IN11
y[6] => Mult0.IN10
y[7] => Mult0.IN9
plot => write_enable~reg0.DATAIN
color[0][0] => write_data[0][0]~reg0.DATAIN
color[1][0] => write_data[1][0]~reg0.DATAIN
color[2][0] => write_data[2][0]~reg0.DATAIN
write_addr[0] <= write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[8] <= write_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[9] <= write_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[10] <= write_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[11] <= write_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[12] <= write_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[13] <= write_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[14] <= write_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[15] <= write_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[16] <= write_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data[0][0] <= write_data[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data[1][0] <= write_data[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data[2][0] <= write_data[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_enable <= write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst
clk147 => clk147.IN1
reset => pix_addr[0].ACLR
reset => pix_addr[1].ACLR
reset => pix_addr[2].ACLR
reset => pix_addr[3].ACLR
reset => pix_addr[4].ACLR
reset => pix_addr[5].ACLR
reset => pix_addr[6].ACLR
reset => pix_addr[7].ACLR
reset => pix_addr[8].ACLR
reset => pix_addr[9].ACLR
reset => pix_addr[10].ACLR
reset => pix_addr[11].ACLR
reset => pix_addr[12].ACLR
reset => pix_addr[13].ACLR
reset => pix_addr[14].ACLR
reset => pix_addr[15].ACLR
reset => pix_addr[16].ACLR
reset => end_of_visible_line.ACLR
reset => pix_line_addr[0].ACLR
reset => pix_line_addr[1].ACLR
reset => pix_line_addr[2].ACLR
reset => pix_line_addr[3].ACLR
reset => pix_line_addr[4].ACLR
reset => pix_line_addr[5].ACLR
reset => pix_line_addr[6].ACLR
reset => pix_line_addr[7].ACLR
reset => pix_line_addr[8].ACLR
reset => pix_line_addr[9].ACLR
reset => pix_line_addr[10].ACLR
reset => pix_line_addr[11].ACLR
reset => pix_line_addr[12].ACLR
reset => pix_line_addr[13].ACLR
reset => pix_line_addr[14].ACLR
reset => pix_line_addr[15].ACLR
reset => pix_line_addr[16].ACLR
reset => y_blk_last.ACLR
reset => x_blk_last.ACLR
reset => y_blk[0].ACLR
reset => y_blk[1].ACLR
reset => y_blk[2].ACLR
reset => x_blk[0].ACLR
reset => x_blk[1].ACLR
reset => x_blk[2].ACLR
reset => y_native[0].ACLR
reset => y_native[1].ACLR
reset => y_native[2].ACLR
reset => y_native[3].ACLR
reset => y_native[4].ACLR
reset => y_native[5].ACLR
reset => y_native[6].ACLR
reset => y_native[7].ACLR
reset => y_native[8].ACLR
reset => y_native[9].ACLR
reset => y_native[10].ACLR
reset => x_native[0].ACLR
reset => x_native[1].ACLR
reset => x_native[2].ACLR
reset => x_native[3].ACLR
reset => x_native[4].ACLR
reset => x_native[5].ACLR
reset => x_native[6].ACLR
reset => x_native[7].ACLR
reset => x_native[8].ACLR
reset => x_native[9].ACLR
reset => x_native[10].ACLR
reset => x_native[11].ACLR
reset => x_native_last.ENA
o_addr[0] <= pix_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= pix_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= pix_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= pix_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= pix_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= pix_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= pix_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= pix_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= pix_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= pix_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= pix_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= pix_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= pix_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= pix_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= pix_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= pix_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= pix_addr[16].DB_MAX_OUTPUT_PORT_TYPE
i_pixel[0][0] => io_rgb[0][0].DATAIN
i_pixel[0][0] => io_rgb[0][1].DATAIN
i_pixel[0][0] => io_rgb[0][2].DATAIN
i_pixel[0][0] => io_rgb[0][3].DATAIN
i_pixel[0][0] => io_rgb[0][4].DATAIN
i_pixel[0][0] => io_rgb[0][5].DATAIN
i_pixel[0][0] => io_rgb[0][6].DATAIN
i_pixel[0][0] => io_rgb[0][7].DATAIN
i_pixel[1][0] => io_rgb[1][0].DATAIN
i_pixel[1][0] => io_rgb[1][1].DATAIN
i_pixel[1][0] => io_rgb[1][2].DATAIN
i_pixel[1][0] => io_rgb[1][3].DATAIN
i_pixel[1][0] => io_rgb[1][4].DATAIN
i_pixel[1][0] => io_rgb[1][5].DATAIN
i_pixel[1][0] => io_rgb[1][6].DATAIN
i_pixel[1][0] => io_rgb[1][7].DATAIN
i_pixel[2][0] => io_rgb[2][0].DATAIN
i_pixel[2][0] => io_rgb[2][1].DATAIN
i_pixel[2][0] => io_rgb[2][2].DATAIN
i_pixel[2][0] => io_rgb[2][3].DATAIN
i_pixel[2][0] => io_rgb[2][4].DATAIN
i_pixel[2][0] => io_rgb[2][5].DATAIN
i_pixel[2][0] => io_rgb[2][6].DATAIN
i_pixel[2][0] => io_rgb[2][7].DATAIN
VGA_B[0] <= io_rgb[2][0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= io_rgb[2][1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= io_rgb[2][2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= io_rgb[2][3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= io_rgb[2][4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= io_rgb[2][5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= io_rgb[2][6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= io_rgb[2][7].DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= blank_n[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= altddio_out:clk_driver.dataout
VGA_G[0] <= io_rgb[1][0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= io_rgb[1][1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= io_rgb[1][2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= io_rgb[1][3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= io_rgb[1][4].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= io_rgb[1][5].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= io_rgb[1][6].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= io_rgb[1][7].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= hsync[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= io_rgb[0][0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= io_rgb[0][1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= io_rgb[0][2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= io_rgb[0][3].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= io_rgb[0][4].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= io_rgb[0][5].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= io_rgb[0][6].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= io_rgb[0][7].DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
VGA_VS <= vsync[6].DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst|altddio_out:clk_driver
datain_h[0] => ddio_out_e4b:auto_generated.datain_h[0]
datain_l[0] => ddio_out_e4b:auto_generated.datain_l[0]
outclock => ddio_out_e4b:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_e4b:auto_generated.dataout[0]
oe_out[0] <= <GND>


|de1soc_top|vga_adapter:vga_inst|vga_output:vga_out_inst|altddio_out:clk_driver|ddio_out_e4b:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|de1soc_top|UI:ui
clk => clk.IN2
reset => reset.IN2
KEY[0] => setX.IN1
KEY[1] => setY.IN1
KEY[2] => setCol.IN1
KEY[3] => go.IN1
SW[0] => val[0].IN1
SW[1] => val[1].IN1
SW[2] => val[2].IN1
SW[3] => val[3].IN1
SW[4] => val[4].IN1
SW[5] => val[5].IN1
SW[6] => val[6].IN1
SW[7] => val[7].IN1
SW[8] => val[8].IN1
done => done.IN1
x0[0] <= UI_datapath:UI_dp.x0
x0[1] <= UI_datapath:UI_dp.x0
x0[2] <= UI_datapath:UI_dp.x0
x0[3] <= UI_datapath:UI_dp.x0
x0[4] <= UI_datapath:UI_dp.x0
x0[5] <= UI_datapath:UI_dp.x0
x0[6] <= UI_datapath:UI_dp.x0
x0[7] <= UI_datapath:UI_dp.x0
x0[8] <= UI_datapath:UI_dp.x0
x1[0] <= UI_datapath:UI_dp.x1
x1[1] <= UI_datapath:UI_dp.x1
x1[2] <= UI_datapath:UI_dp.x1
x1[3] <= UI_datapath:UI_dp.x1
x1[4] <= UI_datapath:UI_dp.x1
x1[5] <= UI_datapath:UI_dp.x1
x1[6] <= UI_datapath:UI_dp.x1
x1[7] <= UI_datapath:UI_dp.x1
x1[8] <= UI_datapath:UI_dp.x1
y0[0] <= UI_datapath:UI_dp.y0
y0[1] <= UI_datapath:UI_dp.y0
y0[2] <= UI_datapath:UI_dp.y0
y0[3] <= UI_datapath:UI_dp.y0
y0[4] <= UI_datapath:UI_dp.y0
y0[5] <= UI_datapath:UI_dp.y0
y0[6] <= UI_datapath:UI_dp.y0
y0[7] <= UI_datapath:UI_dp.y0
y1[0] <= UI_datapath:UI_dp.y1
y1[1] <= UI_datapath:UI_dp.y1
y1[2] <= UI_datapath:UI_dp.y1
y1[3] <= UI_datapath:UI_dp.y1
y1[4] <= UI_datapath:UI_dp.y1
y1[5] <= UI_datapath:UI_dp.y1
y1[6] <= UI_datapath:UI_dp.y1
y1[7] <= UI_datapath:UI_dp.y1
colour[0] <= UI_datapath:UI_dp.colour
colour[1] <= UI_datapath:UI_dp.colour
colour[2] <= UI_datapath:UI_dp.colour
start <= UI_control:UI_ctrl.start


|de1soc_top|UI:ui|UI_datapath:UI_dp
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y1[0]~reg0.CLK
clk => y1[1]~reg0.CLK
clk => y1[2]~reg0.CLK
clk => y1[3]~reg0.CLK
clk => y1[4]~reg0.CLK
clk => y1[5]~reg0.CLK
clk => y1[6]~reg0.CLK
clk => y1[7]~reg0.CLK
clk => y0[0]~reg0.CLK
clk => y0[1]~reg0.CLK
clk => y0[2]~reg0.CLK
clk => y0[3]~reg0.CLK
clk => y0[4]~reg0.CLK
clk => y0[5]~reg0.CLK
clk => y0[6]~reg0.CLK
clk => y0[7]~reg0.CLK
clk => x1[0]~reg0.CLK
clk => x1[1]~reg0.CLK
clk => x1[2]~reg0.CLK
clk => x1[3]~reg0.CLK
clk => x1[4]~reg0.CLK
clk => x1[5]~reg0.CLK
clk => x1[6]~reg0.CLK
clk => x1[7]~reg0.CLK
clk => x1[8]~reg0.CLK
clk => x0[0]~reg0.CLK
clk => x0[1]~reg0.CLK
clk => x0[2]~reg0.CLK
clk => x0[3]~reg0.CLK
clk => x0[4]~reg0.CLK
clk => x0[5]~reg0.CLK
clk => x0[6]~reg0.CLK
clk => x0[7]~reg0.CLK
clk => x0[8]~reg0.CLK
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x0.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => x1.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y0.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => y1.OUTPUTSELECT
reset => colour[0]~reg0.ENA
reset => colour[1]~reg0.ENA
reset => colour[2]~reg0.ENA
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => x1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => y1.OUTPUTSELECT
setX => colour.OUTPUTSELECT
setX => colour.OUTPUTSELECT
setX => colour.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => x0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setX => y0.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => y1.OUTPUTSELECT
setY => colour.OUTPUTSELECT
setY => colour.OUTPUTSELECT
setY => colour.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => x0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setY => y0.OUTPUTSELECT
setCol => colour.OUTPUTSELECT
setCol => colour.OUTPUTSELECT
setCol => colour.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => x0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
setCol => y0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => x0.OUTPUTSELECT
update => y0.OUTPUTSELECT
update => y0.OUTPUTSELECT
update => y0.OUTPUTSELECT
update => y0.OUTPUTSELECT
update => y0.OUTPUTSELECT
update => y0.OUTPUTSELECT
update => y0.OUTPUTSELECT
update => y0.OUTPUTSELECT
val[0] => LessThan0.IN18
val[0] => x1.DATAA
val[0] => LessThan1.IN16
val[0] => y1.DATAA
val[0] => colour.DATAB
val[1] => LessThan0.IN17
val[1] => x1.DATAA
val[1] => LessThan1.IN15
val[1] => y1.DATAA
val[1] => colour.DATAB
val[2] => LessThan0.IN16
val[2] => x1.DATAA
val[2] => LessThan1.IN14
val[2] => y1.DATAA
val[2] => colour.DATAB
val[3] => LessThan0.IN15
val[3] => x1.DATAA
val[3] => LessThan1.IN13
val[3] => y1.DATAA
val[4] => LessThan0.IN14
val[4] => x1.DATAA
val[4] => LessThan1.IN12
val[4] => y1.DATAA
val[5] => LessThan0.IN13
val[5] => x1.DATAA
val[5] => LessThan1.IN11
val[5] => y1.DATAA
val[6] => LessThan0.IN12
val[6] => x1.DATAA
val[6] => LessThan1.IN10
val[6] => y1.DATAA
val[7] => LessThan0.IN11
val[7] => x1.DATAA
val[7] => LessThan1.IN9
val[7] => y1.DATAA
val[8] => LessThan0.IN10
val[8] => x1.DATAA
x0[0] <= x0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[1] <= x0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[2] <= x0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[3] <= x0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[4] <= x0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[5] <= x0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[6] <= x0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[7] <= x0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x0[8] <= x0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[0] <= x1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[1] <= x1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[2] <= x1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[3] <= x1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[4] <= x1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[5] <= x1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[6] <= x1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[7] <= x1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x1[8] <= x1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[0] <= y0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[1] <= y0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[2] <= y0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[3] <= y0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[4] <= y0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[5] <= y0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[6] <= y0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0[7] <= y0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[0] <= y1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[1] <= y1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[2] <= y1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[3] <= y1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[4] <= y1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[5] <= y1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[6] <= y1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1[7] <= y1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|UI:ui|UI_control:UI_ctrl
clk => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
go => Selector1.IN2
go => Selector0.IN2
go => next_state.S_DRAW.DATAB
done => next_state.S_UPDATE.DATAB
done => Selector2.IN2
start <= start.DB_MAX_OUTPUT_PORT_TYPE
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|LDA:lda
clk => clk.IN2
reset => reset.IN2
start => start.IN1
x0[0] => x0[0].IN1
x0[1] => x0[1].IN1
x0[2] => x0[2].IN1
x0[3] => x0[3].IN1
x0[4] => x0[4].IN1
x0[5] => x0[5].IN1
x0[6] => x0[6].IN1
x0[7] => x0[7].IN1
x0[8] => x0[8].IN1
x1[0] => x1[0].IN1
x1[1] => x1[1].IN1
x1[2] => x1[2].IN1
x1[3] => x1[3].IN1
x1[4] => x1[4].IN1
x1[5] => x1[5].IN1
x1[6] => x1[6].IN1
x1[7] => x1[7].IN1
x1[8] => x1[8].IN1
y0[0] => y0[0].IN1
y0[1] => y0[1].IN1
y0[2] => y0[2].IN1
y0[3] => y0[3].IN1
y0[4] => y0[4].IN1
y0[5] => y0[5].IN1
y0[6] => y0[6].IN1
y0[7] => y0[7].IN1
y1[0] => y1[0].IN1
y1[1] => y1[1].IN1
y1[2] => y1[2].IN1
y1[3] => y1[3].IN1
y1[4] => y1[4].IN1
y1[5] => y1[5].IN1
y1[6] => y1[6].IN1
y1[7] => y1[7].IN1
i_colour[0] => i_colour[0].IN1
i_colour[1] => i_colour[1].IN1
i_colour[2] => i_colour[2].IN1
plot <= LDA_control:LDA_ctrl.plot
done <= LDA_control:LDA_ctrl.done
x[0] <= LDA_datapath:LDA_dp.o_x
x[1] <= LDA_datapath:LDA_dp.o_x
x[2] <= LDA_datapath:LDA_dp.o_x
x[3] <= LDA_datapath:LDA_dp.o_x
x[4] <= LDA_datapath:LDA_dp.o_x
x[5] <= LDA_datapath:LDA_dp.o_x
x[6] <= LDA_datapath:LDA_dp.o_x
x[7] <= LDA_datapath:LDA_dp.o_x
x[8] <= LDA_datapath:LDA_dp.o_x
y[0] <= LDA_datapath:LDA_dp.o_y
y[1] <= LDA_datapath:LDA_dp.o_y
y[2] <= LDA_datapath:LDA_dp.o_y
y[3] <= LDA_datapath:LDA_dp.o_y
y[4] <= LDA_datapath:LDA_dp.o_y
y[5] <= LDA_datapath:LDA_dp.o_y
y[6] <= LDA_datapath:LDA_dp.o_y
y[7] <= LDA_datapath:LDA_dp.o_y
o_colour[0] <= LDA_datapath:LDA_dp.o_colour
o_colour[1] <= LDA_datapath:LDA_dp.o_colour
o_colour[2] <= LDA_datapath:LDA_dp.o_colour


|de1soc_top|LDA:lda|LDA_datapath:LDA_dp
clk => error[0]~reg0.CLK
clk => error[1]~reg0.CLK
clk => error[2]~reg0.CLK
clk => error[3]~reg0.CLK
clk => error[4]~reg0.CLK
clk => error[5]~reg0.CLK
clk => error[6]~reg0.CLK
clk => error[7]~reg0.CLK
clk => error[8]~reg0.CLK
clk => error[9]~reg0.CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => y[8].CLK
clk => x[0].CLK
clk => x[1].CLK
clk => x[2].CLK
clk => x[3].CLK
clk => x[4].CLK
clk => x[5].CLK
clk => x[6].CLK
clk => x[7].CLK
clk => x[8].CLK
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => x.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => y.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
reset => error.OUTPUTSELECT
i_x0[0] => LessThan0.IN9
i_x0[0] => Add1.IN18
i_x0[0] => x0_steep[0].DATAA
i_x0[0] => y0_steep[0].DATAB
i_x0[0] => Add0.IN9
i_x0[1] => LessThan0.IN8
i_x0[1] => Add1.IN17
i_x0[1] => x0_steep[1].DATAA
i_x0[1] => y0_steep[1].DATAB
i_x0[1] => Add0.IN8
i_x0[2] => LessThan0.IN7
i_x0[2] => Add1.IN16
i_x0[2] => x0_steep[2].DATAA
i_x0[2] => y0_steep[2].DATAB
i_x0[2] => Add0.IN7
i_x0[3] => LessThan0.IN6
i_x0[3] => Add1.IN15
i_x0[3] => x0_steep[3].DATAA
i_x0[3] => y0_steep[3].DATAB
i_x0[3] => Add0.IN6
i_x0[4] => LessThan0.IN5
i_x0[4] => Add1.IN14
i_x0[4] => x0_steep[4].DATAA
i_x0[4] => y0_steep[4].DATAB
i_x0[4] => Add0.IN5
i_x0[5] => LessThan0.IN4
i_x0[5] => Add1.IN13
i_x0[5] => x0_steep[5].DATAA
i_x0[5] => y0_steep[5].DATAB
i_x0[5] => Add0.IN4
i_x0[6] => LessThan0.IN3
i_x0[6] => Add1.IN12
i_x0[6] => x0_steep[6].DATAA
i_x0[6] => y0_steep[6].DATAB
i_x0[6] => Add0.IN3
i_x0[7] => LessThan0.IN2
i_x0[7] => Add1.IN11
i_x0[7] => x0_steep[7].DATAA
i_x0[7] => y0_steep[7].DATAB
i_x0[7] => Add0.IN2
i_x0[8] => LessThan0.IN1
i_x0[8] => Add1.IN10
i_x0[8] => x0_steep[8].DATAA
i_x0[8] => y0_steep[8].DATAB
i_x0[8] => Add0.IN1
i_x1[0] => LessThan0.IN18
i_x1[0] => Add0.IN18
i_x1[0] => x1_steep[0].DATAA
i_x1[0] => y1_steep[0].DATAB
i_x1[0] => Add1.IN9
i_x1[1] => LessThan0.IN17
i_x1[1] => Add0.IN17
i_x1[1] => x1_steep[1].DATAA
i_x1[1] => y1_steep[1].DATAB
i_x1[1] => Add1.IN8
i_x1[2] => LessThan0.IN16
i_x1[2] => Add0.IN16
i_x1[2] => x1_steep[2].DATAA
i_x1[2] => y1_steep[2].DATAB
i_x1[2] => Add1.IN7
i_x1[3] => LessThan0.IN15
i_x1[3] => Add0.IN15
i_x1[3] => x1_steep[3].DATAA
i_x1[3] => y1_steep[3].DATAB
i_x1[3] => Add1.IN6
i_x1[4] => LessThan0.IN14
i_x1[4] => Add0.IN14
i_x1[4] => x1_steep[4].DATAA
i_x1[4] => y1_steep[4].DATAB
i_x1[4] => Add1.IN5
i_x1[5] => LessThan0.IN13
i_x1[5] => Add0.IN13
i_x1[5] => x1_steep[5].DATAA
i_x1[5] => y1_steep[5].DATAB
i_x1[5] => Add1.IN4
i_x1[6] => LessThan0.IN12
i_x1[6] => Add0.IN12
i_x1[6] => x1_steep[6].DATAA
i_x1[6] => y1_steep[6].DATAB
i_x1[6] => Add1.IN3
i_x1[7] => LessThan0.IN11
i_x1[7] => Add0.IN11
i_x1[7] => x1_steep[7].DATAA
i_x1[7] => y1_steep[7].DATAB
i_x1[7] => Add1.IN2
i_x1[8] => LessThan0.IN10
i_x1[8] => Add0.IN10
i_x1[8] => x1_steep[8].DATAA
i_x1[8] => y1_steep[8].DATAB
i_x1[8] => Add1.IN1
i_y0[0] => LessThan1.IN9
i_y0[0] => Add3.IN18
i_y0[0] => x0_steep[0].DATAB
i_y0[0] => y0_steep[0].DATAA
i_y0[0] => Add2.IN9
i_y0[1] => LessThan1.IN8
i_y0[1] => Add3.IN17
i_y0[1] => x0_steep[1].DATAB
i_y0[1] => y0_steep[1].DATAA
i_y0[1] => Add2.IN8
i_y0[2] => LessThan1.IN7
i_y0[2] => Add3.IN16
i_y0[2] => x0_steep[2].DATAB
i_y0[2] => y0_steep[2].DATAA
i_y0[2] => Add2.IN7
i_y0[3] => LessThan1.IN6
i_y0[3] => Add3.IN15
i_y0[3] => x0_steep[3].DATAB
i_y0[3] => y0_steep[3].DATAA
i_y0[3] => Add2.IN6
i_y0[4] => LessThan1.IN5
i_y0[4] => Add3.IN14
i_y0[4] => x0_steep[4].DATAB
i_y0[4] => y0_steep[4].DATAA
i_y0[4] => Add2.IN5
i_y0[5] => LessThan1.IN4
i_y0[5] => Add3.IN13
i_y0[5] => x0_steep[5].DATAB
i_y0[5] => y0_steep[5].DATAA
i_y0[5] => Add2.IN4
i_y0[6] => LessThan1.IN3
i_y0[6] => Add3.IN12
i_y0[6] => x0_steep[6].DATAB
i_y0[6] => y0_steep[6].DATAA
i_y0[6] => Add2.IN3
i_y0[7] => LessThan1.IN2
i_y0[7] => Add3.IN11
i_y0[7] => x0_steep[7].DATAB
i_y0[7] => y0_steep[7].DATAA
i_y0[7] => Add2.IN2
i_y0[8] => LessThan1.IN1
i_y0[8] => Add3.IN10
i_y0[8] => x0_steep[8].DATAB
i_y0[8] => y0_steep[8].DATAA
i_y0[8] => Add2.IN1
i_y1[0] => LessThan1.IN18
i_y1[0] => Add2.IN18
i_y1[0] => x1_steep[0].DATAB
i_y1[0] => y1_steep[0].DATAA
i_y1[0] => Add3.IN9
i_y1[1] => LessThan1.IN17
i_y1[1] => Add2.IN17
i_y1[1] => x1_steep[1].DATAB
i_y1[1] => y1_steep[1].DATAA
i_y1[1] => Add3.IN8
i_y1[2] => LessThan1.IN16
i_y1[2] => Add2.IN16
i_y1[2] => x1_steep[2].DATAB
i_y1[2] => y1_steep[2].DATAA
i_y1[2] => Add3.IN7
i_y1[3] => LessThan1.IN15
i_y1[3] => Add2.IN15
i_y1[3] => x1_steep[3].DATAB
i_y1[3] => y1_steep[3].DATAA
i_y1[3] => Add3.IN6
i_y1[4] => LessThan1.IN14
i_y1[4] => Add2.IN14
i_y1[4] => x1_steep[4].DATAB
i_y1[4] => y1_steep[4].DATAA
i_y1[4] => Add3.IN5
i_y1[5] => LessThan1.IN13
i_y1[5] => Add2.IN13
i_y1[5] => x1_steep[5].DATAB
i_y1[5] => y1_steep[5].DATAA
i_y1[5] => Add3.IN4
i_y1[6] => LessThan1.IN12
i_y1[6] => Add2.IN12
i_y1[6] => x1_steep[6].DATAB
i_y1[6] => y1_steep[6].DATAA
i_y1[6] => Add3.IN3
i_y1[7] => LessThan1.IN11
i_y1[7] => Add2.IN11
i_y1[7] => x1_steep[7].DATAB
i_y1[7] => y1_steep[7].DATAA
i_y1[7] => Add3.IN2
i_y1[8] => LessThan1.IN10
i_y1[8] => Add2.IN10
i_y1[8] => x1_steep[8].DATAB
i_y1[8] => y1_steep[8].DATAA
i_y1[8] => Add3.IN1
i_colour[0] => o_colour[0].DATAIN
i_colour[1] => o_colour[1].DATAIN
i_colour[2] => o_colour[2].DATAIN
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => x.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => y.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
setup => error.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_x => x.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_y => y.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
inc_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
dec_error => error.OUTPUTSELECT
o_x[0] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[1] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[2] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[3] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[4] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[5] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[6] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[7] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_x[8] <= o_x.DB_MAX_OUTPUT_PORT_TYPE
o_y[0] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_y[1] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_y[2] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_y[3] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_y[4] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_y[5] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_y[6] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_y[7] <= o_y.DB_MAX_OUTPUT_PORT_TYPE
o_colour[0] <= i_colour[0].DB_MAX_OUTPUT_PORT_TYPE
o_colour[1] <= i_colour[1].DB_MAX_OUTPUT_PORT_TYPE
o_colour[2] <= i_colour[2].DB_MAX_OUTPUT_PORT_TYPE
error[0] <= error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[1] <= error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[2] <= error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[3] <= error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[4] <= error[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[5] <= error[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[6] <= error[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[7] <= error[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[8] <= error[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
error[9] <= error[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_loop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|LDA:lda|LDA_control:LDA_ctrl
clk => current_state~1.DATAIN
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
reset => current_state.OUTPUTSELECT
start => next_state.S_SETUP.DATAB
start => Selector0.IN2
end_of_loop => next_state.S_DONE.DATAB
end_of_loop => Selector1.IN2
error[0] => LessThan0.IN64
error[1] => LessThan0.IN63
error[2] => LessThan0.IN62
error[3] => LessThan0.IN61
error[4] => LessThan0.IN60
error[5] => LessThan0.IN59
error[6] => LessThan0.IN58
error[7] => LessThan0.IN57
error[8] => LessThan0.IN56
error[9] => LessThan0.IN33
error[9] => LessThan0.IN34
error[9] => LessThan0.IN35
error[9] => LessThan0.IN36
error[9] => LessThan0.IN37
error[9] => LessThan0.IN38
error[9] => LessThan0.IN39
error[9] => LessThan0.IN40
error[9] => LessThan0.IN41
error[9] => LessThan0.IN42
error[9] => LessThan0.IN43
error[9] => LessThan0.IN44
error[9] => LessThan0.IN45
error[9] => LessThan0.IN46
error[9] => LessThan0.IN47
error[9] => LessThan0.IN48
error[9] => LessThan0.IN49
error[9] => LessThan0.IN50
error[9] => LessThan0.IN51
error[9] => LessThan0.IN52
error[9] => LessThan0.IN53
error[9] => LessThan0.IN54
error[9] => LessThan0.IN55
setup <= setup.DB_MAX_OUTPUT_PORT_TYPE
plot <= inc_error.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
inc_x <= inc_x.DB_MAX_OUTPUT_PORT_TYPE
inc_y <= inc_y.DB_MAX_OUTPUT_PORT_TYPE
inc_error <= inc_error.DB_MAX_OUTPUT_PORT_TYPE
dec_error <= dec_error.DB_MAX_OUTPUT_PORT_TYPE


